## Purdue University Purdue e-Pubs

Other Nanotechnology Publications

Birck Nanotechnology Center

2-25-2005

## Performance evaluation of ballistic silicon nanowire transistors with atomic-basis dispersion relations

Jing Wang Purdue University - Main Campus

Anisur Rahman Purdue University - Main Campus

Avik Ghosh Purdue University - Main Campus

Gerhard Klimeck Purdue University - Main Campus, gekco@purdue.edu

Mark Lundstrom Purdue University - Main Campus

Follow this and additional works at: http://docs.lib.purdue.edu/nanodocs

Wang, Jing; Rahman, Anisur; Ghosh, Avik; Klimeck, Gerhard; and Lundstrom, Mark, "Performance evaluation of ballistic silicon nanowire transistors with atomic-basis dispersion relations" (2005). *Other Nanotechnology Publications*. Paper 114. http://docs.lib.purdue.edu/nanodocs/114

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.

## Performance evaluation of ballistic silicon nanowire transistors with atomic-basis dispersion relations

Jing Wang,<sup>a)</sup> Anisur Rahman, Avik Ghosh, Gerhard Klimeck, and Mark Lundstrom School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907

(Received 26 October 2004; accepted 10 January 2005; published online 25 February 2005)

In this letter, we explore the band structure effects on the performance of ballistic silicon nanowire transistors (SNWTs). The energy dispersion relations for silicon nanowires are evaluated with an  $sp^3d^5s^*$  tight binding model. Based on the calculated dispersion relations, the ballistic currents for both *n*-type and *p*-type SNWTs are evaluated by using a seminumerical ballistic model. For large diameter nanowires, we find that the ballistic *p*-SNWT delivers half the ON-current of a ballistic *n*-SNWT. For small diameters, however, the ON-current of the *p*-type SNWT approaches that of its *n*-type counterpart. Finally, the carrier injection velocity for SNWTs is compared with those for planar metal-oxide-semiconductor field-effect transistors, clearly demonstrating the impact of quantum confinement on the performance limits of SNWTs. © 2005 American Institute of Physics. [DOI: 10.1063/1.1873055]

With the rapid progress in nanofabrication technology, silicon nanowires (SiNWs) with small diameters (<20 nm) have been synthesized and extensively studied for potential applications in nanoelectronics.<sup>1–5</sup> Among them, the silicon nanowire transistor (SNWT) has attracted broad attention as a promising structure for future integrated circuits due to its excellent scaling capability and compatibility with Si-based electronic technology.<sup>1,5–7</sup> Device theory stipulates that to maintain a good electrostatic gate control, the diameter of a SNWT should be reduced as the gate length of the transistor scales down. For this reason, SNWTs with ultrasmall diameters (<5 nm) are needed when the gate lengths enter the sub-10 nm regime.<sup>7,8</sup> Due to strong quantum confinement (QC) in ultrathin SiNWs, atomic band structure effects<sup>9–11</sup> are expected to play an important role on their device characteristics.

In this letter, we theoretically explore the impact of bandstructure, nanowire diameter and carrier type (*n*- or *p*-type) on the performance limits of SNWTs. First, the energy dispersion (E-k) relations for SiNWs with different wire widths (e.g., 0.5–6.8 nm) are calculated by using an  $sp^3d^5s^*$  semiempirical tight-binding approach.<sup>10–12</sup> A seminumerical ballistic model<sup>13</sup> is then employed to evaluate the ballistic current–voltage (I-V) characteristics of both *n*-type and *p*-type SNWTs based on the calculated E-k relations. Finally, the carrier injection velocity for the simulated SN-WTs is compared with that for the corresponding metal-oxide-semiconductor field-effect transistors (MOSFETs).

Silicon nanowires with various cross-section shapes and transport orientations have been synthesized by different experimental groups.<sup>1–5</sup> In this work, we focus on one specific SiNW structure with one particular transport orientation as a first step in exploring bandstructure effects in small SNWTs. The inset of Fig. 1 shows the cross section of the simulated SiNWs. The shape of the cross section is rectangular, transport is along the [100] direction, and the faces of the rectangle are along the equivalent (100) axes. The Si body thickness,  $T_{Si}$ , is assumed to be equal to the wire width,  $W_{Si}$  (i.e.,  $T_{Si}=W_{Si}=D$ ). A unit cell of the SiNW crystal consists of four atomic layers along the *x* (transport) direction and has a

length of  $a_0=5.43$  Å. In the nanowire Hamiltonian, each atom is modeled using 20 orbitals—the  $sp^3d^5s^*$  basis with the spin–orbital coupling. The orbital-coupling parameters used in this work are from Ref. 12, which have been optimized by Boykin *et al.* to accurately reproduce bulk Si properties (band gap, effective-masses, etc.). A hard wall boundary condition for the wave function is used at the semiconductor–oxide interfaces and the dangling bonds at these interfaces are pacified using a hydrogenlike termination model of the  $sp^3$  hybridized interface atoms.<sup>14</sup> As demonstrated in Ref. 14, this technique successfully removes all the interface states from the band gap. (It should be mentioned that the wave function penetration into the oxide may reduce the wire band gap and increase the effective wire width, but it should not affect the qualitative conclusions of this letter.)

Figure 1 shows the E-k dispersion relations for the simulated SiNWs with (a) D=1.36 nm and (b) D=5.15 nm. The bulk conduction band of Si has six equivalent  $\Delta$  valleys located near the X points in the Brillouin zone. For a nanowire with the transport axis along [100], four of the six equivalent  $\Delta$  valleys (i.e., [010], [010], [001], and [001]) are projected into the  $\Gamma$  point in the one dimensional Brillouin zone to form the conduction band edge. The other two  $\Delta$  valleys (i.e., [100] and [100]), located at  $k_r$  $=\pm 0.815 \cdot 2\pi/a_0 = \pm 1.63\pi/a_0$  in the bulk Brillouin zone, are zone-folded to the points  $k_x = \pm 0.37 \pi/a_0$  in the wire Brillouin zone and become off- $\Gamma$  states. A similar phenomenon is observed by Ko et al.<sup>10</sup> and Zheng et al.<sup>11</sup> in a [100] oriented rectangular wire with equivalent (110) confinement directions. As in a Si quantum well, the degeneracy of the fourfold  $\Gamma$  valleys in a [100] oriented nanowire can be lifted by the interaction between the four equivalent valleys, which is so called "band splitting."<sup>15</sup> It is clear from Fig. 1 that the corresponding band splitting is more evident in the thinner wire (D=1.36 nm) than in the thicker wire (D=5.15 nm), analogous to the band splitting observed in Si quantum wells.


Figure 2 shows the conduction and valence band edges (solid with circles) for the simulated wires with a wire width ranging from 1.0 nm to 6.8 nm. It shows that the wire band gap is enlarged by QC and the increment is *roughly* inversely proportional to the square of the wire width.<sup>10,11</sup> The dashed

86, 093113-1

Downloaded 26 Apr 2005 to 128.211.171.180. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp

<sup>&</sup>lt;sup>a)</sup>Electronic mail: jingw@purdue.edu

<sup>© 2005</sup> American Institute of Physics



line in the upper plot is for the conduction band edge calculated by a simple "particle in a box" model with the bulk effective masses. The difference between the effective-mass (EM) curve and the tight binding result becomes evident when D < 3 nm, which shows that the band structure effects can be important in Si nanowires with small diameters.<sup>9–11</sup>

After obtaining the tight binding E-k relations of the simulated SiNWs, the I-V characteristics of the corresponding SNWTs can be explored by a seminumerical ballistic model.<sup>13</sup> The model captures three-dimensional electrostatics, quantum capacitance<sup>16</sup> and bias-charge self-consistency in ballistic field-effect transistors (FETs). (Source-to-drain tunneling is not considered in this model.) In the past, this model was used to evaluate the I-V characteristics of Si MOSFETs (Ref. 13) and high electron mobility transistors<sup>17</sup> with parabolic energy bands and Ge MOSFETs with numerical E-k relations.<sup>18</sup> To be concise, we do not indicate the details of this model but refer the readers to published references.<sup>13,17,18</sup> (The Matlab® scripts of this model are available.<sup>19</sup>)

To compare the device performance of *n*-type vs *p*-type SNWTs, we adjust the gate work functions to achieve the same OFF-currents for the two structures at each wire width [see Fig. 3(a) for an example of D=1.36 nm], then the ONcurrents for both the *n*FET and *p*FET are compared. The inset of Fig. 3(a) plots the ratio of the *p*FET ON-current to that for the nFET at the same wire width. The result shows that for a large wire width, a ballistic pFET delivers about one-half the ON-current of a ballistic nFET. For a smaller wire width, however, the ON-current of the ballistic pFET approaches that of its *n*-type counterpart. To explain this observation, we plot the average carrier velocity (under high drain bias) vs gate bias for the n-type/p-type SNWTs with D=1.36 nm and D=5.15 nm [Fig. 3(b)]. Interestingly, the carrier velocity for *n*FETs decreases while that for *p*FETs increases when the wire width is reduced. The origin of these trends involves different physics: (1) Due to the nonparabolicity of the four  $\Delta$  valleys in the bulk Si conduction band, the projected  $\Gamma$  valleys in the wires exhibit a larger transport effective mass at a smaller wire width [see the inset of Fig. 3(b)], where stronger QC occurs. Since the electron thermal velocity is inversely proportional to the square root of the transport effective-mass, <sup>13,18</sup> the average electron velocity in *n*-type SNWTs decreases as the wire width scales down. (2) For the valence band of the wires, our simulations show that the curvature of the valence band edge (hole effective-mass) is insensitive to the wire width. However, with increasing wire width, more and more higher subbands with larger transport hole effective-masses become populated [see Fig.

FIG. 1. The energy dispersion relations for the simulated Si nanowire structures with (a) D=1.36 nm and (b) D=5.15 nm. The inset shows a schematic diagram of the nanowire cross section ( $T_{\rm Si}=W_{\rm Si}=D$ ). For the thinner wire (D=1.36 nm), strong band splitting is observed at the  $\Gamma$  point in the conduction band.

1(b)], effectively lowering the average hole velocity in *p*-type SNWTs.

It is of great interest to compare SNWTs vs planar MOS-FETs. Previous studies<sup>7,8</sup> show that the SNWT obtains a better gate control as well as a larger threshold voltage variation than the planar MOSFET due to its stronger QC. In this work, we compare the performance of SNWTs vs planar MOSFETs in terms of carrier injection velocity.<sup>13</sup> Figure 4 shows the average carrier velocities (under high drain bias) for the simulated SNWTs (D=1.36 nm, 5.15 nm) and the planar MOSFETs with comparable cross sections  $(T_{Si})$ =1.36 nm, 5.15 nm). (The E-k relations for the planar MOSFETs are calculated with the same tight binding approach as used in the nanowire calculation.) The normalized Fermi level,  $\eta_F$ , is defined as  $\eta_F = (E_F - E_C)/k_BT$  for *n*FETs and  $\eta_F = (E_V - E_F)/k_B T$  for pFETs, where  $E_F$  is the Fermi level and  $E_C(E_V)$  is the conduction (valence) band edge. The results show that for the same normalized Fermi level the *p*-SNWT (dashed line) displays a  $\sim$ 20% lower hole velocity as compared to the p-MOSFET (dashed line with open circles) at both  $D(T_{\rm Si})=1.36$  nm and  $D(T_{\rm Si})=5.15$  nm. For the *n*-type FETs, however, the SNWT (solid line) obtains a higher electron velocity than the planar MOSFET (solid line with closed circles) at  $D(T_{Si}) = 5.15$  nm while a lower one at  $D(T_{\rm Si}) = 1.36$  nm. An explanation of this interesting observation requires an understanding of the role of QC on the electron velocity in a Si nanowire/thin-film.

Generally speaking, QC affects electron velocity in two opposite ways. First, QC lifts the sixfold degeneracy of the  $\Delta$ valleys in bulk Si so that the unprimed valleys (i.e., [010], [010], [001], and [001] for a [100] oriented nanowire, or [001] and [001] for thin-films with a [001] confinement di-




FIG. 2. The conduction (upper) and valence (lower) band edges (solid with circles) at  $\Gamma$  point vs *D*. The dashed line in the upper plot is for the conduction band edge calculated by the effective-mass (EM) approach with a simple "particle in a box" model.

Downloaded 26 Apr 2005 to 128.211.171.180. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp

rection) with a relatively small transport effective-mass  $(m_t)$  $=0.19m_e$  in bulk Si) display a smaller conduction band minimum and acquire a higher electron occupancy. As a result, the *average* electron velocity is increased by this valleysplitting effect caused by QC. Second, when the wire width or the film thickness is small, strong QC increases the transport effective mass [see the inset of Fig. 3(b)] and consequently decreases the average electron velocity. From the results shown in Fig. 4, we conclude that when  $D(T_{Si})$  is relatively large (e.g., 5.15 nm), the valley-splitting effect dominates, and the wire obtains a larger electron velocity due to the additional QC in the width direction. When  $D(T_{\rm Si})$  is small (e.g., 1.36 nm), however, the unprimed valleys are well separated from the primed valleys in both the wire and the thin-film, and the effective-mass-raising effect dominates. Thus, the wire displays a smaller electron velocity than the thin-film due to stronger QC.

In summary, by using an  $sp^3d^5s^*$  tight binding model, we explored the energy dispersion relations of [100] oriented rectangular Si nanowires with a wire width up to 6.8 nm. Based on these E-k relations, we calculated the ballistic currents for both *n*-type and *p*-type SNWTs with the use of a seminumerical ballistic FET model. We found that for very small diameters (D < 1.5 nm), ballistic *p*-SNWTs approach the performance of *n*-SNWTs. The carrier injection velocity for SNWTs was compared with those for planar MOSFETs, and we observed that *p*-SNWT displays a ~20% lower hole velocity than the *p*-type planar MOSFET [at both  $D(T_{Si}) = 1.36$  nm and  $D(T_{Si}) = 5.15$  nm]. For *n*FETs, however, due

Appl. Phys. Lett. 86, 093113 (2005)

FIG. 3. (a) The I-V curves for the n -type/p-type SNWT with D=1.36 nm and the ratio of the pFET ON-current to the nFET's vs D (inset). The oxide thickness is assumed to be 1 nm and the temperature is 300 K. (b) The average carrier velocities (under high drain bias) vs gate bias for the ntype/p-type SNWTs with D=1.36 nm and D=5.15 nm. The inset shows the dependence of the transport effective mass (in the conduction band) at the  $\Gamma$ point on D. The carrier velocities for the *n*FET and the *p*FET show different trends with decreasing D due to different physics.

to the effects of quantum confinement, the SNWT displays a higher electron velocity than the planar MOSFET when the wire width (or film thickness) is relatively large [e.g.,  $D(T_{\rm Si})=5.15$  nm] while a lower one when  $D(T_{\rm Si})$  is small (e.g., 1.36 nm). In short, the band structure effects play an important role in nanowires with small diameters and should be seriously considered when evaluating the performance limits of SNWTs.

This work is supported by the Semiconductor Research Corporation (SRC), the Microelectronics Advanced Research Corporation (MARCO) focus center on Materials, Structures, and Devices (MSD) and the National Science Foundation (NSF) Network for Computational Nanotechnology (NCN). The authors would like to thank Professor Supriyo Datta at Purdue University for the useful discussions.

- <sup>1</sup>Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, Nano Lett. **3**, 149 (2003).
- <sup>2</sup>D. D. D. Ma, C. S. Lee, F. C. K. Au, S. Y. Tong, and S. T. Lee, Science **299**, 1874 (2003).
- <sup>3</sup>Y. Wu, Y. Cui, L. Huynh, C. J. Barrelet, D. C. Bell, and C. M. Lieber, Nano Lett. **4**, 433 (2004).
- <sup>4</sup>L. Samuelson, M. T. Bjork, K. Deppert, M. Larssonb, B. J. Ohlssonc, N. Paneva *et al.*, Physica E (Amsterdam) **21**, 560 (2004).
- <sup>5</sup>H. Majima, Y. Saito, and T. Hiramoto, Tech. Dig. Int. Electron Devices Meet. 733 (2001).
- <sup>6</sup>J. Wang, E. Polizzi, and M. Lundstrom, J. Appl. Phys. 96, 2192 (2004).
- <sup>7</sup>J. Wang, E. Polizzi, and M. Lundstrom, Tech. Dig. Int. Electron Devices Meet. 695 (2003).
- <sup>8</sup>J. Wang, P. Solomon, and M. Lundstrom, IEEE Trans. Electron Devices **51**, 1366 (2004).
- <sup>9</sup>X. Zhao, C. Wei, L. Yang, and M. Y. Chou, Phys. Rev. Lett. **92**, 236805 (2004).
- Y. J. Ko, M. Shin, S. Lee, and K. W. Park, J. Appl. Phys. 89, 374 (2001).
  Y. Zheng, C. Rivas, R. Lake, K. Alam, T. B. Boykin, and G. Klimeck,
- IEEE Trans. Electron Devices (submitted). <sup>12</sup>T. B. Boykin, G. Klimeck, and F. Oyafuso, Phys. Rev. B **69**, 115201/1–10
- (2004).
- <sup>13</sup>A. Rahman, J. Guo, S. Datta, and M. Lundstrom, IEEE Trans. Electron Devices 50, 1853 (2003).
- <sup>14</sup>S. Lee, F. Oyafuso, P. von Allmen, and G. Klimeck, Phys. Rev. B 69, 045316 (2004).
- <sup>15</sup>T. B. Boykin, G. Klimeck, M. A. Eriksson, M. Friesen, S. N. Coppersmith, P. Von Allmen *et al.*, Appl. Phys. Lett. **84**, 115 (2004); A. Rahman, G. Klimeck, M. Lundstrom, N. Vagidov, and T. B. Boykin, Jpn. J. Appl. Phys., Part 1 (submitted).
- <sup>16</sup>S. Luryi, Appl. Phys. Lett. **52**, 501 (1988).
- <sup>17</sup>J. Wang and M. Lundstrom, IEEE Trans. Electron Devices 50, 1604 (2003).
- <sup>18</sup>A. Rahman, G. Klimeck, and M. Lundstrom, Tech. Dig. Int. Electron Devices Meet. 139 (2004).
- <sup>19</sup>http://nanohub.org

Downloaded 26 Apr 2005 to 128.211.171.180. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp




FIG. 4. Average carrier injection velocity (under high drain bias) vs normal-

ized Fermi level,  $\eta_F$ , for the simulated SNWTs and planar MOSFETs. D

 $(T_{\rm Si})$  is equal to 1.36 nm (left) and 5.15 nm (right) for the SNWTs (planar

MOSFETs).

