

1-1-1995

A NITRIDED-OXIDE DIELECTRIC FOR EPITAXIAL LATERAL OVERGROWTH APPLICATIONS

William W. Fultz

Purdue University School of Electrical Engineering

Gerold W. Neudeck

Purdue University School of Electrical Engineering

Follow this and additional works at: <http://docs.lib.purdue.edu/ecetr>

Fultz, William W. and Neudeck, Gerold W., "A NITRIDED-OXIDE DIELECTRIC FOR EPITAXIAL LATERAL OVERGROWTH APPLICATIONS" (1995). *ECE Technical Reports*. Paper 111.

<http://docs.lib.purdue.edu/ecetr/111>

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.

A NITRIDED-OXIDE DIELECTRIC
FOR EPITAXIAL LATERAL
OVERGROWTH APPLICATIONS

WILLIAM W. FULTZ
GEROLD W. NEUDECK

TR-EE 95-4
JANUARY 1995



SCHOOL OF ELECTRICAL ENGINEERING
PURDUE UNIVERSITY
WEST LAFAYETTE, INDIANA 47907-1285

A NITRIDED-OXIDE
DIELECTRIC FOR EPITAXIAL LATERAL
OVERGROWTH APPLICATIONS

William W. Fultz
Gerold W. Neudeck

School of Electrical Engineering
1285 Electrical Engineering Building
Purdue University
West Lafayette, IN 47907-1285

January 1995

*Supported by Delco Electronics and Semiconductor Research Corporation 95-SJ-108.

TABLE OF CONTENTS

	Page
LIST OF TABLES.....	v
LIST OF FIGURES.....	vii
ABSTRACT.....	xi
CHAPTER 1	
INTRODUCTION.....	1
1.1 Background.....	1
1.2 References.....	5
CHAPTER 2	
LITERATURE REVIEW	7
2.1 Problem Statement	7
2.2 Gate Dielectric Review	19
2.2.1 Introduction.....	19
2.2.2 Silicon dioxide update	20
2.2.3 Oxynitride overview	22
2.2.3.1 Kinetic model of oxynitride formation	24
2.2.3.2 Correlation between electrical and physical oxynitride properties	28
2.2.3.3 Optimal oxynitride characteristics.....	32
2.3 References.....	38
CHAPTER 3	
PROCESS DEVELOPMENT	43
3.1 Device Fabrication	43
3.1.1 Overview and purpose.....	43
3.1.2 Metal/polyoxide/polysilicon-silicon test structures	43
3.1.3 Metal/oxide/silicon test structures	46
3.2 Ammonia Nitridation Process	48
3.2.1 Nitridation process and analysis tools	48

3.2.2 Comparison of nitridation characteristics between thermal silicon dioxide and polyoxide dielectrics.....	49
3.3 Epitaxial Reactors and Growth Parameters	54
3.4 Reoxidation Techniques.....	56
3.4.1 Conventional furnace reoxidation	56
3.4.2 O ₂ plasma reoxidation	56
3.4.3 Discussion and future reoxidation considerations	58
3.5 References.....	60
CHAPTER 4	
ELO GROWTH AMBIENT STRESS RESULTS.....	63
4.1 Overview and Purpose	63
4.2 Initial Material and Electrical Characterization	64
4.2.1 Nitridation characterization.....	64
4.2.2 Electrical characterization.....	69
4.3 ELO Growth Ambient Stress Results.....	76
4.3.1 Visual evaluation	76
4.3.2 Electrical characterization.....	79
4.4 References.....	92
CHAPTER 5	
CONCLUSIONS.....	93
5.1 Summary.....	93
5.2 Conclusions.....	94
5.3 Future Research	95
APPENDIX	97

LIST OF TABLES

Table	Page
4.1 ESCA results of the nitrogen distribution achieved as a function of RTN time and temperature	66
4.2 ESCA results of the nitrogen distribution achieved as a function of furnace time, temperature	67
4.3 SCA NOX electrical results achieved as a function of furnace time, temperature and post nitridation anneal	71
4.4 Effects of nitridation time and temperature on the index of refraction of NOX dielectrics	74
4.5 Effects of nitridation time at 1100 °C on the 1MHz dielectric constant of NOX dielectrics	74
4.6 Effects of nitridation time at 1100 °C on the 1MHz dielectric constant of NPOX dielectrics	76
4.7 Electrical breakdown results observed after 40 min. of ELO-2 growth ambient stressing	81
4.8 Electrical tunneling results observed after 40 min. of ELO-2 growth ambient stressing	81
4.9 Electrical breakdown results comparing ELO-1 process to ELO-2	83
4.10 Electrical tunneling results comparing ELO-1 process to ELO-2	83
4.11 Electrical breakdown results comparing 10 min. and 60 min. 1100°C NPOX dielectrics after 40 min. ELO stress	88
4.12 Electrical tunneling results comparing 10 min. and 60 min. 1100°C NPOX dielectrics after 40 min. ELO stress	88
4.13 CV measurement results for NOX dielectrics nitrided at 1100 °C	89



LIST OF FIGURES

Figure	Page
1.1 Comparison of die current vs. chip complexity for NMOS and CMOS technologies	2
1.2 Scaling of MOSFET dimensions	3
1.3 Cross-sectional view of a 3-D BiCMOS device	4
2.1 Three dimensional CMOS device	8
2.2 Conventional dielectric/substrate interface	8
2.3 Gate oxide formation for the bottom gate of the PMOS load device	9
2.4 Dielectric/substrate interface for stacked PMOS load device	9
2.5 Yield by processing Group for oxides of different thickness	11
2.6 Nitride/oxide stack dielectric yield	13
2.7 Oxynitride dielectric yield	13
2.8 Thermal silicon dioxide dielectric yield	14
2.9 Thermal polyoxide dielectric yield	14
2.10 FIB photograph of a typical epitaxial nucleation site	15
2.11 FIB cross-section of the nucleation site from figure 2.10	15
2.12 SEM photograph highlighting crystal growth planes of typical nucleation sites	17
2.13 SEM photograph of thermal silicon dioxide dielectric pinholes	17
2.14 SEM photograph of a thermal silicon dioxide dielectric pinhole with the residual silicon nodule	18
2.15 FIB cross-section of an epitaxial nucleation site	18

2.16	Thickness of thermally grown nitride on (100)Si vs. nitridation time and temperature	23
2.17	Change in free energy for several nitridation reactions	26
2.18	Typical nitrogen accumulation profile vs. nitridation time	26
2.19	Typical hydrogen accumulation profile vs. nitridation time	27
2.20	Typical nitrogen accumulation profile vs. reoxidation time	27
2.21	Nitrogen concentration near the Si-SiO ₂ interface vs. nitridation time and temperature	30
2.22	Hydrogen concentration versus nitridation time and temperature	30
2.23	(a) ΔV_{FB} and (b) ΔD_{itm} induced by 0.1 C/cm ² electron injection versus nitridation time and temperature	31
2.24	Hydrogen concentration versus reoxidation time and temperature	33
2.25	Nitrogen Auger depth profiles for the initial oxynitride and the resulting effects of reoxidation temperature	33
2.26	(a) ΔD_{itm} and (b) ΔV_{FB} induced by 0.1 C/cm ² electron injection vs. reoxidation time and temperature	34
2.27	Electron and hole mobility as a function of the effective electric field	35
3.1	Polyoxide test structure	44
3.2	PH ₃ doped amorphous silicon after 250 Å oxidation was removed	45
3.3	Phosphorus implanted amorphous silicon after 250 Å, oxidation was removed	45
3.4	Silicon dioxide test structure	47
3.5	Rapid thermal nitridation of thermal silicon dioxide versus thermal polyoxide at 1050 °C for 40 seconds	50
3.6	Rapid thermal nitridation of polyoxide at 1050 °C for 40 seconds	51
3.7	1100 °C furnace nitridation of silicon dioxide at 5.10 and 15 min. intervals	53
3.8	Model depicting the typical amorphous fused silica bonding structure	53
3.9	Model depicting the typical crystalline quartz bonding structure	54
3.10	The effect of reoxidation on the nitrogen concentration in a 250 Å NOX dielectric	57

3.11	The effect of O ₂ plasma reoxidation on the nitrogen concentration in a 250 Å NPOX dielectric	57
3.12	Example of sporadic surface nucleation on a 250 Å NPOX dielectric	59
3.13	250 Å NPOX dielectric after O ₂ plasma reoxidation	59
4.1	Average nitrogen content as a function of nitridation time for various thicknesses of thermal silicon dioxide. Ammonia nitridation conducted at 1150°C	64
4.2	Example of the high surface nitrogen concentration observed in RTN NOX and NPOX dielectrics. The line indicates the dielectric/silicon interface	68
4.3	Example of the high surface and bulk nitrogen concentration observed in high temperature furnace NOX and NPOX dielectrics. The line indicates the dielectric/silicon interface	68
4.4	Example of 1100°C furnace nitridation after 5, 10 and 15 min. intervals. The line indicates the dielectric/silicon interface	69
4.5	Effect of a 1000 °C N ₂ post nitridation anneal on the surface, bulk and interfacial nitrogen concentration with increasing nitridation time	72
4.6	Typical pinhole nucleation observed after a 20 min. ELO-1 growth ambient stress of 1100°C, 5 min. 250Å group IVB NOX wafers.(Mag-270X)	77
4.7	Typical pinhole nucleation observed after a 20 min. ELO-1 growth ambient stress of 250Å group IIB control silicon dioxide wafers.(Mag-270X)	77
4.8	Typical pinhole nucleation observed after a 40 min. ELO-1 growth ambient stress of 1100°C, 5 min. group IVB NOX wafers.(Mag-270X)	78
4.9	Typical pinhole nucleation observed after a 40 min. ELO-1 growth ambient stress of group IIB control silicon dioxide wafers.(Mag-270X)	78
4.10	Distribution of thermal polyoxide and NPOX dielectric breakdown fields before and after 40 minutes of ELO stressing	81
4.11	Distribution of NPOX dielectric breakdown fields after 40 min. ELO ambient stressing in the AMT (ELO-1) and Gemini (ELO-2) systems	83
4.12	Change in electric field characteristics in an 1100°C, 10 min. NPOX dielectric before and after stressing	84
4.13	Current density versus electric field for 1100 °C, 10 min. NPOX control.(positive sweep)	84
4.14	Current density versus electric field for 1100 °C, 10 min. NPOX control.(negative sweep)	85

4.15 Current density versus electric field for 1100 °C, 10 min. NPOX control after 40 min. ELO stress. (positive sweep)86

4.16 Current density versus electric field for 1100 °C, 10 min. NPOX control after 40 min. ELO stress. (positive sweep)87

4.17 Distribution of 10 min. and 60 min. NPOX dielectric breakdown fields after 40 min. of ELO ambient stress88

4.18 Current density versus electric field for 1100 °C, 60 min. NPOX control after 40 min. ELO stress. (positive sweep)91

4.19 Current density versus electric field for 1100 °C, 60 min. NPOX control after 40 min. ELO stress. (negative sweep)91



ABSTRACT

Fultz, William W. Ph.D., Purdue University, December 1994. Investigation of a Nitrided-Oxide Dielectric for Epitaxial Lateral Overgrowth Applications. Major Professor: Gerold W. Neudeck.

Polyoxide gate dielectric degradation problems were encountered during the process development of a three-dimensional CMOS structure. In prior studies, the gate dielectric degradation was found to occur when the polyoxide was exposed to the oxygen deficient, low pressure silicon rich epitaxial lateral overgrowth (ELO) ambient. The durability of thin polyoxide dielectrics is essential to three-dimensional process, allowing bottom gate control of the vertically stacked PMOS load device. The previous process had approximately a 1000 Å minimum thickness limit on the bottom gate dielectric, unacceptable when compared to modern day CMOS technology.

This research was directed at developing a durable high quality 100-300 Å nitrided polyoxide (NPOX) gate dielectric process. The incorporation and distribution of nitrogen in both ammonia nitrided polyoxide (NPOX) and nitrided silicon dioxide (NOX) dielectric films were studied. The effects of the nitrogen concentration and distribution on the resistance of the NPOX and NOX films to ELO ambient degradation were determined. It was observed that the surface nitrogen concentration had no effect on the durability of the dielectric. However, a bulk nitrogen concentration as low as 8 at% significantly reduced the formation of ELO ambient induced pinholes in 250Å dielectric films. After 40 min. of ELO stress the electrical yield was raised from 0%, for polyoxide and silicon dioxide dielectric capacitors, to over 80% for NPOX and NOX dielectric capacitors. Analyses of the failed devices suggest that active pinhole generation still existed, however, the bulk nitrogen concentration dramatically reduced the frequency and speed at which these defects were produced.

Fixed oxide charges and interface state densities on the order of $1.2 \cdot 10^{11}$ were observed after 1100 °C, 10 min. nitridation with NPOX capacitor yields of 84% after 40 min. of ELO growth ambient stressing. After 60 minutes of nitridation, the surface became resistant to the ELO growth ambient induced surface pitting and roughening.

CHAPTER 1: INTRODUCTION

1.1 Background

The theory of the surface field effect **transistor** was first proposed by Lilienfeld in the late 1920's followed by Heil in the early 1930's. However, it took until the late 1940's before the theory was first demonstrated by Schockley and **Pearson**. These field effect devices used thin sheets (approx. 20 μm thick) of mylar or **mica** as the dielectric spacer between the metal gate electrode and the semiconductor.

In 1960, **Kahng** and **Atalla** fabricated the first planar MOSFET structures **utilizing silicon** dioxide grown in high pressure steam. In 1963, the Grove, Deal and Snow refined this structure and the fabrication process, developing the **first** commercially usable planar MOSFET process. The **critical** factor in making this process commercially viable, was the development of an electrically stable silicon dioxide dielectric. In that same year, **Wanlass** and Sah proposed the **pairing** of p-channel (PMOS) and **n-channel** (NMOS) transistors and patented the first complementary metal oxide semiconductor (CMOS) structure.

The first CMOS integrated circuits were fabricated in 1966. Due to the relatively slow speed, the significantly higher fabrication cost, the increased susceptibility to **latch-up**, and the lower packing **densities** of CMOS compared to PMOS and later to NMOS, CMOS **IC's** were limited to specialized applications requiring low power applications. However, with the power dissipation and density limitations presented by silicon and the packaging technology, combined with circuit integration which was quadrupling every three years, it became apparent that NMOS circuits would not be able to meet future needs. Figure 1.1 shows the dramatic difference in power consumption versus chip complexity between CMOS and NMOS. By the late 1970's, technology and process advancements




Fig. 1.1 Comparison of die current vs. chip complexity for NMOS and CMOS technologies. [1]

had made CMOS comparable to NMOS in speed and by 1980, CMOS had become the dominant technology for large scale integrated circuits.

Since the early 1960's, the average rate of scaling has been approximately 13% per year. (Figure 1.2) By 1989 CMOS integration had exceeded 1 million transistors a die in non-repetitive circuit designs such as microprocessors. At this rate 0.2 μm geometries will be realized in the year 2000, allowing circuit integration which incorporates hundreds of millions of transistors. However, according to simulations of conventional planar technology devices, the physical **geometric** limit was estimated at 0.25 μm . In addition, the speed enhancement associated with the scaling of conventional planar technology devices below 1 μm have experienced diminished returns. At these geometries, the **intrinsic** parasitic capacitances inherent in the planar technology become the limiting factor in device performance.

To overcome these problems, a great deal of developmental research has been directed at new process technologies and new device structures. The development of

silicon on insulator (SOI) devices and three dimensional **structures** are products of this research. The recent development of a selective epitaxial growth (SEG) silicon bipolar




Fig. 1.2 Scaling of MOSFET dimensions. [2]

technology has pushed silicon technology into applications which were once attainable only with **gallium** arsenide devices. Due to increased speed, latch-up immunity and radiation hardness observed with SOI CMOS devices, similar expectations exist for advanced CMOS applications.

The goal of this research was to assist in the overall development of a three dimensional **BiCMOS process**.(Figure 1.3) The structure incorporates many novel concepts which suggest performance advantages unattainable by conventional planar BiCMOS processes. One of these concepts was the development of a vertically stacked, dual gated, fully depleted PMOS load device. The dual gate feature produces twice the channel conductance of a conventional PMOS device, thereby allowing the device **geometry** to be reduced by a factor of two for higher levels of integration. In addition, the use of epitaxial lateral overgrowth (ELO) allowed the PMOS load characteristics to be optimized independent of the NMOS driver, and the NPN bipolar junction transistor characteristics to be optimized independent of the CMOS. The vertical stacking has also shown to eliminate the latch-up paths which have plagued the planar CMOS process since its inception.




Fig. 1.3 Cross-sectional view of a 3-D BiCMOS device. [3]

Although conceptually developed, several key **processing** problems still remain to be solved. This research addressed the specific problem of silicon dioxide degradation resulting **from** exposure to the low pressure, high temperature ambient during ELO growth. This degradation resulted in a process limit of about **1000 Å** on the thickness of the bottom gate dielectric of the PMOS load device, a limit which threatens the future viability of the structure; or at least the efficiency of the bottom channel of the PMOS load.

1.2 References

- [1] High-Speed *Semiconductor* Devices, edited by S.M. Sze, Wiley-Interscience Publication, John Wiley & Sons, Inc., 1990.
- [2] S. Wolf, *Silicon Processing For The VLSI Era, Volume 2: Process Integration*, Lattice Press, 1990.
- [3] R. Bashir, S. Venkatensan, G.W. Neudeck, and J.P. Denton, "A Polysilicon Contacted **Subcollector BJT** for a Three-Dimensional **BiCMOS** Process," IEEE *Electron Device Letters*, vol. 13, no. 8, pp. 392-395, August 1992.



CHAPTER 2: LITERATURE REVIEW

2.1 Problem Statement

The original three-dimensional CMOS inverter structure, first developed in 1989 [1], utilized epitaxial lateral overgrowth (ELO) to vertically stack a PMOS load device over a standard substrate NMOS driver.(Figure 2.1) A novel component of this structure was the utilization of a shared gate. This was implemented by oxidizing the polysilicon gate conductor of the NMOS driver prior to **ELO growth**.(Figure 2.3) This polyoxide became the gate dielectric for the PMOS load. Later refinements of the 3-D structure resulted in the addition of a second topside polysilicon gate on the PMOS load device. Typically p-channel transconductance is about half that of an n-channel device, for a given geometry. This arrangement **made the total PMOS transconductance** of the dual gated load comparable to that of the NMOS driver, thereby allowing the total footprint of the CMOS inverter to be **controlled** by the NMOS driver.

It is important to note that the bottom gate/dielectric/substrate structure of the PMOS load device was constructed in reverse order, compared to conventional MOS processes. With conventional MOS devices, the growth of the gate dielectric from the substrate concurrently **forms the dielectric/substrate** interface. Therefore, the electrical properties of the interface are dominated by the dielectric growth **kinetics**.(Figure 2.2) To date, dielectric research has concentrated on process development targeted at optimizing the **electrical** characteristics of this interface. With the novel PMOS structure, the gate dielectric was grown from the polysilicon gate material. However, the **dielectric/substrate** interface occurs at the surface of this grown dielectric and is **formed** during epitaxial lateral **overgrowth**.(Figure 2.4) Therefore, the electrical **properties** of the bottom gate




Fig. 2.1 Three dimensional CMOS device.




Fig. 2.2 Conventional dielectric/substrate interface.




Fig. 2.3 Gate oxide formation for the bottom gate of the PMOS load device.




Fig. 2.4 Dielectric/substrate interface for stacked PMOS load device.

dielectric/ELO substrate interface are controlled by the epitaxial growth kinetics and the material characteristics of the top surface of the gate dielectric. The novel device structure combined with the unique **dielectric/interface** formation has created an opportunity for new and innovative gate dielectric research

Early in the development of the 3-D CMOS **structure** it was discovered that thin silicon dioxide films, such as the bottom gate dielectric of the PMOS load, were severely **degraded** in the low pressure ambient during **ELO growth**.^[2] This degradation placed a process limit of about **1000 Å** on all oxide dielectrics exposed to the **ELO** ambient. With conventional CMOS technology utilizing gate dielectric thicknesses less than **200 Å**, the degradation problem jeopardized the enhanced performance of the structure.

Initial investigation of the problem highlighted several critical factors **controlling** the degradation of silicon dioxide in the **ELO** ambient. In **Si-SiO₂** systems, degradation can occur through the disproportionation reaction



given sufficiently low partial pressures of **O₂** or **H₂O** at the reaction site. This reaction is a strong function of pressure, temperature, silicon concentration, and mobility of the volatile species. In several studies conducted by **Hofmann et al.**^[3,4], it was found that several of the conditions were achieved during post-oxidation annealing (POA) of thermally grown silicon dioxide films. The low partial pressure of oxygen or water in conjunction with the enhanced diffusion of **Si** and **SiO** at defect sites in the **500 Å** silicon dioxide films created pinholes in the dielectrics. These same conditions and worse exist in the epitaxial reactor with the addition of a large **Si** source, as well as low pressure.

To quantify the amount of degradation, four groups of test wafers containing **MOS** capacitor structures were **prepared**.^[2] The thermally grown silicon dioxide dielectric thickness ranged from **600** to **1200 Å**. Group I was the control group experiencing no epitaxial reactor stress. Group II was subjected to a 5 minute **H₂** bake at **900 °C** at atmospheric pressure followed by 20 minutes at **950 °C** at **150 Torr**. Group III was identical to the second group, with the exception that **HCL** was introduced in addition to **H₂** during the 20 min. bake. The **HCL** partial pressure was **3 Torr**. Group IV was the same as the third group, with the exception that **H₂**, **HCL** and **SiCl₂H₂** (**DCS**), each with a partial pressure of **1 Torr**, were introduced during the 20 min. bake. The fourth group

represented typical ELO growth conditions. All four groups were metallized with a 3000 Å layer of Al-Si in a sputtering system, patterned, and annealed at 450 °C in dry N₂ for 20 min.. Figure 2.5 shows the final yield for each group for 4 different thicknesses.




Fig. 2.5 Yield by processing Group for oxides of different thickness. [2]

Based on the POA investigation by Hofmann *et al.*[3,4], it was reasonable to expect that group II and III would show some degree of degradation compared to the control group (group I). Both groups had low oxygen and water partial pressures compared to silicon monoxide (SiO), combined with elevated temperatures. Since oxide defects can occur through metal contamination[5], oxidation induced stacking faults[6], surface roughness[7], and pores which naturally form during thermal oxidation[8], it was reasonable to assume that all the samples had potential defect nucleation sites. Group IV showed the greatest degree of degradation. This was caused by the introduction of excess silicon, via the DCS epitaxial source gas, resulting in the acceleration of reaction 2.1.

The study concluded that the degradation could be reduced by lowering the ELO growth temperature which would lower the SiO equilibrium partial pressure and thereby lower the reaction rate. The partial pressures of O₂ and H₂O could not be changed since they are from external sources (minimized) and directly impacted the quality of the ELO material.

Another option not addressed in the original study was the use of nitrogen to change the chemical composition of the silicon dioxide material by increasing the material bond **strength**[9] and lowering the defect **density**[10]. The increase in bond strength would increase the activation energy required to form volatile **SiO** species. Lowering the defect density would limit the number of potential reaction sites for dielectric degradation. In addition, the resistance of nitrides and oxynitride to diffusing material would further reduce the mobility of the **SiO** species that does form. The net result should be a more resilient dielectric material to the epitaxial growth **ambient**.

In a later study, LPCVD **silicon nitride/thermal** silicon dioxide stacks (group I) and an oxynitride composition (group II) were compared against **thermal** silicon dioxide (group III) and thermal polyoxide (group IV). Again capacitor structures were utilized to evaluate the degree of dielectric degradation. The dielectric thicknesses ranged from about 225 Å to 1425 Å, except for the LPCVD **Si₃N₄/thermal SiO₂** stacks which were 100 Å thicker due to the nitride deposition. Each dielectric material type and thickness were divided into a control group and a selective epitaxial growth (SEG) ambient stress group. **All** stress groups were subjected to a 5 minute bake in **H₂** at 970 °C at 150 Torr, 30 seconds in **H₂** and **HCL** at the same temperature and pressure, followed by a 10 minute exposure **H₂**, **HCL** and **DCS** at the same temperature but at a reduced pressure of 40 Torr.[11]

The study results correlated with the original findings, the severity of dielectric degradation in group III and group IV increased dramatically as the dielectric **thickness** decreased below 1000 Å. However, the group I and group II nitride dielectrics exhibited significantly less degradation with group I exhibiting the **least**.(Figures 2.6-2.9)

Failure analysis was performed on a large sample of the shorted silicon dioxide dielectrics from group III. Using mechanical microprobing techniques, specific areas of the dielectric were verified as shorted and marked for further analysis. Many of these designated sites were covered by silicon nodules with growth planes along the [100], [110], and [111] direction. Figure 2.10 shows a typical example of the observed silicon nodule. This **particular** nodule was located under a metal capacitor pad with the center of the nodule protruding **from** under the metal. The angular facets **forming** the crest of the nodule are (111) growth planes. Figure 2.11 shows the vertical cross-section, performed by Focused Ion Beam (FIB) milling, of the nodule shown in Figure 2.10. From this vertical perspective, the (100) and (110) growth planes become visible. The crystal orientation of the growth planes was a clear indication that the silicon nodule was a **result** of




Fig. 2.6 Nitride/oxide stack dielectric yield.




Fig. 2.7 Oxynitride dielectric yield.




Fig. 2.8 Thermal silicon dioxide dielectric yield.




Fig. 2.9 Thermal polyoxide dielectric yield.




Fig. 2.10 FIB photograph of a typical epitaxial nucleation site.




Fig. 2.11 FIB cross-section of the nucleation site from figure 2.10.

selective epitaxial growth (SEG) from (100) silicon. The seed window to the underlying (100) silicon was speculated to be the result of silicon dioxide deterioration at an oxide defect site.

Once the defect sites were verified and marked, the wafers were subdivided into two groups. The first group was selectively etched using a combination of **Sirtl** etch (400ml H₂O : 400ml HF : 200gm CrO₃) and Silicon etch (50:3:1 HNO₃:CH₃COOH:HF). The crystal etch selectivity of the **Sirtl** etch was used to cleave the nodules into smaller particles. The high **Si:SiO₂** etch selectivity was used to then dissolve these smaller particles leaving the underlying oxide intact. Field Emission Microscopy (FEM) examination of the partially etched silicon nodules provided further evidence of the crystal oriented growth planes of the silicon nodules.(**Figure 2.12**) FEM examination of completely etched silicon nodules revealed pinholes in the silicon dioxide dielectric, located at the center of the nucleation sites.(**Figures 2.13 and 2.14**) The pinhole diameters on the order of 200 Å were measured using a particle measurement system, a feature of the FE microscope. It is believed that all of the nucleation sites resulted from dielectric pinholes induced by the epitaxial growth **ambient**. However, some pinholes were believed to be too **small** to be resolved at 200,000 times magnification. Although higher magnification was possible using the FE microscope, the electron **beam** became so concentrated that it liquefied the silicon dioxide and filled in the pinhole.

The second group was cross-sectioned and visually examined, using FIB milling and microscopy techniques, in order to evaluate the uniformity and extent of degradation of the underlying silicon dioxide dielectric. Attempts were also made to cross-section and visually examine the dielectric pinhole, but proved to be beyond the capability of the machine. Figure 2.15 indicates a typical example of a **FIB** cross-section. No noticeable roughening or thinning of the silicon dioxide dielectric was observed along the **entire** span of the nodule. This observation combined with the FE microscopy analysis added considerable support to the theory that silicon dioxide defects were the focal point of the dielectric degradation. These photographs represent the first conclusive visual evidence that the epitaxial ambient induced dielectric degradation does not roughen and thin the overall dielectric but rather is highly site specific. This highly localized silicon dioxide deterioration agreed with the **POA** studies by Hoffman *et al.*.[3,4]




Fig. 2.12 SEM photograph highlighting crystal growth planes of typical nucleation sites




Fig. 2.13 SEM photograph of thermal silicon dioxide dielectric pinholes.



Fig. 2.14 SEM photograph of a thermal silicon dioxide dielectric pinhole with the residual silicon nodule.




Fig. 2.15 FIB cross-section of an epitaxial nucleation site.

Although the group I and group II nitrided dielectrics look promising, several questions still remained to be answered. To date, only epitaxial lateral growth over thermal silicon dioxide has proven to form a high quality MOS interface, exhibiting both low trapped charge and surface state densities. The exact chemical bonding mechanism which occurs, between the growing ELO front and the gate dielectric, is not currently understood. Therefore, it cannot be predicted what effect the silicon nitride or oxynitride surface **will** have on the quality of the MOS interface.

Assuming that a conventional interface forms between the **oxynitrided** dielectric and the ELO, the question remains whether nitrided dielectrics are reliable and stable enough to be utilized as a gate dielectric. It is immediately apparent that the group I material would be unsuitable for conventional MOS applications. However, **nitride/oxide** stack dielectric has been used in electrically erasable programmable read only memories (EEPROM) because of its excellent charge trapping and storage characteristics at the nitride-oxide interface and in the nitride **bulk**. [12,13,14] This charge trapping characteristic however, is catastrophic for conventional MOS applications. This leaves the group II material, the oxynitride or some form of nitrided oxide, as the most plausible solution.

2.2 Gate Dielectric Review

2.2.1 Introduction

Since the late 1980's, the drive to "up integrate" more **features** and functions onto a single die has pushed circuit integration from very large integrated circuit (VLSI) to ultra large integrated circuit (ULSI) processing. This up integration is accomplished by scaling device geometries into the sub micron region. Scaling rules mandate that MOS device geometries of a micron or less require gate dielectric thickness of **200 Å** or less. At this thickness problems such as, high field dielectric breakdown and hot **carrier** stress induced dielectric degradation, become **critical**. [15] For larger geometries these were considered negligible second order effects. These problems and the drive to develop ULSI processing have sparked renewed interest in gate dielectric research. New dielectric **materials** are being developed and evaluated such as nitrides, **oxynitrides**, fluorinated silicon **dioxides** [16,17] and CVD **oxide/thermal oxide stacks**. [18,19] In addition, new information about thermal silicon dioxide is being discovered. The remainder of this chapter will be devoted to

reviewing the current research on **thermal** silicon dioxide dielectrics, followed by a detailed review of **oxynitride** dielectrics.

2.2.2 Silicon dioxide update

In developing an 80 Å silicon dioxide gate dielectric for **ULSI** applications, S.L. Wu *et al.* [20] developed a process which embodies a significant portion of the current knowledge of silicon dioxide growth and defect formation. Silicon dioxide dielectrics prepared by this process showed very high dielectric breakdown fields in excess of 16 **MV/cm**, very low interface state densities of $3 \cdot 10^9 /\text{eV}\cdot\text{cm}^2$ at **midgap** and 30 times smaller dielectric leakage currents than conventional thermal silicon dioxides, translating into an order of magnitude longer predicted lifetime. Because of the superior results, the process flow was utilized as an outline for introducing the state-of-the-art in silicon dioxide processing.

The process began with a RCA clean. This two stage cleaning process consisted of a hot water-diluted hydrogen peroxide and ammonium hydroxide bath to remove organics and **particulates**, followed by a hot water-diluted hydrogen peroxide and hydrochloric acid bath to remove Al, Fe, Mg, and other metallic **contaminants**. [21] Effective chemical wafer cleaning has been shown to improve the quality of thermal silicon dioxide dielectrics by reducing the formation of oxidation induced stacking faults [22], by increasing the **intrinsic** dielectric breakdown characteristics through the reduction in **surface-microroughness**, [7] and by reducing the defect density related to oxidized metal **contamination** incorporated into the silicon dioxide **structure**. [5] In addition to the dielectric degradation, the microroughness of the **SiO₂/Si** surface also has a degrading effect on carrier mobility, MOSFET transconductance, and carrier transfer **efficiency**. [20,23,24] Although the RCA cleaning process has become an industry standard, refinements are continually being made to reduce the amount of surface microroughening. In addition, surfactants are being **incorporated** to enhance the removal of particulate contamination.

The second step of the oxide process incorporated an aqueous solution of HF to remove the native oxide. This step was also designed to passivate the silicon surface inhibiting native oxide regrowth. T. Ohmi *et al.* [25] demonstrated that significant improvements in silicon dioxide reliability were achieved by removing that native oxide and subsequently passivating the surface with hydrogen and **fluorine**. [7,25,26,27] The demonstrated that the combination of oxygen and water (or moisture), at **room** temperature,

was all that was required to grow a native oxide several angstroms thick. **E.T. Paul et al. [28]** stated that a thin 5-30 Å layer of native oxide seriously degrades the quality of the thermally grown silicon dioxide.

It was also demonstrated by **M. Hirose et al. [26]** that the addition of a small amount of Si-F bonds within a hydrogen passivated silicon surface creates a synergistic relationship. The charge transfer in the vicinity of the fluorine atom enhanced the strength of the chemical bonds between Si and H atoms. This condition hindered the regrowth of the native oxide prior to oxidation. In addition, the bonding structure created atomic **layer-by-layer** oxidation growth planes parallel to the surface, promoting better dielectric **uniformity**.**[25,26]** Silicon dioxide **dielectrics** grown from HF passivated surfaces exhibited lower dielectric leakage and improved projected **lifetimes**.**[27]**

The next step in the process involved a 600 °C nitrogen preoxidation anneal. The study reported that the nitrided silicon surface exhibited many advantageous characteristics. The **Si-N** bonding resulted in a reduced stress interface after oxidation. In addition, the nitrogen **barrier** slowed down the diffusion of the oxidizing species creating longer, more controllable oxidation schedules. However, unlike the **oxynitrides** discussed in the next section, x-ray photoemission spectroscopy (XPS) analysis did not detect any nitrogen in the silicon dioxide at the end of the process flow.

The HF surface strip and passivation combined with the preoxidation nitrogen **anneal** were concluded to be the key steps in producing the **crystalline-like** oxide layer at the **SiO₂/Si** interface. This crystalline-like interface resulted in a significant reduction in surface **microroughness** and also produced a low stress interface, compared to conventional silicon dioxides.

The **final** steps, dry **O₂** oxidation and post oxidation anneal (**POA**) in **N₂** concluded the silicon dioxide dielectric process. Although this process produced excellent results compared with conventional silicon dioxide processes, studies have shown that **POA** can have detrimental effects on the electrical stability of the dielectric. Post oxidation anneals can produce volatile **SiO** species, as noted in section 2.1. This instability has been shown to increase the intrinsic hot carrier traps and the surface state density at the **SiO₂/Si** interface. This instability, however, can be easily removed by a subsequent 1 minute **O₂** anneal.**[29,30]**

Although the original process was designed for a 80 Å film, it was felt that the process could be expanded to 100-300 Å silicon dioxide dielectrics while retaining the superior **electrical** properties compared to conventional silicon dioxides. This process provided the framework for developing the thermal silicon dioxide and polyoxide processes utilized in the research.

2.2.3 Oxynitride overview

Silicon nitrides have long been an attractive alternative for silicon dioxide dielectrics in **MOS** applications. P. Fahey *et al.* [31] showed that thermal silicon nitride retards the diffusion of boron and phosphorus impurities. This was attributed to the depletion of interstitial during direct nitridation of the silicon. S. Mizuo *et al.* [32] and Y. Hayafuji *et al.* [33] demonstrated, in separate studies, that thermally grown silicon nitride inhibited the formation of new stacking faults and reduced the quantity of existing faults. Both of these characteristics **are** extremely beneficial for large scale integration.

Thermally grown silicon nitrides however, have many drawbacks which have hindered their widespread application. As shown in Figure 2.16, nitridation growth kinetics are extremely self limiting.[9] The high temperature and long growth times overwhelm the thermal budgets of most VLSI processes. Although **chemical** vapor deposition (CVD) helped overcome this thermal **restriction**, the electrical quality of the **films** **are** typically degraded.

Another key problem with silicon nitride is the high stress which forms at the **Si₃N₄/Si** interface. This stress results in high interface trap and fixed charge densities. The interface traps **are** typically donor-like and **result** in a gate potential dependent variable charge. The interface charge combined with the fixed charge create coulombic scattering centers which severely degrade **carrier** mobility and **MOS** transconductance. In addition, research has shown that normal operating conditions can result in the additional formation of surface states by hot **carrier injection**.[9]

In the late seventies, T. Ito *et al.* [35] and M. Naiman *et al.* [36] first conceived that idea of incorporating the beneficial qualities of silicon nitride with those of silicon dioxide. They independently developed an atmospheric nitridation process utilizing an ammonia source. The resulting nitrided silicon dioxide, today referred to as oxynitride, was resistant to interface state generation under electrical stress, insensitive to radiation, and provided a








Fig. 2.16 Thickness of thermally grown nitride on (100)Si vs. nitridation time and temperature. [9]

barrier to various dopants and contaminants. In addition, the final dielectric thickness was controlled by the initial silicon dioxide. These factors, combined with the moderate thermal budget of the nitridation process, created a dielectric process compatible with most VLSI processes. However, the nitridation process introduced a large number of electron traps both at the interface, in the form of surface states, and in the bulk, in the form of deep level traps. In addition, the dielectric exhibited the characteristically high fixed positive charge densities of silicon nitride.

Since its inception, extensive research has been directed at analyzing the nitridation process variables and their impact on the quality of the final dielectric. The remainder of this chapter will be devoted to defining those process variables and their effect on the quality of the oxynitride dielectric.

2.2.3.1 Kinetic model of oxynitride formation

B. Liu *et al.*[36] postulated that four principle chemical reactions control the formation of silicon oxynitride ($\text{Si}_2\text{N}_2\text{O}$). The possible reactions for the nitridation of silicon dioxide using an ammonia source were:



To aid in the discussions on the kinetic reactions of nitridation, a multilayer model was developed. The oxynitride dielectric was divided into three regions, the surface, the bulk, and the interface. The principle reasoning behind this division was that each region consisted of a unique set of boundary conditions which caused one or more of the possible reactions to dominate.

In the surface region, the lack of excess silicon, the direct contact with the **nitriding** ambient, and easy removal of the by-products favor reaction 2.2. Reactions in this region **are** reaction rate limited.

Moving from the surface into the bulk dielectric, two key changes occur. First, excess silicon becomes available in the **form** of interstitial and disrupted **Si-O** bonds. During ammonia nitridation, hydrogen species in the form of H_xO and H_x (where $1 < x < 3$), diffuse into the silicon dioxide film. These species disrupt the **Si-O** bonds throughout the bulk of the **film**, especially near the SiO_2/Si interface where these bonds are strained. This excess silicon source allows reactions 2.3 and 2.4 to become a contributing factor in the nitridation process. The second change occurs because of the concomitant **nitridation** of the surface. As the surface becomes more heavily nitrided, it becomes a greater barrier to the diffusion of incoming nitrogen and outgoing reaction by-products. Therefore, the reduced rate of nitrogen incorporation at the surface reduces the rate of reaction in the bulk. A larger portion of the nitrogen, which penetrates the surface, continues to diffuse through the bulk to the interface before reacting. In addition, the hydrogen by-product cannot **easily**

escape and accumulates throughout the nitridation cycle. The reactions in this region are diffusion **limited**.

In the **dielectric/silicon** interface region, the reaction becomes more complicated. If the **nitridating** species can reach the interface, then thermodynamically reaction 2.5 is preferred according to Figure 2.17. This reaction can also occur in the silicon substrate although the self limiting growth of thermal silicon nitride will limit the overall thickness to a few tens of angstroms. Reactions in this region are initially rate limited but quickly become diffusion limited, a consequence of the silicon nitride barrier at the interface and the surface. Consequently, during the initial rate limited growth phase a large concentration of nitrogen accumulates at the interface (3-5 at %). After a short period, the growth phase becomes diffusion limited and requiring long nitridation times and high temperatures to significantly increase the interfacial nitrogen concentration.

The kinetic model agreed well with experimental results. The model predicted that initial nitrogen accumulation will be heaviest at the surface and the interface. As time progressed, the oxynitride layer at the surface and the nitride layer at the interface inhibited nitrogen diffusion, causing a buildup of nitrogen in the bulk. Figure 2.18 shows typical experimental data accumulated after various nitridation times. Note the initial bimodal **concentration** peaks and the long term nitrogen saturation characteristics.

The bulk hydrogen concentration also accumulated between these diffusion **barriers**. The model agreed with experimental data, which showed a monotonic increase in bulk hydrogen concentration with increased nitridation time and temperature. (Figure 2.19)

Experimental observation showed that after high temperature annealing in **N₂** or reoxidation, the nitrogen concentration at the surface was dramatically reduced whereas the interfacial nitrogen concentration typically only reduced by only a few **percent**. (Figure 2.20) Examination of the thermodynamics of the surface and interface reactions clearly show the surface reaction is **reversible**. (Figure 2.17) However, the interface reaction is almost irreversible, a result of the multibond structure of **Si₃N₄**. The model **correlated** with experimental results, predicting a significantly higher oxynitride consumption reaction at the surface compared to the interface, during post nitrogen annealing (**PNA**) or reoxidation. The nitrogen depletion at the surface also meant a decrease in the diffusion




Fig. 2.17 Change in free energy for several nitridation reactions. [36]




Fig. 2.18 Typical nitrogen accumulation profile vs. nitridation time. [42]




Fig. 2.19 Typical hydrogen accumulation profile vs. nitridation time. [42]




Fig. 2.20 Typical nitrogen accumulation profile vs. reoxidation time. [41]

barrier to the bulk hydrogen. The model agreed with experimental **data**, which showed that the PNA or reoxidation was an effective process for significantly reducing the bulk hydrogen concentration.

The model also adumbrates the consequences of varying the initial thickness of the silicon dioxide layer. For layers less than 100 Å **these** three regions are not segregated and therefore the oxynitride electrical characteristics should be **uniform**. As the initial layer becomes thicker the regions become more segregated, resulting in electrical characteristics of a **nitride/oxide/nitride** stack typically used in **EEPROM** applications.

2.2.3.2 Correlation between electrical and physical oxynitride properties

Considerable research has been devoted to the development of an optimal silicon oxynitride process which exhibits electrical and material characteristics superior to silicon dioxide. These characteristics consist of increased resistance to **dopant penetration**[37], improved dielectric **reliability**[38], higher resistance to hot-carrier induced **degradation**[38,39,40], reduced electron **trapping**[34,37], and improved resistance to radiation damage[39].

Considerable confusion exists when initially attempting to compare the research data. In most cases a silicon oxynitride process was optimized for a unique set of parameters. C. Sodini *et al.* [13,37] developed a low pressure, low temperature oxynitride process, T. Hori *et al.* [41,42] developed a rapid thermal nitridation process, and D. Kwong *et al.* [43,44] developed an oxynitride process utilizing nitrous oxide as the nitridation source. In each case the initial oxide thickness were different, the **nitridation** and **reoxidation** times and temperatures were **different**, and along **with** several other key process parameters. T. Hori *et al.*[45] developed two very important empirical models relating the hydrogen **and** nitrogen **concentration** of the silicon oxynitride to key **electrical** properties of the **dielectric**, allowing meaningful comparison between silicon oxynitride processes regardless of the process parameters.

The first model related the hydrogen concentration to the change in **flatband** voltage

$$\Delta V_{FB} = K \cdot [H] \quad (2.6)$$

where K was an empirically derived constant and $[H]$ was the hydrogen concentration. The change in **flatband** voltage after a fixed dielectric **stress** is a typical monitor for the level of electron trapping in the **bulk** dielectric. The higher the level of electron trapping the greater the change in **flatband** voltage. Lowering the level of trapping is critical in increasing the breakdown **electric field**(E_{BR}), decreasing the level of dielectric leakage, and increasing the overall level of dielectric reliability.

The second model related both the hydrogen and nitrogen concentrations to the change in **midgap** interface state generation

$$\Delta D_{itm} = (F_{ox} \cdot [H]^n) / (1 + K_N \cdot [N_{int}]^m) \quad (2.7)$$

where K_N was an **empirical** constant, F_{ox} was the ΔD_{itm} at $[N_{int}] = 0$ for silicon dioxide at a given $[H]$, $[N_{int}]$ was the nitrogen concentration at the **oxynitride/silicon** interface, $[H]$ was the hydrogen concentration in the **bulk dielectric**, and m and n were scaling factors typically ranging from 2 to 2.5. This model demonstrated that increasing the interfacial nitrogen concentration can result in ΔD_{itm} levels below that of silicon dioxide. In addition, both models gave a great deal of insight into the effects of the nitridation time and temperature, the nitridation source, and the reoxidation or **PNA**.

Using an ammonia nitridation source, the longer the nitridation time **and/or** the higher the nitridation **temperature**, the greater the incorporation of interfacial **nitride** (Figure 2.21) and **bulk hydrogen**.(Figure 2.22) The model predicts an initial increase in stress induced interface state generation due to the early incorporation of hydrogen. However, as the interfacial nitrogen concentration increases the interface state generation would peak and then parabolically decrease with time and **temperature**.(Figure 2.23)

The model also predicts the dramatic reduction in interface state generation experimentally observed by reoxidation or **PNA**. Experimental results demonstrated that the post anneal operations significantly reduced the **bulk** hydrogen concentration (Figure 2.24) while having relatively little effect on the interfacial nitrogen **concentration**.(Figure 2.25) With $n=2$ the model predicts the parabolic reduction observed in ΔD_{itm} with increased annealing **times**.(Figure 2.26)




Fig. 2.21 Nitrogen concentration near the Si-SiO₂ interface vs. nitridation time and temperature. [45]






Fig. 2.22 Hydrogen concentration versus nitridation time and temperature. [45]



(a)



(b)

Fig. 2.23 (a) ΔV_{FB} and (b) ΔD_{itm} induced by 0.1 C/cm^2 electron injection versus nitridation time and temperature. [45]

The model also predicted a decrease in ΔD_{itm} with the use of a hydrogen free nitridation source such as nitrous oxide (N_2O). In several studies by Z. Liu *et al.* [46,47] and D. Kwong *et al.* [43,44], each showed that thermal nitridation of thermal SiO_2 in an N_2O ambient resulted in a monotonic decrease in ΔD_{itm} and ΔV_{FB} with increased nitridation time and temperature without requiring reoxidation or PNA.

2.2.3.3 Optimal oxynitride characteristics

After the development of a model correlating process parameters to oxynitride material characteristics and a model correlating material characteristics to electrical properties, the fundamental tools have been developed to compare the myriad of oxynitride processes.

The oxynitride research can be divided into two main groups, those processes which used an ammonia (NH_3) nitridation source and those which utilized nitrous oxide (N_2O). Within these groups the bulk of the research was divided between conventional furnace and rapid thermal processing techniques. Rapid thermal processing was developed to reduce the total thermal budget of conventional furnace processes to fit within the bounds of modern ULSI processing. Therefore, no significant difference in the final oxynitride dielectric was anticipated, between the two process techniques.

Examination of the research performed by Z. Liu *et al.* [48,49] using conventional furnace techniques and T. Hori *et al.* [41,42,45,50,51,52] using rapid thermal processing, highlighted many similarities in the material composition of the final silicon oxynitride dielectric. In each study, optimal electrical properties were achieved when the interfacial nitrogen concentration was between 5-15 at % and high temperature reoxidation or nitrogen annealing was performed. The typical prestressed fixed charge densities and interface state densities were comparable to silicon dioxide ($< 5 \cdot 10^{10}$). In addition, the high-field endurance was greatly enhanced compared to silicon dioxide. The charge to breakdown (Q_{bd}) was at least three times larger, high field breakdown voltages were almost double, and stress induced electron trapping and interface state generation were reduced by 2 orders of magnitude compared to those of the silicon dioxide control samples.




Fig. 2.24 Hydrogen concentration versus reoxidation time and temperature. [41]




Fig. 2.25 Nitrogen Auger depth profiles for the initial oxynimide and the resulting effects of reoxidation temperature. [52]




Fig. 2.26 (a) ΔD_{itm} and (b) ΔV_{FB} induced by 0.1 C/cm^2 electron injection vs. reoxidation time and temperature. [52]




Fig. 2.27 Electron and hole mobility as a function of the effective electric field [54]

Earlier studies had reported up to 50% degradation in the electron and hole mobilities due to coulombic scattering from the high fixed charge densities and **electron trapping**. [53] However, closer examination of the oxynitride process showed that no reoxidation or PNA had been performed to reduce this degradation. In later studies by A. Wu et *al.* [54] and S. Lee et *al.* [55] the effects of carrier mobility degradation in reoxidized oxynitride **dielectrics** were examined. It was reported that the hole mobility was degraded 13-16% for low electric fields and as much as 24-48% at high fields, compared to silicon dioxide. Electron mobility exhibited 14-22% degradation at low electric fields but a 17-24% improvement at high fields. (Figure 2.27) Under normal 5 volts operation, both mobilities are operating in the low field region, resulting in an overall performance degradation in MOS applications.

No universally accepted model exists which correlates fixed charge densities to process parameters. Contrary to the existing theory that fixed charge accumulation in the oxynitride was the dominant factor in mobility degradation, A. Wu et *al.*, proposed that mobility degradation was due to nitrogen accumulation in the bulk silicon creating **donor-like traps**. This theory gives some insight into why **shorter** nitridation times, particularly for rapid thermal processing, typically produce lower fixed charge densities and improved mobilities.

Research utilizing N₂O nitrided **oxynitrides** have reported improved mobility and device **performance** compared to ammonia nitrided oxynitrides. [46,47,56,57] The improved PMOS performance has been attributed to reduced hole trapping. Reduced hole trapping effectively increases the hole mobility and reduces the stress induced surface state generation for PMOS devices. The improved electron mobility is not as well **understood**. However, N₂O nitrided oxynitrides typically have low interfacial nitrogen concentrations. Therefore the nitrogen incorporation into the silicon bulk must also be low, resulting in **Si-N trap formation**. Nitrous oxide, however, has **several** drawbacks. It has been reported that **nitridation** of thick silicon dioxide layers is difficult. Interface nitrogen concentrations for 100 Å dielectrics are typically .1-1 at %. This level was an order of magnitude lower than that **reported** as optimal for superior dielectric performance. However, recent experiments using NH₃ nitridation of N₂O nitrided oxynitrides demonstrated that nitrogen concentration of 10 at % were attainable, while maintaining the advantage of **minimal** hydrogen **incorporation**. [58] However, the impact on the electrical performance of the dielectric is still pending.

In addition to the total nitrogen concentration, the nitrogen profile within the **oxynitride** dielectric has been shown to be critical in dielectric **performance**. An inherent characteristic of nitride incorporation using N₂O is a lack of nitrogen accumulation at the surface. For NH₃, similar surface depletion occurred after **reoxidation** and to some degree after PNA. A. Wu *et al.*[59] showed that low surface nitrogen concentrations increased charge trapping at the polysilicon **gate/oxynitride** interface. The end result was a decrease in the dielectric reliability. For epitaxial lateral overgrowth structures, this surface depletion presents additional problems. The oxynitride surface eventually becomes the **dielectric/substrate** interface after ELO growth. Therefore, surface depletion would not only decrease the electrical performance of the interface, but could also reduce the **dielectrics** resistance to ELO ambient degradation.

After review of the plethora of the various **oxynitride** processes, several key **processing** objectives became apparent:

1. The **bulk/interfacial** nitrogen concentration should be targeted for 10 at %.
2. Process **time/temp** should be adjusted to minimize the concentration of hydrogen in the silicon bulk.
3. With an ammonia **nitridation** source, a high temperature reoxidation or PNA process may be required. Care should be taken not to deplete the **bulk/interfacial** nitrogen concentration **below 8 at %**.
4. High quality silicon dioxide is a basis for high quality **oxynitride**

Regardless of the processing technique used, fulfilling these objectives produced a **high quality** dielectric.

2.3 References

- [1] R.P. **Zingg**, I.A. Friedrich, G.W. Neudeck, and B. Hoeffiger, "Three dimensional stacked CMOS transistors by localized silicon epitaxial overgrowth," *IEEE Trans. Electron Devices*, vol. 37, no. 6, pp. 1452-1461, June 1990.
- [2] J.A. Friedrich and G.W. Neudeck, "Oxide degradation during selective epitaxial growth of silicon," *J. Appl. Phys.*, 64, (7), pp. 3538-3541, 1 October 1988.
- [3] K. Hofmann, G.W. Ruboff, and R.A. McCorkle, "Defect formation in thermal SiO₂ by high-temperature annealing," *Appl. Phys. Lett.*, 49, (22), pp. 1525-1527, 1 December 1986.
- [4] K. Hofmann, G.W. Ruboff, and D.R. Young, "Role of oxygen in defect-related breakdown in thin SiO₂ films on Si (100)," *J. Appl. Phys.*, 61, (9), pp. 4584-4588, 1 May 1987.
- [5] T. Shimono and M. Tsuji, "A New Cleaning Solution for Metallic Impurities on the Silicon Wafer Surface," *IEICE Trans. Electron.*, vol. E75-C, no. 7, pp. 812-815, July 1992.
- [6] VLSI Technology, second ed., edited by S.M. Sze, McGraw-Hill Book Co., 1988.
- [7] T. Ohmi, M. Miyashita, M. Itano, T. Imaoka, and I. Kawanabe, "Dependence of thin-oxide films quality on surface microroughness," *IEEE Trans. Electron Devices*, vol. 39, no. 3, pp. 537-545, March 1992.
- [8] I.M. Gibson and D.W. Dong, "Direct evidence for 1 nm pores in 'dry' thermal SiO₂ from high resolution transmission electron microscopy," *J. Electrochem. Soc.: Solid-State Science and Technology*, vol. 127, no. 12, pp. 2722-2728, December 1980.
- [9] M.M. Moslehi and K.C. Saraswat, "Thermal nitridation of Si and SiO₂ for VLSI," *IEEE Trans. Electron Devices*, vol. ED-32, no. 2, pp. 106-123, February 1985.
- [10] T. Kaga and T. Hagiwara, "Short- and long-term reliability of nitrided oxide MISFET's," *IEEE Trans. Electron Devices*, vol. 35, no. 7, pp. 929-934, July 1988.
- [11] R. Bashir, PhD Thesis, School of Electrical Engineering, Purdue University, December 1992
- [12] S. Mori, E. Sakagami, Y. Kaneko, Y. Ohshima, N. Arai and K. Yoshikawa, "Bottom-oxide scaling for thin nitride/oxide interpoly dielectric in stacked-gate nonvolatile memory cells," *IEEE Trans. Electron Devices*, vol. 39, no. 2, pp. 283-291, February 1992.
- [13] W. Yang, R. Hayaraman and C.G. Sodini, "Optimization of low-pressure nitridation/reoxidation of SiO₂ for scaled MOS devices," *IEEE Trans. Electron Devices*, vol. 35, no. 7, pp. 935-944, July 1988.
- [14] E. Suzuki and Y. Hayashi, "On oxide-nitride interface traps by thermal oxidation of thin nitride in metal-oxide-nitride-oxide-semiconductor memory structures," *IEEE Trans. Electron Devices*, vol. ED-33, no. 2, pp. 214-217, February 1986.

- [15] K.L. Chen, S.A. Saller, I.A. Groves and D.B.Scott, "Reliability effects on MOS transistors due to hot-carrier injection," *IEEE J. Solid-state Circuits*, vol. SC-20, no. 1, pp. 306-313, February 1985.
- [16] P.J. Wright and K.C. Saraswat, "The effect of fluorine in silicon dioxide gate dielectrics," *IEEE Trans. Electron Devices*, vol. 36, no. 5, pp. 879-889, May 1989.
- [17] N. Kasai, P.J. Wright and K.C. Saraswat, "**Hot-carrier-degradation** characteristics from fluorine incorporated nMOSFETs," *IEEE Trans. Electron Devices*, vol. 37, no. 6, pp. 1426-1431, June 1990.
- [18] P.K. Roy and A.K. Sinha, "Synthesis of high-quality ultra-thin gate oxides for ULSI applications," *AT&T Tech. J.*, pp. 155-174, **November/December** 1988.
- [19] H.H. Tseng and P.J. Tobin, "A robust gate dielectric for **submicron** technology," *Semiconductor International*, pp. 68-74, July 1992.
- [20] S.L. Wu, C.L. Lee and T.F. Lei, "Characterization of ultrathin oxide prepared by low-temperature wafer loading and nitrogen **preannealing** before oxidation," *J. Appl. Phys.*, 72, (4), pp. 1378-1385, 15 August 1992.
- [21] P. H. Singer, "Trends in wafer cleaning," *Semiconductor International*, pp. 36-39, December 1992.
- [22] L.N. Lie, R.R. Razouk and B.E. Deal, "High pressure oxidation of silicon in dry oxygen," *J. Electrochem. Soc.*, vol. 129, no. 12, pp. 2828-2834, December 1982.
- [23] R.F. Pierret, *Field Effect Devices*, 2nd ed., Modular Series on Solid State Devices: Volume IV, Addison-Wesley Publishing Co., 1990.
- [24] D.K. Schroder, *Advanced MOS Devices*, Modular Series on Solid State Devices: Volume VII, Addison-Wesley Publishing Co., 1987.
- [25] T. Ohmi, M. Morita, A. Teramoto, K. Makihara and K.S. Tseng, "Very thin oxide film on a silicon surface by **ultraclean** oxidation," *Appl. Phys. Lett.*, 60, (17), pp. 2126-2128, 27 April 1992.
- [26] M. Hirose, T. Yasaka, M. Takakura and S. Miyazaki, "Initial oxidation of chemically cleaned silicon surfaces," *Solid State Techn.*, pp. 43-48, December 1991.
- [27] M. Wong, D.K.Y. Liu, M.M. Moslehi and D.W. Reed, "**Preoxidation** treatment using **HCL/HF** vapor," *IEEE Electron Device Lett.*, vol. 12, no. 8, pp. 425-426, **August** 1991.
- [28] E.T.P. Benny and J. Majhi, "Effect of pre-oxidation HF treatment on the tunnel oxide (SiO_x) grown at high pressure," *Thin Solid Films*, 205, pp. 227-232, 1991.
- [29] S.S. Cohen, "**Electrical** properties of post-annealed thin SiO_2 films," *J. Electrochem Soc.*, vol. 130, no. 4, pp. 929-932, April 1983.
- [30] R. Singh, "Growth of thin thermal silicon dioxide films with low defect density," *Microelectronics J.*, 23, pp. 273-281, 1992.

- [31] P. **Fahey**, R.W. Dutton and M.M. Moslehi, "Effect of thermal nitridation processes on boron and phosphorus diffusion in (100) silicon," *Appl. Phys. Lett.*, 43, (7), p.683- , 1983.
- [32] Y. **Hayafuji**, K. **Kajiwara** and S. Usui, "Shrinkage and growth of oxidation stacking faults during thermal nitridation of silicon and oxidized silicon," *J. Appl. Phys.*, 53, (12), pp. 8639-8646, December 1982.
- [33] S. **Mizuo**, T. **Kusaka**, A. Shintani, M. Nanba and H. **Higuchi**, "Effect of Si and SiO₂ thermal nitridation on impurity and oxidation induced stacking fault size in Si," *J. Appl. Phys.*, 54, (7) pp. 3860-3866, July 1983.
- [34] T. Ito, H. **Arakawa**, T. **Nozaki** and H. Ishikawa, "Retardation of destructive breakdown of SiO₂ films annealed in ammonia gas," *J. Electrochem. Soc.*, vol. 127, no. 10 pp. 2248-2251, October 1980.
- [35] M.L. Naiman, **F.L.** Terry, J.A. Burns, J.I. Raffel and R. Auxoin, "Properties of thin oxynitride gate dielectrics produced by thermal nitridation of silicon dioxide," *IEDM Tech. Dig.*, pp. 562-564, 1980.
- [36] **B.Y.**Liu, Y.C. Cheng and Z.H. Liu, "The influence of processes on composition of thermally nitrated SiO₂ film," *J. Electrochem. Soc.: Solid-State Science and Techn.*, vol. 135, no. 12, pp. 3081-3086, December 1988.
- [37] S.S. Wong, C.G. Sodini, T.W. Ekstedt, H.R. Grinolds, K.H. Jackson and S.H. Kwan, "Low pressure nitrated-oxide as a thin gate dielectric for MOSFET's," *J. Electrochem. Soc.*, vol. 130, no. 5, pp. 1139-1143, May 1983.
- [38] T. Ito, T. **Nozaki** and H. Ishikawa, "Direct thermal nitridation of silicon dioxide films in anhydrous ammonia gas," *J. Electrochem. Soc.*, vol. 127, no. 9, pp. 2053-2057 , September 1980.
- [39] F.L. Terry, Jr., R.J. Aucoin, M.L. Naiman and S.D. **Senturia**, "Radiation effects in nitrated oxides," *IEEE Electron Device Lett.*, vol. EDL-4, no. 6, pp. 191-193, June 1983.
- [40] D.J. DiMaria, "The properties of electron and hole traps in thermal silicon dioxide layers grown on silicon," *The Physics of SiO₂ and Its Interface, Proceedings of the International Topical Conference*, Pergamon Press, pp. 160-178, New York 1978.
- [41] T. **Hori**, H. **Iwasaki** and K. Tsuji, "Electrical and physical properties of ultrathin reoxidized nitrated oxides prepared by rapid thermal processing," *IEEE Trans. Electron Devices*, vol. 36, no. 2, pp. 340-349, February 1989.
- [42] T. Hori, H. Iwasaki, Y. Naito and H. Esaki, "Electrical and physical characteristics of thin nitrated oxides prepared by rapid thermal nitridation," *IEEE Trans. Electron Devices*, vol. ED-34, no. 11, pp. 2238-2245, November 1987.
- [43] J. Ahn, W. Ting, T. Chu, S. Lin and D.L. Kwong, "High quality thin gate oxide prepared by annealing low-pressure chemical vapor deposited SiO₂ in N₂O," *Appl. Phys. Lett.*, 59, (3), pp. 283-285, 15 July 1991.

- [44] J. Ahn, W. Ting, T. and D.L. Kwong, "Furnace nitridation of thermal SiO_2 in pure N_2O ambient for ULSI MOS applications," IEEE Electron Device Lett., vol. 13, no. 2, pp. 117-119, February 1992.
- [45] T. Hori, H. Iwasaki and K. Tsuji, "Charge-trapping properties of ultrathin nitrided oxides prepared by rapid thermal annealing," IEEE Trans. Electron Devices, vol. 35, no. 7, pp. 904-910, July 1988.
- [46] Z. Liu, H.J. Wann, P.K. Ko, C. Hu and Y.C. Cheng, "Effects of N_2O anneal and reoxidation on thermal oxide characteristics," IEEE Electron Device Lett., vol. 13, no. 8, pp. 402-404, August 1992.
- [47] Z. Liu, H.J. Wann, P.K. Ko, C. Hu and Y.C. Cheng, "Improvement of charge trapping characteristics of N_2O -annealed and reoxidized N_2O -annealed thin oxides," IEEE Electron Device Lett., vol. 13, no. 10, pp. 519-521, October 1992.
- [48] Z.H. Liu, P.T. Lai and Y.C. Cheng, "Characterization of charge trapping and high-field endurance for 15-nm thermally nitrided oxides," IEEE Trans. Electron Devices, vol. 38, no. 2, pp. 344-354, February 1991.
- [49] Z.H. Liu and Y.C. Cheng, "Properties of very thin thermally nitrided- SiO_2/Si interface based on conductance and hot-electron injection techniques," IEEE Trans. Electron Devices, vol. 36, no. 9, pp. 1629-1633, September 1989.
- [50] T. Hori and H. Iwasaki, "Improved transconductance under high normal field in MOSFETs with ultrathin nitrided oxides," IEEE Electron Device Lett., vol. 10, no. 5, pp. 195-197, May 1989.
- [51] T. Hori and H. Iwasaki, "The impact of ultrathin nitrided oxide gate-dielectrics on MOS device performance improvement," IEDM, pp. 459-462, 1989.
- [52] T. Hori and H. Iwasaki, "Ultra-thin re-oxidized nitrided-oxides prepared by rapid thermal processing," IEDM, pp. 570-573, 1987.
- [53] M.A. Schmidt, F.L. Terry, Jr., B.P. Mathur and S.D. Senturia, "Inversion layer mobility of MOSFETs with nitrided oxide gate dielectrics," IEEE Trans. Electron Devices, vol. 35, no. 10, pp. 1627-1632, October 1988.
- [54] A.T. Wu, T.Y. Chan, V. Murali, S.W. Lee, J. Nulman and M. Garner, "Nitridation induced surface donor layer in silicon and its impact on the characteristics of n- and p-channel MOSFETs," IEDM, pp. 271-274, 1989.
- [55] S.W. Lee, T.Y. Chan and A.T. Wu, "Circuit performance of CMOS technologies with silicon dioxide and reoxidized nitrided oxide gate dielectrics," IEEE Electron Device Lett., vol. 11, no. 7, pp. 294-296, July 1990.
- [56] A. Uchiyama, H. Fukuda, T. Hayashi, T. Iwabuchi and S. Ohno, "High performance dual-gate sub-halfmicron CMOSFETs with 6 nm-thick nitrided SiO_2 films in an N_2O ambient," IEDM, pp. 425-428, 1990.

[57] H. Hwang, W. Ting, D.L. Kwong and J. Lee, "High quality ultrathin oxynitrided gate dielectric prepared by rapid thermal processing in N_2O ," *Int. Conf. Solid State Devices and Materials*, pp. 1155-1156, 1990.

[58] G.W. Yoon, A.B. Joshi, J. Kim and D.L. Kwong, "MOS characteristics of NH_3 -nitrided N_2O -grown oxides," *IEEE Electron Device Lett.*, vol. 14, no. 4, pp. 179-181, April 1993.

[59] A.T. Wu, V. Murali, J. Nulman, B. Triplett, D.B. Fraser and M. Garner, "Gate bias polarity dependence of charge trapping and time-dependent dielectric breakdown in nitrided and reoxidized nitrided oxides," *IEEE Electron Device Lett.*, vol. 10, no. 10, pp. 443-445, October 1989.

CHAPTER 3: PROCESS DEVELOPMENT

3.1 Device Fabrication

3.1.1 Overview and purpose

Two basic test structures, metal/polyoxide/polysilicon parallel plate capacitors and conventional PMOS capacitors, were constructed to test the effects of ammonia nitridation on the ELO growth ambient durability of the oxide dielectrics. The use of conventional PMOS capacitor structures allowed direct comparison of the nitridation characteristics of silicon dioxide with published results. However, prior to this study, no material or electrical properties of nitrided polyoxide dielectrics had been reported. In addition, neither nitrided dielectric materials, NOX or NPOX, had been evaluated under ELO growth ambient stress conditions.

For both device structures, the fabrication process was optimized to produce the highest quality control dielectric possible. The computer automation combined with the Class 100 clean room facilities, resulted in tightly controllable process parameters. The yields on the control devices were nearly 100% and the process variation was minimized. As a result, the improvements observed in the ELO growth ambient stress durability of the nitrided oxide and nitrided polyoxide dielectrics were more easily attributable to changes in the nitridation process.

3.1.2 Metal/polyoxide/polysilicon-silicon test structures

Metal/polyoxide/N⁺ polysilicon-silicon parallel plate capacitors (137 • 137 μm^2) were built on .02 $\Omega\text{-cm}$, As-doped n-type, <100> oriented silicon wafers. (Figure 3.1) A highly doped substrate was chosen to insure a low resistance contact to the bottom plate of the capacitor structure. In addition, no bottom side diffusion or metal contact was required to insure good ohmic contact for electrical testing.




Fig. 3.1. Polyoxide test structure

The N^+ substrate received an A-clean consisting of a 5 min. heated $H_2SO_4:H_2O_2$ soak, a 5 min. aqueous HCL soak, followed by a 10 min. aqueous $HCL:H_2O_2$ soak. To remove the native oxide formed during the clean operation and insure a good physical contact between the two layers, the wafers received a 50:1 HF dip prior to deposition of 3500 Å of amorphous silicon. Amorphous silicon was chosen over conventional polysilicon due to the smoother surface topography compared to deposited polysilicon. Surface roughness has been shown to be a key factor in determining the electrical properties of the resulting oxide.[1]

To maintain the smooth surface, the wafers were doped with a $4 \cdot 10^{15}$ ions/cm², 40 KeV phosphorus implant. Conventional gas phase doping techniques using $POCl_3$ and PH_3 sources created a phosphorus saturation condition at the surface of the polysilicon. Removal of this layer prior to oxidation results in increased surface roughness. However, oxidation through the saturation layer produced a phosphorus saturated polyoxide. Both conditions resulted in polyoxides with low breakdown fields, high leakage currents and highly nonuniform polyoxide dielectric thicknesses. Figures 3.2 and 3.3 highlight the resulting post oxidation differences in surface smoothness produced by the implant and gas phase doping sources. In both samples the polyoxide was removed prior to FE microscope examination. The distended grain structures are the result of differences in oxidation rates due to differences in crystal orientation. Studies have shown that polyoxide uniformity replicates the surface topology of the polysilicon.[2]




Fig. 3.2 PH₃ doped amorphous silicon after 250 Å oxidation was removed.



Fig. 3.3 Phosphorus implanted amorphous silicon after 250 Å oxidation was removed.

The implanted amorphous silicon was annealed and converted to 30 Ω/sq polysilicon during thermal oxidation. Two key process steps were incorporated in the oxidation process to enhance the surface smoothness of the resulting polysilicon and the uniformity in polyoxide thickness. First, a low level oxygen flow was **maintained** during thermal **ramp-up**, creating a thin oxide layer. Studies have shown that this layer freezes the silicon atoms at the surface while still in the amorphous state. As a result, the amorphous surface smoothness was maintained during the polysilicon **transition**.^[3] Secondly, the oxidation temperature was chosen to be 1000 °C to encourage viscous flow of the polyoxide **dielectric** and place the oxidation reaction in the diffusion controlled regime. Studies have shown that transition from amorphous to polysilicon results in grains predominantly oriented <111> and <110>. The difference in oxidation rates between these crystal orientations can cause surface roughening of the polysilicon. However, maintaining the oxidation in the diffusion controlled regime, narrows the difference in oxidation rates between the two crystal orientations and thereby minimizes the surface roughening. Grain boundary enhanced oxygen diffusion has also shown to cause a 25% reduction in polyoxide thickness along grain boundaries. Viscous flow of the polyoxide enhances the uniformity across the grain boundaries.^[4]

After oxidation, the polyoxide wafers were divided into four groups. Group **IA** wafers were submitted for 10KÅ metal deposition, photolithography, and 400 °C metal anneal. Group I represented the polyoxide control group.

Group **IIIA-IVA** wafers were **nitridated** for various times and temperatures in anhydrous ammonia followed by a post nitridation anneal (PNA) at nitridation temperature. Following nitridation Group **IIIA** wafers were metallized, patterned and annealed. Group **IIIA** represented the nitridated polyoxide (NPOX) control group.

Group **IIA** and **IVA** wafers received an **ELO** growth cycle conducted both in an inductively heated, pancake-type and lamp heated, barrel-type epitaxial reactors. Although the growth parameters varied between reactors, similar growth rates were maintained. Group **IIA** represented the **ELO** stressed polyoxide group, while Group **IVA** wafers represented the **ELO** stressed NPOX group.

3.1.3 Metal/oxide/silicon test structures

The conventional Metal/Oxide/Semiconductor capacitors ($137 \times 137 \mu\text{m}^2$) were constructed on 22 $\Omega\text{-cm}$. boron doped p-type <100> oriented silicon wafers.(Figure 3.4)

The subsuates received an A-clean and a 50:1 HF dip prior to oxidation. Oxidation consisted of a low temperature load under nitrogen. During **thermal** ramp, a low oxygen flow was present to **form** a high quality thin oxide layer. This protected the silicon surface from HCL pitting, during the 1000 °C O₂/HCL oxidation cycle. Studies have shown that the addition of HCL during oxidation is a key factor in reducing mobile, **fixed** and interface charge densities, in addition to reducing the number of oxide **defects**.^[4,5] The goal was to optimize the dielectric breakdown strength of the base oxide, making the effects of **nitridation** and **ELO** stress more discernible.

Prior to **metallization** the wafers were again divided into four groups. Group IB wafers were submitted for 10 KÅ metal deposition, photolithography, and 400 °C anneal. Group IB represent the silicon dioxide control group.

Group IIIB-IVB wafers were **nitridated** for various times and temperatures in anhydrous ammonia followed by a PNA at temperature. Following nitridation Group IIIB wafers were metallized, patterned and annealed. Group IIIB represented the nitrided silicon dioxide (**NOX**) control group.

Group IIB and IVB wafers received an **ELO** growth cycle conducted both in an inductively heated, pancake-type and barrel-type epitaxial reactors. Although the growth parameters varied between reactors, similar growth rates were maintained. Group IIB represented the **ELO** stressed silicon dioxide group, while Group IVB wafers represented the **ELO** stressed NOX group.




Fig. 3.4. Silicon dioxide test structure

3.2 Ammonia Nitridation Process

3.2.1 Nitridation process and analysis tools

The effect of nitridation time and temperature on the silicon, nitrogen, and oxygen **profiles** throughout the polyoxide and silicon dioxide dielectrics were evaluated using a Phi-550 Electron Spectroscopy for Chemical Analysis (ESCA) system. Several samples were taken **from** each wafer to check for nitridation **uniformity across** the wafer. A $5\ \mu\text{m} \times 5\ \mu\text{m}$ raster area was used to insure a uniform depth profile and the elemental composition of the sputtered dielectric was analyzed every $6\ \text{\AA}$ providing a very detailed picture of the NOX and NPOX dielectric composition.

Two primary nitridation techniques were utilized in this study. For short duration nitridation, 5-120 seconds, a Peak Alp-6000 rapid thermal processor was required. **Several** features of this system assisted in minimizing the process **uniformity** and variability inherent in single wafer rapid thermal processors. First, the system utilized an arc lamp heat source with a spectral output located in the band to band absorption spectra for silicon, as opposed to the intrinsic free **carrier** absorption spectra. The resulting heating characteristics of the RTP system were less dependent on the level of doping or defects in the silicon wafers, reducing the wafer to wafer variability. Radiation diffuser were also incorporated to enhance the uniformity of the heat source.

Superior temperature control was maintained by a three stage closed loop feedback system. Preload backside reflectance measurements were performed prior to each run, and the changes in **emissivity** for various process conditions were adjusted based on extensive calibration files. Temperature control during processing was maintained using a pyrometer. The stainless steel chamber eliminated pyrometer signal contamination normally produced by conventional quartz walled chambers. The cold-walled **chamber** design also prevented coating during processing, thereby reducing the contamination particles and the chamber "memory" effects **from** previous runs. ESCA analysis **verified** that the rapid thermal nitridation process was very uniform across the wafer and highly repeatable from run to run.

High thermal ramps cycles on the order of $20\ \text{°C/sec}$ were utilized when ammonia nitridating the thermal silicon dioxide and polyoxide test dielectrics. The high thermal stress produced by this process enhance the substitutional nitrogen incorporation in the oxides causing significant bulk nitrogen accumulation in short periods of time. In addition,

the thermal stress appeared to densify the nitrided material dramatically increasing the ELO stress durability of the material at relatively low levels of nitrogen incorporation. However, the thermal stress was also observed to create slip planes in the silicon substrate along the edge of the wafer. As a result, there was a **tradeoff** between the amount of nitrogen incorporation and the amount of wafer area lost to slip damage.

For longer nitridation times a conventional atmospheric, resistively heated, hot walled quartz diffusion furnace was used. The maximum thermal ramp rate on the order of $6\text{ }^{\circ}\text{C}/\text{min}$. The decrease in thermal stress enhanced nitrogen incorporation meant that higher nitridation temperatures and longer process times were required to incorporate the same level of nitrogen as that observed in seconds on the **RTP** system. However, **nitridation** times in excess of 2 hrs produced no slip damage. In both cases, the nitriding source gas was ammonia (NH_3). Several recent nitridation studies have used nitrous oxide (N_2O) as the nitridation source gas.[6,7] However, the high oxide dielectric nitrogen concentrations required for good ELO stress durability made N_2O unfeasible for this study.

3.2.2 Comparison of nitridation characteristics between thermal silicon dioxide and polyoxide dielectrics

The ammonia nitridation characteristics of thermal polyoxide films were very **similar** in many respects to those of thermal silicon dioxide. The incorporation of nitrogen in both dielectrics with respect to time was characterized by three distinct **phases**.[8] During Phase I, the initial nitrogen accumulation occurred at the surface and interface with little accumulation in the bulk. For **NOX** dielectrics this interfacial nitridation region was primarily located in the oxide film. This was attributed to the formation of a silicon nitride barrier which slowed further penetration of the nitriding species into the substrate. However, **NPOX** dielectrics exhibited a broadened interfacial **nitridation** region with a significant accumulation **forming** in the polysilicon region. Studies have demonstrated that the presence of grain boundaries enhanced the diffusion of oxygen species into the polysilicon resulting in an increase in the **polyoxide/polysilicon** interface **region**.[9] For phosphorus implanted amorphous silicon, the interface region was shown to be approximately 60% wider than single crystal oxide interfaces. The broadened interfacial nitridation region was therefore **attributed** to a broadened interfacial **transition** region.

As the nitridation time increased, Phase II was characterized by the rapid increase in the bulk nitrogen concentration while the surface and interface concentration began to

saturate. Finally, Phase III exhibited nitrogen saturation in all three regions. In this phase, increases in the nitridation time resulted in only small increases in the total nitrogen concentration.




Fig. 3.5 Rapid thermal nitridation of thermal silicon dioxide versus thermal polyoxide at 1050 °C for 40 seconds.

As shown in Figure 3.5, the principle difference between the nitridation of polyoxide versus silicon dioxide was the total level of nitrogen incorporation throughout the dielectric. For a fixed time and temperature, thermal polyoxide incorporated a higher atomic percentage of nitrogen at the surface, bulk and interface. However, this difference became less significant compared to the total nitrogen concentration levels during phase II and III. For the shorter RTN process illustrated in figure 3.5, characterized as phase I accumulation, the bulk nitrogen concentration in the thermal polyoxide represented an increase of 50% compared to the bulk concentration in thermal silicon dioxide. For longer furnace nitridation processes, characterized as phase II and III, the rapid bulk accumulation and eventual saturation around 15-20 at% resulted in a differential of less than 10%. It is important to note that no noticeable improvement in the ELO stress durability for **NPOX** dielectrics was attributable to these small changes in nitrogen concentration.

It was observed, however, that the differences in the two nitridation process techniques produced noticeable differences in the profile and performance of the NPOX and NOX dielectrics. The rapid thermal nitridation (**RTN**) process was found to produce a nitrogen rich surface layer in both NOX and NPOX dielectric materials almost immediately. The equivalent of a 20\AA silicon nitride layer was formed on the surface of the NOX and NPOX dielectrics, as demonstrated in a similar study by Moslehi, *et al.*, using comparable **RTN** process parameters on 100\AA thin thermal silicon dioxide.[10] The rapid formation of this diffusion barrier effectively slowed that rate of bulk and interfacial nitrogen accumulation by inhibiting the diffusion of the nitriding species. For nitridation temperatures ranging from $1000\text{ }^{\circ}\text{C}$ to $1200\text{ }^{\circ}\text{C}$ over periods from 5 sec to 120 sec, the maximum bulk nitrogen incorporation attainable was 3-3.5at%.(Figure 3.6) Despite these low concentrations, rapid thermal nitridation produced dielectrics with a higher ELO stress durability than furnace nitridation, at comparable bulk nitrogen levels.




Fig. 3.6 Rapid thermal nitridation of polyoxide at $1050\text{ }^{\circ}\text{C}$ for 40 seconds.

Although longer **RTN** nitridation times produced higher nitrogen concentrations within the dielectric, the added thermal stress began to produce silicon slip planes along the edges of the wafer. These slip planes were the result of stress relief within the silicon

substrate and caused excessive leakage and/or complete device failure if located near or on a slip plane.

Furnace nitridation, on the other hand, was characterized by a much lower thermal stress. As a result, the rapid formation of the surface silicon nitride diffusion barrier was not present. Figure 3.7 illustrates the typical nitrogen accumulation observed in both NOX and NPOX dielectrics over time during furnace nitridation at 1100 °C. It is important to note that furnace nitridation tends to incorporate a uniform nitrogen concentration over time in both NOX and NPOX dielectrics. As will be demonstrated in the next chapter, the bulk nitrogen concentration was determined to be the key factor in reducing surface roughening and pinhole formation during ELO growth ambient stressing. The high, uniform bulk nitrogen concentration slowed the rate of pinhole growth and reduced the degree of measurable surface roughening.

The ELO stress durability of furnace nitrided NOX and NPOX films were also found to improve with higher nitridation temperatures combined with a high temperature post nitridation anneal (PNA). Studies have demonstrated that the base silicon dioxide material could be viewed as a long range amorphous material made up small crystalline regions of interlocking tetrahedron SiO_4^{4-} structures.[5](Figure 3.8) The tetrahedron consisted of a triangular configuration of oxygen atoms surrounding a silicon atom. This amorphous state of SiO_2 , also referred to as fused silica, is thermodynamically unstable below 1710 °C. As a result, there exists a tendency for transformation from the amorphous state to the denser crystalline state, at temperatures above 1000°C.(Figure 3.9)

The density of amorphous silicon dioxide is determined by the quantity of bridging oxygen, the closer to 100% the closer to quartz. Since the dominant nitrogen incorporation mechanism is via substitution with existing oxygen atoms, it would be expected that high concentrations of nitrogen incorporation would remove a significant quantity of bridging oxygen sites, thereby lowering the density of the material. The effect of high thermal stress or elevated nitridation temperature followed by a high temperature nitrogen anneal was thought to be the densification of the nitrided silicon dioxide or polyoxide film by the increased formation of bridging oxygen sites and possibly the formation of bridging networks at the nitrogen sites.[11]. Initial dielectric studies characterizing the ELO degradation effects on deposited LTO SiO_2 , SiN_2O_2 and SiN_3 films showed that a significant improvement could be achieved by densifying the LTO film with an 1100°C, 60 min. N_2 bake. It was therefore concluded that the higher nitridation temperatures and PNA




Fig. 3.7 1100 °C furnace nitridation of silicon dioxide at 5-10 and 15 min. intervals.




Fig. 3.8 Model depicting the typical amorphous fused silica bonding structure.




Fig. 3.9 Model depicting the typical crystalline quartz bonding structure.

effectively densified the NOX and NPOX dielectrics, thereby improving the **ELO** stress durability. The high thermal stresses inherent the RTN process was thought to have a similar **densifying** effect on the dielecmc, eliminating the need for a post **nitridation** anneal.

3.3 Epitaxial Reactors and Growth Parameters

Two different style epitaxial reactors were utilized in this research, an Applied Materials **AMT-7800RP** radiantly heated barrel epitaxial reactor and a Gemini 62 rf heated pancake epitaxial reactor. The **AMT** system was **physically** located within the clean room facilities in which the wafers were fabricated. Prior research had utilized this equipment for growing **ELO** and **confined** lateral selective epitaxial growth (CLSEG) **material**. [12] These studies demonstrated that this system was capable of growing good epitaxial material and at the same time providing a typical **ELO** growth ambient stress conditions. The ability to vary the process parameters and monitor the effect on the NOX and NPOX films provided a unique opportunity to isolate key process variables which contribute to dielectric degradation or increase durability.



The principle operating conditions utilized on the AMT reactor were as follows:

- ELO-1:** System temperature, pressure: 975 °C, 50 Torr
1. 3.0 min. H₂ bake
 2. 40180 min. H₂, HCL, SiH₂Cl₂ (DCS) deposition

The main process variable evaluated was the effect of the HCL to DCS ratio on the **nitrided** silicon dioxide and polyoxide dielectrics.

The Gemini system, physically located at Purdue University, was utilized as a control reactor. Extensive studies had been conducted evaluating the epitaxial material quality, modeling the process parameters and their effect on the growth conditions, and modeling the gas flow and thermal distribution within this reactor. The development of the 3-D CMOS structure and the subsequent studies evaluating the **ELO** ambient inducted degradation of oxides, were conducted in this reactor.

The principle operating conditions utilized on the Gemini reactor were as follows:

- ELO-2:** System temperature, pressure: 970 °C, 40 Torr
1. 5 min. H₂ bake
 2. 30 sec HCL etch
 3. 40180 min. H₂, HCL, SiH₂Cl₂ (DCS) deposition

Although the final product was the same, the differences in reactor design, gas flow dynamics, temperature and operating pressure between the two reactors resulted in significant differences in the performance and durability of **nitrided** oxides. The AMT system tended to be more destructive to the dielectrics, possibly due to the higher volume of reactant gases. However, at 50 Torr, good growth selectivity was maintained down to an HCL to DCS ratio of 2.0. The Gemini, on the other hand, operating at a lower chamber pressure, a slightly lower operating temperature, and under dramatically different gas flow characteristics, experienced extreme growth selectivity problems up to an HCL to DCS ratio of 3.5-4.0. The loss of growth selectivity resulted in excessive sporadic surface nucleation on the thin NOX and NPOX dielectric films inhibiting the ability to **electrically** test the capacitor structures. However, at the lower operating pressure, **small** changes in the HCL to DCS ratio produced major changes in the growth selectivity and the pinhole formation characteristics of the system.

3.4 Reoxidation Techniques

Based on the literature review conducted in chapter 2, it was concluded that a reoxidation process would have to be developed to optimize the electrical **performance** of the NOX and NPOX dielectrics. In addition, a reoxidation process proposed as a possible solution to the selectivity problem experienced on the Gemini system. It was theorized that the sporadic surface nucleation would be eliminated if the surface layer were converted back to silicon dioxide. Experiments with varying surface nitrogen concentrations concluded that a final surface **nitrogen** concentration at or below 0.5 at% was required to eliminate the selectivity problem for both the NOX and NPOX **dielectrics**. In the process of developing a reoxidation process, the following techniques were evaluated.

3.4.1 Conventional furnace reoxidation

Conventional furnace reoxidation techniques, documented in various studies, were examined **first**. [13,14] The nitridation process was modified to include a post nitridation reoxidation step at the nitridation temperature. During the reoxidation step, oxygen diffused through the nitrided oxide replacing existing nitrogen atoms, gradually **converting** the **material** back to an oxide. Figure 3.10 shows the effects of the furnace reoxidation process on the bulk **nitrogen** concentration. It is important to note that a significant concentration of bulk **nitrogen** was lost during the process. It was observed in this study that a key parameter in improving ELO stress durability of both NOX and NPOX dielectrics was maintaining a **bulk** nitrogen concentration of 8 at% or greater. Utilization of conventional reoxidation techniques therefore required that the initial nitridation time had to be dramatically increased to compensate for the decrease in bulk **nitrogen**.

3.4.2 O₂ plasma reoxidation

In an attempt to reduce the loss of bulk nitrogen concentration, a novel plasma reoxidation technique was evaluated. Due to the radiation hardening inherent in nitrided oxide dielectrics, it was concluded that the NOX and NPOX dielectrics could be subjected to moderate levels of rf activated O₂ plasma without degrading the electrical properties of the **film**. [15] Utilizing a conventional rf barrel plasma etch system, the nitrided oxides were subjected to 300-1000 watts of O₂ plasma for 30 minutes. Figure 3.11 shows the typical results achieved using the technique on low level nitrided dielectrics, primarily the RTN wafers.

—
|




Fig. 3.10 The effect of reoxidation on the nitrogen concentration in a 250 Å NOX dielectric




Fig. 3.11 The effect of O₂ plasma reoxidation on the nitrogen concentration in a 250 Å NPOX dielectric

As can be seen, the oxygen plasma only effected approximately the first 25 Å of the dielectric surface. The resulting reduction in sporadic surface nucleation can be seen in Figures 3.12 and 3.13. ESCA results showed that in addition to desired oxygen for nitrogen replacement, plasma reoxidation also resulted in the formation of nitrogen-oxygen bonds. These bonds resulted in an increased resistance to nitrogen depletion with increased reoxidation time. A process limit on the amount of nitrogen reduction possible with this technique was soon established. In general, the surface nitrogen concentration could not be reduced below 50% of the bulk concentration. However, even at these levels, the amount of sporadic surface nucleation **generated** on the NOX and NPOX dielectrics in the Gemini epitaxial reactor was significantly reduced.

3.4.3 Discussion and future reoxidation considerations

A reoxidation technique for future reoxidation studies of NOX and NPOX dielectrics is proposed. Observations made during the **characterization** of the rapid thermal nitridation revealed that 1200 °C ammonia nitridation for 5 seconds results in primarily a surface limited reaction. The nitrogen incorporation in the bulk and interface was found to be minimal. It was concluded that the high temperature ambient produced **nitrided** the surface so fast and thorough that it produced a surface diffusion **barrier** which could not be penetrated in the short processing time. It is theorized that a similar reaction will occur in a high temperature oxidizing ambient. A 1200 °C, 5 **sec.** rapid thermal oxidation cycle should **create** an oxidizing species so reactive as to deplete itself within the first 25 Å from the surface. This should greatly minimize the loss of bulk nitrogen. In addition, the high temperature process combined with the minimal oxygen that will inevitably diffuse into bulk should be beneficial in reducing the detrimental bulk hydrogen **concentration**..[16,17]




Fig. 3.12 Example of sporadic surface nucleation on a 250 Å NPOX dielectric.




Fig. 3.13 250 Å NPOX dielectric after O₂ plasma reoxidation.

└

3.5 References

- [1] T. **Ohmi**, M. Miyashita, M. Itano, T. Imaoka, and I. Kawanabe, "Dependence of thin-oxide **films** quality on surface microroughness," *IEEE Trans. Electron Devices*, vol. 39, no. 3, pp. 537-545, March 1992.
- [2] E.A. Irene, E. Tierney, and D.W. Dong, "Silicon oxidation studies: morphological aspects of the oxidation of **polycrystalline silicon**," *J. Electrochem. Soc.*, vol. 127, no. 3, pp. 705-713, **March** 1980.
- [3] Effiong **Ibok**, **Shyam Garg**, "A characterization of the effect of deposition **temperature** on polysilicon properties," *J. Electrochem. Soc.*, vol. 140, no. 10, pp. 2927-2937, **October** 1993.
- [4] *VLSI Technology*, second ed., edited by S.M. Sze, McGraw-Hill Book Co., 1988.
- [5] *Silicon Processing for the VLSI Era Volume 1: Process Technology*, edited by S. Wolf and R.N. Tauber, Lattice Press, 1986.
- [6] H.G. Pomp, A.E.T. Kuiper, H. Lifka, A.H. Monuee, P.H. Woerlee, "Lightly nimbmed gate oxides for 0.25 μm CMOS," *Microelectronic Engineering*, vol. 22, pp. 85-88, 1993.
- [7] J. **Ahn**, W. Ting, D. L. Kwong, "Furnace nimbmedation of thermal **SiO₂** in pure **N₂O** ambient for **ULSI** MOS applications," *IEEE Electron Device Letters*, vol. 13, no. 2, pp. 117-119, **February** 1992.
- [8] B.Y. Liu, **Y.C.** Cheng and Z.H. Liu, "The influence of processes on composition of **thermally** nimbmed **SiO₂** film," *J. Electrochem. Soc.: Solid-State Science and Techn.*, vol. 135, no. 12, pp. 3081-3086, **December** 1988.
- [9] G. Queirolo, G. Ghidini, L. Meda, and C. **Signorini**, "**Polycrystalline** silicon oxidation kinetics and **Si/SiO₂** interface width," *J. Electrochem. Soc.: Solid-State Science and Techn.*, vol. 133, no. 11, pp. 2381-2385, **November** 1986.
- [10] M.M. Moslehi, K.C. Saraswat and S.C. Shatas, "Rapid thermal nimbmedation of **SiO₂** for **nitroxide** thin **dielectrics**," *Appl. Phys. Lett.*, 47, 10, p.1113-1115, 15 **November** 1985.
- [11] I.A. **Chaiyasena**, P.M. Lenahan, and G.J. Dunn, "Identification of a paramagnetic nitrogen dangling bond defect in nimbmed silicon dioxide films on silicon," *Appl. Phys. Lett.*, 58, 19, p. 2141, 1991.
- [12] P.J. Schubert, PhD Thesis, School of Elecmlcal Engineering, **Purdue** University, **May** 1990
- [13] W. Yang, R. **Hayaraman** and C.G. Sodini, "Optimization of low-pressure **nitridation/reoxidation** of **SiO₂** for scaled MOS devices," *IEEE Trans. Electron Devices*, vol. 35, no. 7, pp. 935-944, **July** 1988.

[14] A.T. Wu, V. Murali, J. Nulman, B. Tripiett, D.B. Fraser and M. Garner, "Gate bias polarity dependence of charge trapping and time-dependent **dielectric** breakdown in nitrated and reoxidized nitrated oxides," IEEE Electron Device *Lett.*, vol. 10, no. 10, pp. 443-445, October 1989.

[15] F.L. Terry, Jr., R.J. Aucoin, M.L. Naiman and S.D. Senturia, "Radiation effects in **nitrided** oxides," IEEE *Electron Device Lett.*, vol. EDL-4, no. 6, pp. 191-193, June 1983.

[16] A. Kuiper, et al., "Hydrogenation during **thermal** nitridation of silicon dioxide," *J. Appl. Phys.*, **59** (8), pp. 2765-2772, 15 April 1986.

[17] E. Cartier, D. Buchanan, G. Dunn, "Atomic hydrogen-induced interface degradation of **reoxidized-nitrided** silicon dioxide on silicon," *J. Appl. Phys. Lett.*, **64** (7), pp. 901-903, 14 February 1994.

CHAPTER 4: ELO GROWTH AMBIENT STRESS RESULTS

4.1 Overview and Purpose

The primary goal of this research was to evaluate the effects of **ammonia** nitridation on the ELO ambient durability of thin thermal silicon dioxide and polyoxide dielectrics. Prior ELO stress studies have demonstrated that the dielectric thickness significantly **impacted** the durability of these films.[1] It was observed that the **thicker** the dielectric material, the higher the electrical yield for a given stress duration. **Nitridation** studies involving thermal silicon dioxide films have also shown that dielectric **thickness** was a key **process** parameter in establishing the nitridation characteristics of the **dielectric**.[2,3] **Figure 4.1** illustrates that at 1150°C, the thicker the silicon dioxide **dielectric** the lower the average nitrogen **concentration** in the silicon dioxide **film**. In an attempt to limit the number of process variables allowing for better correlation between nitrogen incorporation and ELO **stress** durability, the dielectric thickness was fixed at 250Å.

The **first** half of this chapter is devoted to the material evaluation and electrical **characterization** of NOX dielectrics in full awareness of the quantity of existing published research on this subject. The reasoning was two fold. First, since the dielectric thickness is a critical component in the **nitridation** process and therefore significantly impacts the resulting electrical characteristics of the film, a detailed material and **electrical characterization** of a 250Å **NOX** dielectric adds to the general body of knowledge. In **addition**, since the early 1980's very little nitridation research has **been** conducted using **conventional quartz** diffusion furnaces.

Secondly, several studies conducted at Purdue University have demonstrated that the electrical characteristics of polysilicon/polyoxide/ELO MOS **structures** are comparable to **those** of conventional substrate MOS **structures**.[4,5] In particular, the fixed oxide charge and interface state densities were comparable to those of thermal silicon dioxide. It

was therefore concluded that the detailed electrical characteristics of 250\AA nitrided thermal silicon dioxide dielectrics would provide considerable insight into the expected electrical characteristics of nitrided polyoxide in a similar application.




Fig. 4.1 Average nitrogen content as a function of nitridation time for various thicknesses of thermal silicon dioxide. Ammonia nitridation conducted at 1150°C .

4.2 Initial Material and Electrical Characterization

4.2.1 Nitridation characterization

It is important before proceeding to emphasize some key observations made during the material and ELO stress durability evaluation of nitrided thermal silicon dioxide and polysilicon dioxide dielectrics. First, the key parameters determining the durability of the NOX and NPOX dielectrics were the bulk nitrogen concentration and its uniformity. Secondly, comparisons of bulk nitrogen concentrations in NOX and NPOX films over a wide range of process times and temperatures, showed that the bulk concentration in NPOX was always higher than that of NOX. However, the measured difference between the bulk nitrogen concentrations of the two dielectric materials never exceeded a range of 1.0-1.5 at%. These profiles, although different in absolute concentration, exhibited identical profiles throughout the both dielectrics. Finally, no measurable improvement in the ELO stress durability could be attributed to this difference in nitrogen concentration.

As a result of these observations, it was decided that detailed **ESCA** analysis would be primarily conducted on the NOX dielectrics, with only periodic **checks** being made on NPOX **films**. This would allow direct comparison of the **ESCA results** with published results while still maintaining an accurate indicator of the **nitridation** characteristics of NPOX.

Table 4.1 highlights the effect of rapid thermal nitridation time **and** temperature on the nitrogen **distribution** of 25081 NOX dielectrics. The trend in concentration from surface to interface assumes the "U" shape characteristic of rapid thermal **nitridation**. The 6-10 **times** increase in surface nitrogen concentration versus the bulk concentration has been attributed to the **formation** of a thin silicon nitride layer approximately **20Å thick**. [6] This **layer** acts as a diffusion barrier inhibiting the diffusion of the nitriding species into the bulk of the dielectric. The formation of this nitride **barrier** at the surface is believed to be the key reason rapid thermal nitrided NOX and NPOX dielectrics exhibit such high resistance to **ELO** stress induced pinhole formation. Figure 4.2 illustrates the **highly** localized surface nitrogen concentration.

According to the kinetic model for the nitridation of silicon dioxide, discussed in chapter 2, the most favorable reaction involves silicon nitride formation at the silicon dioxide/ silicon interface, compared to the bulk. [7] Therefore, of the nitridation species **which** eventually diffuse past the surface nitride layer, a significant portion is expected to **continue** diffusing through the bulk to the interface before reacting. For a given nitridation temperature, one can see this effect in the gradual increase in the interfacial nitrogen concentration with little or no increase in the bulk concentration..

Table 4.2 highlights the effect of furnace nitridation time and **temperature** on the nitrogen distribution of **250Å** NOX dielectrics. Immediately **apparent** is the significant **increase** in the bulk and interfacial nitrogen concentrations compared to the surface concentration. The furnace nitridation process, characterized by a much lower thermal **ramp** rate compared to rapid thermal processing, appears to produce a less reactive surface. **This** observation is in agreement with the kinetic model for nitridation which showed that the surface reaction was not an inherently spontaneous reaction, as **indicated** by the low positive Gibb's free energy for **all** nitridation temperatures **examined**. [7] In that study, Liu, *et al.*, hypothesized that the thermal stresses inherent in the **nitridation process** enhanced the spontaneity of the reaction. Based on the surface nitrogen concentration, it appears that the surface nitride layer does not form except at high nitridation temperatures or after extended

Table 4.1 ESCA results of the nitrogen distribution achieved as a function of RTN time and temperature.

Temp (°C)	Time (sec)	[N]surface (at%)	[N]bulk (at%)	[N] interface (at%)
1000	100	13.0	2.0	5.0
1050	40	14.4	2.0	4.0
1050	50	16.8	2.0	4.0
1100	20	14.5	2.0	4.5
1100	30	19.0	2.0	5.0
1150	10	20	2.0	6.0
1200	5	18.5	1.2	4.0
1200	10	20	2.0	5.0
1200	15	25.8	3.0	7.0

nitridation times. This conclusion is in agreement with the observation that high temperature furnace nitridation processes produced NOX and NPOX dielectrics with the highest ELO stress durability. The high nitrogen concentration both at the surface and in the bulk suggest that the silicon nitride surface layer formed at this stage is significantly thicker than that observed in RTN dielectrics.(Figure 4.3)

The change in the nitridation characteristics of the surface was believed to have significantly impacted the overall nitridation characteristics of the film. Without a surface diffusion barrier, the nitriding species quickly diffuses through the bulk and reacts with the interface forming a diffusion barrier. This correlates to phase I. The diffusing nitrogen species, now prevented from diffusing past the interface into the bulk, begins to react with the bulk and surface. However, due to the low thermal stresses, the bulk nitridation reaction appears to dominate until the bulk concentration nears a saturation level, around

Table 4.2 ESCA results of the nitrogen distribution achieved as a function of furnace time, temperature.

Temp (°C)	Time (min.)	[N]surface (at%)	[N]bulk (at%)	[N]interface (at%)
1000	10	1.8	2.0	5.5
1050	10	4.4	3.5	6.0
1050	15	17.5	7.0	10.0
1050	20	19.3	8.0	10.0
1100	5	0.1	0.5	5.0
1100	10	17.4	7.5	7.5
1100	15	20.0	10.0	13.0
1100	60	23.5	14	12.0
1100	90	23	14	12.5
1100	120	25.4	15	14.0
1150	90	25.1	12.5	11.0

10-15 at%. This phase correlates to phase II. After this point, the **surface** reaction appears to become dominant, noted by the eventual large surface nitrogen concentrations. This **final** stage correlates to phase III. Figure 4.4 illustrates this back to front nitridation characteristic of furnace nitridated NOX and NPOX dielectrics.

Another possible explanation for the low surface nitrogen **accumulation** was the presence of oxygen in the furnace tube during nitridation. This oxygen would react with the liberated hydrogen from the ammonia source, creating a low level wet O₂ reoxidation of the surface. The sealed chamber of the **rapid thermal processor** would have eliminated this problem for the RTN wafers. The furnace tube, however, has a conventional quartz **encap** which does not form an airtight seal. As a result, oxygen back diffusion was a




Fig. 4.2 Example of the high surface nitrogen concentration observed in RTN NOX and NPOX dielectrics. The line indicates the dielectric/silicon interface.




Fig. 4.3 Example of the high surface and bulk nitrogen concentration observed in high temperature furnace NOX and NPOX dielectrics. The line indicates the dielectric/silicon interface.




Fig. 4.4 Example of 1100°C furnace niuidation after 5, 10 and 15 min. intervals. The line indicates the dielectric/silicon interface.

possibility. However, this scenario was ruled out based on the following tests. A blank wafer containing a 40Å native oxide film was subjected to an 1100°C N₂ ambient for 30 minutes. The wafer was then cooled in an N₂ ambient before removing it for test. Measurements before and after the furnace operation showed no **increase** the dielectric thickness of the native oxide and therefore oxygen back diffusion was ruled out.

4.2.2 Electrical characterization

To monitor the effect of the niuidation process parameters on the electrical **properties** of the silicon dioxide dielectric and to eliminate the wafer to wafer process variability, an **SCA-2000** surface charge analyzer was utilized, This system was shown **to** be capable of accurately determining the semiconductor conductivity type, the surface doping level, and the interfacial and bulk charge densities within the **dielectric** without **damaging** the thin dielectric. Since no metallization step was required anal the measurement technique was nondestructive, the pre and post niuidation characteristics;of a single wafer **could** be measured. Also, SCA analysis was found to be in good agreement with

conventional CV analysis. Post ELO stress results however, were not possible due to the **interference** between the mylar probe and the silicon surface nucleation.

The SCA electrical characteristics of the NOX dielectrics over the matrix of RTN process parameters shown in table 4.1 produced very similar results. The fixed oxide charge density (Q_{ox}) was found to be between $3.0-7.0 \cdot 10^{11} q/cm^2$ while the interface state density at midgap (D_{itmg}) was around $2.0 \cdot 10^{11} cm^{-2} eV^{-1}$. These values represented about an order of magnitude increase compared to the starting thermal silicon dioxide **film**, which exhibited Q_{ox} of $0.5 \cdot 10^{11} q/cm^2$ and D_{itmg} of $0.2 \cdot 10^{11} cm^{-2} eV^{-1}$. The similarity in electrical characteristics between the different **nitridation** processes was not unexpected. Comparison of the bulk nitrogen concentrations, a key indicator of the fixed **oxide** charge level, revealed that all process times and temperatures **examined** produced a concentration of approximately 2-3 at%. A similar observation was **made** for the interfacial nitrogen concentrations, **revealing** levels between 4-7 at%. Studies involving rapid **thermal nitridation** of thin silicon dioxide dielectrics have shown that the rate of change in fixed charge and interface state densities was a function of both nitridation time and **temperature**. [8] The higher the temperature the higher the rate of increase in these parameters. Similarly, the lower the process temperature the **lower** the rate. It was **therefore** concluded that the combination of higher nitridation **temperatures** with shorter **times** compared to lower temperatures with longer times, **inadvertently** produced RTN NOX dielectrics with comparable **electrical** properties.

Table 4.3 highlights the electrical properties observed with the furnace NOX dielectrics. As can be observed, a wider range of Q_{ox} and D_{itmg} charge densities were measured. The high level of fixed dielectric charge and interface state densities observed **with** the 1050 and 1100 °C nitridation processes were a concern since these NOX dielectrics exhibited the best ELO stress durability. In an attempt to reduce these charges a **post nitridation** anneal in **nitrogen** was investigated. A similar study **evaluated** using a fixed 1000 °C, 30 **min.** N₂ PNA showed that the best charge density reduction was achieved on NOX dielectrics **nitrided** for 30 min. or less. [9] Figure 4.5 illustrates **the** effect of 1000 °C N₂ annealing on the atomic percent nitrogen concentration at the surface, bulk and **interface**. [7]

As shown in Table 4.3, the fixed oxide charge densities exhibited the greatest change, decreasing by **almost** a factor of 2 in some processes. Although **less** dramatic,

Table 4.3 SCA NOX electrical results achieved as a function of furnace time, temperature and post nitridation anneal.

Temp (°C)	Time (min.)	Q _{ox} (10 ¹¹ q/cm ²)	D _{itmg} (10 ¹¹ eV ⁻¹ ·cm ⁻²)	PNA @ Temp
250 Å SiO ₂ Control		0.5	0.2	yes
1000	10	1.2	1.2	no
1050	10	4.2	2.0	no
1050	15	10.0	2.0	no
1050	15	9.0	2.0	yes
1050	20	8.0	2.0	no
1100	5	0.9	1.4	no
1100	10	3.2	2.0	no
1100	10	1.2	1.2	yes
1100	15	4.0	2.0	no
1100	15	1.4	1.8	yes
1100	90	0.8	1.3	yes
1150	90	0.5	1.3	yes

reductions were also observed in the interface state densities. These **improvements** were **comparable** to those observed in the PNA study.[9] In addition to PNA, table 4.3 also **shows** that **increased nitridation** temperature decreased the dielectric **charge** densities. The **initial** formation of fixed and interfacial charge densities is believed to be a result of the dissolve hydrogen molecules, formed during the ammonia nitridation process. The **hydrogen** molecules react with surrounding Si-O bonding, forming dangling bonds and **non-bridging** oxygen molecules. Assuming the solubility of hydrogen in SiO₂ is




Fig. 4.5 Effect of a 1000 °C N₂ post nitridation anneal on the surface, bulk and interfacial nitrogen concentration with increasing nitridation time.

comparable to its solubility in aqueous solution, the hydrogen solubility should decrease as the temperature is increased. As a result, elevated nitridation temperatures should have less reactive hydrogen absorption. In addition, the bonding rearrangement can take place, reducing dangling bonds and increasing the quantity of bridging oxygen molecules. As a result, the oxide charge densities are reduced and the dielectric film is densified, respectively.[10]

To assist in the characterization of furnace nitrided NOX and NPOX dielectrics without the use of ESCA profiling, the nitridation effects on measurable parameters such as the dielectric constant and the refractive index were analyzed. Prior studies have shown that both the dielectric constant and the index of refraction vary according to the nitrogen concentration in the dielectric. However, the saturation level of these parameters which correlate with the saturation level of the dielectric are highly dependent upon the initial dielectric thickness.[11]

Assuming that the nitridation process did not significantly change the thickness of the starting silicon dioxide material, an ellipsometer was utilized to determine the nitridation

effects on the index of refractive (n_f). Starting with the refractive index of SiO_2 at 1.46, a 5-point pattern was measured on the oxidized wafer to establish the initial oxide thickness. After nitridation, this same pattern was scanned adjusting the refractive index for each measurement point until the thickness measurement was equal to the initial value. The final result was a refractive index value based on the average of these five measured points. Table 4.4 highlights the effect of nitridation time and temperature on the refractive index. The refractive index increased to 1.53 within the first 5 minutes of nitridation, independent of the nitridation temperatures examined. Nitridation times in excess of an hour were required to approach the observed saturation value of 1.6. Based on the furnace nitridation characteristics shown in table 4.2, the initial increase from 1.46 to 1.53 can be attributed to the rapid formation of the interfacial silicon nitride layer. Subsequent increases are assumed to be an indication of the saturation level of the bulk dielectric.

The dielectric constant was measured using a similar averaging technique. Five capacitor structures were randomly selected on a silicon dioxide control wafer (Group IB) and a NOX control wafer (Group IIIB). The capacitors were biased into accumulation mode and measured at 1MHz. The capacitance values were measured and averaged together. Process monitoring using a line width measurement system verified that the capacitor plate areas were $1.88 \cdot 10^{-4} \text{ cm}^2$. Again, assuming that the nitridation process did not effect the original dielectric thickness, an average 1MHz dielectric constant was calculated. Table 4.5 shows the effect of nitridation time at 1100 °C on the dielectric constant. Starting at 3.85 for the control oxide, the dielectric constant rose to 4.36 within the first 10 min. of nitridation. Further nitridation showed a definite saturation trend, indicating that the maximum dielectric constant was around 4.65. The same rationale used for the change in refractive index can be applied. The rapid increase to 4.36 is the result of the interfacial silicon nitride formation. Subsequent increases are the result of bulk nitrogen saturation.

The index of refraction and 1MHz dielectric constant values and trends were in good agreement with published results.[11] In this study, 100Å and 500Å thermal silicon dioxide dielectrics were evaluated. The 1MHz dielectric constant for the 100Å film increased during the first 60 minutes of nitridation reaching a near saturation point of around 5.1. The 500Å film showed the same increase but saturated at approximately 4.5.

The reported index of refraction was also shown to increase and saturate at 1.6. In addition, this study also showed that nitridation temperatures between 1000-1200 °C had

no effect on the saturation level of either the refractive index or the dielectric constant This temperature independence is also shown in Table 4.4. The reasonable correlation between the changes in the refractive index and in the dielectric constant compared with

Table 4.4 Effects of nitration time and temperature on the index of refraction of NOX dielectrics.

Temperature	Time (min.)	Refractive Index (N _f)
1050	15	1.54
1050	20	1.55
1050	60	1.55
1100	10	1.53
1100	15	1.54
1100	60	1.56
1100	90	1.59

Table 4.5 Effects of nitration time at 1100 °C on the 1MHz dielectric constant of NOX dielectrics.

Temperature (°C)	Time (min.)	1MHz dielectric constant (ε _r)
Control Thermal Silicon Dioxide		3.85
1100	10	4.36
1100	15	4.42
1100	60	4.51
1100	120	4.62

T

nitridation characteristics observed using ESCA indicate that these parameters can be used as nitridation process monitors for future studies.

The ellipsometer could not be used to measure the refractive index of the NPOX dielectrics due to the poor reflective surface at the polyoxide/polysilicon interface. However, capacitance measurements of the parallel plate thermal polyoxide capacitor structures from group IA and IIIA were made using the same 5 measurement averaging technique utilized with the NOX structures. Since no reliable optical measurement system was capable of measuring the polyoxide dielectrics, the polyoxide thickness was calculated using CV techniques. The dielectric constant for thermal polyoxide was assumed to be identical to thermal silicon dioxide. Measurement of the control polyoxide capacitor structures (group IA) produced a post processing effective polyoxide thickness. This effective dielectric thickness was assumed to be constant, similar to the NOX structures, and then used to calculate the thermal polyoxide 1MHz dielectric constant. Table 4.6 illustrates the effect of nitridation time on the polyoxide 1MHz dielectric constant at 1100°C. As noted with the nitrided thermal silicon dioxide, the 1MHz dielectric constant increased with increased nitrogen incorporation.

Comparison of the Table 4.6 values with those listed in Table 4.5 reveal some interesting differences. The NOX dielectrics exhibit a higher dielectric constant than the NPOX dielectrics for a given process time and temperature, even though ESCA results show that NPOX contains a slightly higher overall nitrogen concentration. Examination of the ELO stress results, presented in the next section, revealed that the dielectrics with a higher dielectric constant outperformed dielectrics with lower dielectric constants. The NOX dielectrics were found to be more durable than NPOX dielectrics, both processed using the same nitridation conditions. In addition, high dielectric constant NPOX dielectrics performed better than NOX dielectrics with lower dielectric constant. Based on these preliminary findings, it was believed that the 1MHz dielectric constant is a fair indicator of the density or bond strength of the SiN_xO_y film. Used as a process monitor, the dielectric constant again appears to be a good predictor of the quality of the resulting nitrided dielectric.

Table 4.6 Effects of nitridation time at 1100 °C on the 1MHz dielectric constant of NPOX dielectrics.

Temp (°C)	Time (min.)	T _{ox-eff} (Å)	C _{ox} (pF)	1MHz dielectric constant (ε _r)
Control Thermal Polyoxide		223.3	28.7	3.85
1100	10	223.3	31.0	4.16
1100	15	223.3	31.1	4.17
1100	120	223.3	33.8	4.53

4.3 ELO Growth Ambient Stress Results

4.3.1 Visual evaluation

Visual examination of the group II and IV ELO stressed wafers prior to metallization proved to be a critical characterization step in optimizing the nitridation process. Figures 4.6 and 4.7 highlight important characteristics about the ELO stress induced dielectric degradation mechanism. After 20 minutes of epitaxial growth in the A.M.T reactor (ELO-1), silicon nucleations of varying sizes were present on the control silicon dioxide wafer, while little was visible on the NOX wafer. Microprobing techniques performed on both wafers verified that the silicon nucleation was the result of dielectric pinholes. The random size of the visible nucleation on the group IIB silicon dioxide wafers indicated that pinholes were formed shortly after ELO stressing began and continued forming new pinholes throughout the 20 minute process. The group IVB NOX wafer however, showed very little pinhole formation after 20 minutes. The small nucleation size relative to those found on the group IIB wafers suggest that the pinholes were formed late in the process. In addition, examination of the nitridation profile of these group IVB wafers (1100°C, 5 min., furnace NOX) demonstrated that an interfacial nitrogen concentration as low as 5 at% was sufficient to begin reducing the rate of ELO stress induced pinhole formation.




Fig. 4.6 Typical pinhole nucleation observed after a 20 min. ELO-1 growth ambient stress of 1100°C, 5 min. 250Å group IVB NOX wafers.(Mag.-270X)




Fig. 4.7 Typical pinhole nucleation observed after a 20 min. ELO-1 growth ambient stress of 250Å group IIB control silicon dioxide wafers.(Mag-270X)




Fig. 4.8 Typical pinhole nucleation observed after a 40 min. **ELO-1** growth ambient stress of 1100°C, 5 min. group IVB NOX wafers.(Mag-270X)




Fig. 4.9 Typical pinhole nucleation observed after a 40 min. **ELO-1** growth ambient stress of group IIB control silicon dioxide wafers.(Mag-270X)

Figures 4.8 and 4.9 show the same wafers after a total of 40 minutes of ELO stress. As expected, the group IIB wafers exhibited an increased nucleation density and nodule size. In addition, the group IVB wafers exhibited a significant increase in the nucleation density. These photographs demonstrate the significant impact that low levels of nitrogen incorporation have on the reduction in the rate of pinhole formation in thermal silicon dioxides. Similar results were observed for nitrated thermal polyoxide dielectrics.

At a magnification of 270x, a die area of $9.52 \cdot 10^{-4} \text{ cm}^2$ was visible in the photographs shown in figure 4.6-4.9. With test capacitor gate areas of $137 \times 137 \text{ }\mu\text{m}^2$, the photographed area represented approximately four test structures. This is an important consideration when examining and evaluating the electrical yield results presented in this next section. Assuming a typical MOS device size of $10 \times 10 \text{ }\mu\text{m}^2$ with $10 \text{ }\mu\text{m}$ spacing, a device yield of less than 98% would result in a test capacitor yield of zero.

4.3.2 Electrical characterization

The primary focus of this research was the development of a nitrated thermal polyoxide dielectric. Therefore the following discussion and electrical characterization will be directed towards NPOX dielectrics. NOX results will be included only to aid in discussion. However, it is important to note that in all cases the NOX dielectric outperformed the NPOX dielectric in the suppression of ELO stress induced pinhole formation.

An HP4145B semiconductor analyzer was utilized to measure the effects of ELO growth ambient stress on the current density versus applied electric field characteristics of the NOX and NPOX dielectrics. The dielectric durability was evaluated by comparing the average breakdown field \bar{E}_{BR} and the defect density D between the ELO stress group and its control group. The change in the average onset of tunneling ($\bar{E}_{\sigma T}$) electric field was also monitored to determine the effect of the dielectric degradation on the normal MOS region of operation. The average electric field values and defect density were defined by the following expressions:

$$\bar{E} = \frac{1}{N} \sum_{i=1}^N E_i \quad (4.1)$$

$$D = -\frac{1}{A} \ln(Y) \quad (4.2)$$

where E is the electric field at which catastrophic breakdown occurs, A is the capacitor area and Y is the fraction of capacitors tested with breakdown fields greater than or equal to 6 MV/cm.[12] The electric field is calculated by dividing the voltage by the average dielectric thickness. No compensation was made in the calculation of the electric field to correct for the increase in dielectric constant resulting from nitridation.

To eliminate the substrate depletion mode effects, the PMOS NOX capacitor structures were characterized in the accumulation mode. However, the NPOX parallel plate capacitor structures allowed characterization of the NPOX dielectric using both positive and negative electric fields. This is important because the interface under examination is determined by the polarity of the applied electric field. For positive sweeps the E-J curve evaluates the quality of the dielectric material and the polysilicon/polyoxide interface. For negative sweeps the metal/polyoxide interface is the dominant interface. Therefore by comparing the two traces the ELO stress degradation effects on the bulk dielectric and each interface can be isolated and examined.

It has been observed at Purdue University that, in addition to pinhole formation, extended exposure of thermal silicon dioxide and polyoxide dielectrics to an ELO growth ambient caused severe pitting and roughening of the dielectric surface. This surface degradation presents as significant a problem to the development of advanced 3-D MOS structures, since the dielectric surface eventually becomes the dielectric/substrate interface after ELO growth. Studies have shown that increased interfacial roughness increased the interface state and fixed charge densities, in addition to lowering the effective mobility of the carriers. These studies also demonstrated that changes in interfacial microroughness could be detected and evaluated by monitoring the change in the dielectric breakdown field distribution.[13,14] The effect of the nitridation process parameters on the durability of the NPOX dielectric surface was therefore included in the overall dielectric evaluation.

Tables 4.7 and 4.8 highlight the NPOX durability results after a 40 min. ELO growth using the Gemini-I epitaxial reactor at Purdue (ELO-2). The NPOX dielectrics were nitridated at 1100 °C for 10 minutes and all four groups were run at the same time to eliminate any influence of run to run variation. As predicted, the nitridation of polyoxide significantly improved the dielectric durability of the dielectric. Figure 4.10 shows the

Table 4.7. Electrical breakdown results observed after 40 min. of ELO-2 growth ambient stressing.

Group	\overline{E}_{BR} (MV/cm)	σ_{BR} (MV/cm)	D (cm ⁻²)	Yield (%)
IA. Polyoxide Control	9.68	.08	~0	100
IIA. Polyoxide Stress	-0-	n/a		0.0
IIIA. NPOX Control	10.05	.21	-0	100
A NPOX S a s s	7.69	2.42	927	84

Table 4.8. Elecmeal tunneling results observed after 40 min. of ELO-2 growth ambient stressing.

Group	\overline{E}_{OT} (MV/cm)	σ_{OT} (MV/cm)	\overline{J}_{OT} (nA/cm ²)	σ_{OT} (nA/cm ²)
IA. Polyoxide Control	5.33	.04	83.3	9.2
IIA. Polyoxide Stress	-0-	n/a	-0-	n/a
IIIA. NPOX Control	5.06	.04		
IV. NPOX Stress	4.42	1.5	122.8	18.6
				30.2

Breakdown Electric Field




Figure 4.10. Distribution of thermal polyoxide and NPOX dielectric breakdown fields before and after 40 minutes of ELO stressing.

distribution of breakdown electric fields of the 25 devices measured. As can be observed, the zero yield measured on the control polyoxide wafer was the result of shorted devices.

A similar study was performed on the AMT epitaxial reactor (@LO-1) to verify that the two reactors, operating at different pressures and temperatures, would produce comparable results. Tables 4.9 and 4.10 illustrate the effects each reactor had on the dielectric breakdown field distributions of 1100 °C, 10 min. NPOX dielectrics. The comparison highlighted a key difference. The AMT reactor was apparently more destructive to the NPOX dielectric than the Gemini. This was evident by the lower average breakdown field in conjunction with the significant increase in the current density at the onset of tunneling. Figure 4.11 illustrates the effect of the different processes on the distribution of breakdown fields. Although more stressful than the Gemini reactor, ELO ambient stressing using the AMT system was still felt to be a good test of the durability of NPOX and NOX dielectrics.

Figure 4.12 illustrates a typical J-E trace comparing the change in electric field characteristics in the 1100°C, 10 min. NPOX dielectric before and after stressing. It was noted that the decrease in the dielectric breakdown field appeared to be the result of a lowering in the onset of tunneling electric field. CV analysis of the stressed and control dielectrics showed no shift in the CV curves resulting from the ELO stressing. Therefore, the lowering of the electric field characteristics was not attributable to ELO stress induced oxide charge formation. Based on visual examination techniques described earlier, it was concluded that the observed decrease in electric field characteristics was due to dielectric thinning in conjunction with an overall roughening of the surface region.

To evaluate the extent of ELO stress induced dielectric degradation, the effects of applied electric field polarity on the dielectric current density were compared between NPOX control and ELO stressed devices, group IIIA and IVA respectively. Figures 4.13 and 4.14 show the characteristic E-J curves of two separate NOX control capacitor structures biased up through the onset of tunneling and into catastrophic breakdown, the first with a negative electric field and the second with a positive field. As noted earlier, a positive electric field evaluates the quality of the NPOX/polysilicon interface, while a negative electric field evaluates the metal/NOX interface. The similarity in the current densities prior to onset of tunneling is believed to be an indicator of the bulk dielectric, independent of the injecting interface. The difference in the injecting interface is evident in the difference in the onset of tunneling electric fields. For the NOX control devices, the

Table 4.9. Electrical breakdown results comparing ELO-1 process to ELO-2.

Group	\overline{E}_{BR} (MV/cm)	σ_{BR} (MV/cm)	D (cm ⁻²)	Yield (%)
IIIA. NPOX Control	10.05	.21	~0	100
IVA. ELO-1 Stress	6.08	1.24	4016	47
IVA. ELO-2 Stress	7.69	2.42	927	84

Table 4.10. Electrical tunneling results comparing ELO-1 process to ELO-2.

Group	\overline{E}_{OT} (MV/cm)	σ_{OT} (MV/cm)	\overline{J}_{OT} (nA/cm ²)	σ_{OT} (nA/cm ²)
IIIA. NPOX Control	5.06	.04	112.8	18.6
IVA. ELO-1 Stress	3.66	.11	207.2	60
IVA. ELO-2 Stress	4.42	1.5	121.1	30.2

Electric Field Distribution




Fig. 4.11. Distribution of NPOX dielectric breakdown fields after 40 min. ELO ambient stressing in the AMT (ELO-1) and Gemini (ELO-2) systems.




Fig. 4.12 Change in electric field characteristics in an 1100°C, 10 min. NPOX dielectric before and after stressing.




Fig. 4.13 Current density versus electric field for 1100 °C, 10 min. NPOX control. (positive sweep)




Fig. 4.14 Current density versus electric field for 1100 °C, 10 min. NPOX control. (negative sweep)

polyoxide/polysilicon interface contain the largest surface **asperity**. As a result, the onset of **tunneling** electric field is lower for the positive electric field bias, Figure: 4.13, compared to the negative bias, Figure 4.14.

Figures 4.15 and 4.16 are similar curves to 4.13 and 4.14, respectively. These curves however represent NPOX dielectrics after 40 min. of ELO stress. Comparison of these figures with those of the control NPOX revealed that the low field current densities were comparable indicating that ELO stress does not significantly alter the bulk dielectric properties. Comparison of the onset of tunneling electric fields showed that ELO stressing reduces the magnitude of these field values compared to the control group. This was believed to be an indication of partial pinhole formation, which resulted in a reduction in the effective dielectric thickness and in turn, increased the effective electric field. This resulted in a negative shift of the **J-E** curve, as observed. Finally, comparison between the negative and positive bias curves reveal that the onset of tunneling electric field values had reversed. The metal/NPOX interface now exhibited the lower tunneling field, indicating that the surface was now rougher than the polyoxide/polysilicon interface.

This observed increase in surface roughness in NPOX dielectrics presented a second challenge which needed to be addressed. As noted earlier, in **advanced 3-D MOS structures**, the surface smoothness is critical for good carrier mobility and low interface and fixed charge densities. Aware of the impact on the overall **thermal budget** of the **nitridation** process, **1100 °C**, 60 and 120 min. NOX and NPOX dielectrics were **fabricated**. At these **nitridation** times, the dielectric nitrogen concentrations were at their **saturation** level, 15-20 **at%**. The dielectric densification, which was believed to occur during **long nitridation** times and post nitridation anneals, was also believed to be maximized. In addition, it was hypothesized the silicon nitride surface barrier, believed to be formed **during rapid thermal nitridation** but was not apparent in furnace nitridation, would form **during** these longer **nitridation** times.

Table 4.11 and 4.12 demonstrate the effect of 40 min. **ELO ambient** stressing of the **1100°C, 60 min. NPOX dielectrics**. Immediately apparent was the increase in both the onset of tunneling and dielectric breakdown electric field values, **comparable** to the unstressed **1100°C, 10 min. NPOX control**. In addition, the average **current** density in the **dielectric** was reduced. These increases in E values were attributed to a **dramatic** reduction in **the** rate of pinhole formation resulting in an effective dielectric thickness comparable to




Fig. 4.15 Current density versus electric field for **1100 °C, 10 min. NPOX control** after 40 min. **ELO stress**. (positive sweep)




Fig. 4.16 Current density versus electric field for 1100 °C, 10 min. NPOX control after 40 min. ELO stress. (positive sweep)

the starting material. All pinhole formation was not eliminated as indicated by the 88% yield. Figure 4.17 illustrates that the distribution of breakdown electric field was very similar to the 10 min. NPOX suggesting that there exists a fixed level as classification of defectsites within the polyoxide which is unaffected by nitridation.

Examination of Figures 4.15 and 4.19 illustrate the significant impact that heavy nitridation has on the reduction in surface degradation. The onset of tunneling electric fields for positive and negative sweeps are back to the prestress position. This indicated that the 40 minutes of ELO growth ambient stresses did not significantly degrade the original smoothness of the interface. This observation is supported by the fact that the average onset of tunneling electric field, shown in Table 4.12, is nearly equal to the prestress level. This demonstrated that the effective dielectric thickness had not decreased.

Examination of the 1100 °C, 120 min. NOX dielectrics showed no further improvement in the ELO stress durability of the dielectric, compared to the 1100 °C, 60 min. material. However, an improvement was noted in the fixed oxide charge in the NOX dielectric. Table 4.13 highlights the effects of nitridation time at 1100 °C on the fixed oxide charges, threshold voltage and the flatband voltage. It is important to note that the fixed

Table 4.11. Electrical breakdown results comparing 10 min. and 60 min. 1100°C NPOX dielectrics after 40 min. ELO stress.

Group	\overline{E}_{BR} (MV/cm)	σ_{BR} (MV/cm)	D (cm ⁻²)	Yield (%)
III.A. NPOX Control	10.05	.21	-0	100
IV.A. 10 min. NPOX	7.69	2.42	927	84
IV.A. 60 min. NPOX	7.69	1.95	680	88

Table 4.12. Electrical tunneling results comparing 10 min. and 60 min. 1100°C NPOX dielectrics after 40 min. ELO stress.

Group	\overline{E}_{OT} (MV/cm)	σ_{OT} (MV/cm)	(nA/cm ²)	σ_{OT} (nA/cm ²)
III.A. NPOX Control	5.06	.04	112.8	18.6
IV.A. 10 min. NPOX	4.42	1.5	121.1	30.2
IV.A. 60 min. NPOX	4.81	1.3	91.2	24.3

Breakdown Field Distribution




Fig. 4.17 Distribution of 10 min. and 60 min. NPOX dielectric breakdown fields after 40 min. of ELO ambient stress.

oxide charges are comparable to those of the control oxide. This phenomenon has been reported prior studies.[15] Examination of the change in threshold voltage compared to the change in flatband voltage indicated that the two CV curves were relatively parallel. High interface state densities have been shown to cause "smearing" of the CV curve through the depletion transition.[16] Therefore, the heavily nitrided silicon dioxide structure did not show excess interface state formation. However, an irregularity in the depletion region transition of the quasi static CV curve did suggest the presence of deep level "slow" trapping states.

It is important to note that preliminary studies evaluating the effect of changes in the ELO growth ambient suggest that the heavier the nitridation levels exhibit greater degradation sensitivity to the HCL:DCS ratio. For 1100 °C NOX and NPOX wafers nitrided for less than 30 min., the best yield results at 40 and 50 Torr were obtained using a ration of 3.5 or greater. However, exposure of two wafers, nitrided at 1100 °C for 120 min., to different HCL:DCS ratios in the AMT reactor produced significantly different results. Exposure of one wafer to a ratio of 5.25 for 40 min. of ELO growth ambient stressing produced 100% shorted test structures. Exposure of the second wafer to a ratio of 3 for 40 min. of ELO stress resulted in test structure yields of 64%. These tests were based on a sample of 25 randomly selected test structures for each wafer.

Table 4.13 CV measurement results for NOX dielectrics nitrided at 1100 °C

Nitridation Time (min.)	Fixed Charge Density (#states/cm ²)	Threshold Voltage (V)	Flatband Voltage (V)
0	-7.7•10 ⁹	-.226	-.882
10	3.0•10 ¹¹	-.549	-1.19
15	2.3•10 ¹¹	-.476	-1.12
120	3.2•10 ¹⁰	-.283	-.920

The problem was **first** observed during attempts to improve **the** selectivity of the ELO-2 process on the Gemini reactor. At 40 Torr and **HCL:DCS** ratio of **3**, increased **levels** of nitridation were observed to cause excessive sporadic surface nucleation to **form**. The density of nucleation appeared to be related to the excess surface nitrogen concentration. Reoxidation techniques, describe in chapter 3, were **attempted** to reduce the nucleation. However, the resulting loss of bulk **nitrogen** concentration **was** attributed to the decrease in durability to **ELO stress** compared to the non reoxidized **wafers** examined in the **AMT** reactor. Increased HCL levels were evaluated and observed to solve the sporadic nucleation problem, improving the selectivity of the epitaxy growth to that of the control oxides. It is important to note that at 50 Torr, the AMT reactor experienced no **epitaxy growth** selectivity problems down to an **HCL:DCS** ratio of 2.




Fig. 4.18 Current density versus electric field for 1100 °C, 60 min. NPOX control after 40 min. ELO stress. (positive sweep)




Fig. 4.19 Current density versus electric field for 1100 °C, 60 min. NPOX control after 40 min. ELO stress. (negative sweep)

4.4 References

- [1] Rashid Bashir, PhD Thesis, School of Electrical Engineering, Purdue University, December 1992
- [2] R. Koba and R.E. Tressler, "Thermal nitridation of SiO₂ thin films on Si at 1150 °C," *J. Electrochem. Soc.*, vol. 135, no. 1, pp. 6996-7002, January 1988.
- [3] F. Habraken, A. Kulper, Y. Tarnminga and J. Theeten, "Thermal nitridation of silicon dioxide films," *J. Appl. Phys.*, 53 (10), pp. 2765-2772, October 1992..
- [4] R.P. Zingg, J.A. Friedrich, G.W. Neudeck and B. Hofflinger, "Three-dimensional stacked MOS transistors by localized silicon epitaxial overgrowth," *IEEE Trans. Electron Devices*, vol. 17, no. 6, pp. 1452-1461, June 1990.
- [5] Rashid Bashir, PhD Thesis, School of Electrical Engineering, Purdue University, December 1992****
- [6] M.M. Moslehi, K.C. Saraswat and S.C. Shatas, "Rapid thermal nitridation of SiO₂ for nitroxide thin dielectrics," *Appl. Phys. Lett.*, 47, 10, pp. 1113-1115, November 1995.
- [7] B.Y.Liu, Y.C. Cheng and Z.H. Liu, "The influence of processes on composition of thermally nimbred SiO₂ film," *J. Electrochem. Soc.*, vol. 135, no. 1.2, pp. 3081-3086, December 1988.
- [8] T. Hori, H. Iwasaki, Y. Naito and H. Esaki, "Electrical and physical characteristics of thin nitrided oxides prepared by rapid thermal nitridation," *IEEE Trans. Electron Devices*, vol. 34, no. 11, pp. 2238-2245, November 1987.
- [9] C. Chen, F. Tseng, C. Chang and M. Lee, "Study of electrical characteristics on thermally nimbred SiO₂ (nitroxide) films," *J. Electrochem. Soc.*, vol. 131, no. 4, pp. 875-877, April 1984.
- [10] Silicon Processing for the VLSI Era Volume I: Process *Technology*, edited by S. Wolf and R.N. Tauber, Lattice Press, 1986.
- [11] T. Ito, T. Nozaki and H. Ishikawa, "Direct thermal nitridation of silicon dioxide films in anhydrous ammonia gas," *J. Electrochem. Soc.*, vol. 127, no. 9, pp. 2053-2057, September 1980.
- [12] J.A. Friedrich and G.W. Neudeck, "Oxide degradation during selective epitaxial growth of silicon," *J. Appl. Phys.*, 64 (7), pp. 3538-3541, October 1988.
- [13] T. Ohmi, M. Miyashita, M. Itano, T. Imaoka and I. Kawanabe, "Dependence of thin-oxide films quality on surface microroughness," *IEEE Trans. Electron Devices*, vol. 39, no. 3, pp. 537-545, March 1992.
- [14] P.O Hahn and M. Henzier, "The Si-SiO₂ interface: correlation of atomic structure and electrical properties," *J. Vac. Sci. Technol. A*, vol. 2, no. 2, pp. 574-582, Apr.-June 1984.

CHAPTER 5: CONCLUSIONS

5.1 Summary

During the development of this project, conventional furnace and rapid thermal processing techniques were utilized to develop an ammonia nitridation process for 250Å thermal polyoxide and silicon dioxide dielectric materials. Using Electron Spectroscopy for Chemical Analysis (ESCA) the characteristics of nitrogen incorporation into thermal polyoxide and silicon dioxide films were examined. The similarities and differences between each process technique were evaluated and characterized as to their potential effect on the resulting electrical properties and ELO growth ambient durability of the nitride thermal polyoxide and silicon dioxide dielectrics. In addition, the similarities and differences between the nitridation characteristic of thermal polyoxide versus thermal silicon dioxide were identified and characterized.

Using conventional process monitoring equipment, such as a Surface Charge Analyzer (SCA) and an ellipsometer, the nitridation process variables such as time, temperature and post nitridation nitrogen anneal were characterized according to their effect on interface state densities, fixed oxide charge and change in dielectric constant. Good correlation between the nitrated thermal silicon dioxides and published results were obtained.

Using a radiantly heated barrel epitaxial reactor and an RF heated pancake epitaxial reactor, extensive characterization of the effects of ammonia nitridation on the reduction of epitaxial growth ambient induced pinhole formation was conducted. Utilizing two different style reactor with different gas flow rates, pressures and temperatures, effects changes in process parameters on the durability of the NOX and NPOX dielectrics were better understood. In particular differences in HCL:DCS ratios in conjunction with system pressure were found to dramatically effect the selectivity of the epitaxial growth

characteristics on NOX and NPOX films. In addition, initial indications are that high HCL concentrations attack the nitrided dielectrics at a rate proportional to the atomic concentration of nitrogen in the film.

Using conventional MOS capacitor structures to evaluate the NOX dielectrics and metal/polyoxide/polysilicon-substrate parallel plate capacitor structures to evaluate the NPOX dielectrics, the effects of nitridation process parameters on the dielectric constant of the film were characterized. Again, good correlation with published results was obtained for the NOX dielectrics.

Using an HP4145B, the effects of epitaxial growth ambient stress degradation of the NOX and NPOX dielectrics were evaluated by examining the electric field versus current density characteristics. It was observed that bulk nitrogen levels of 8 at% or greater were required to reduce the rate of pinhole formation under ELO stress. Capacitor yields on the order of 80% or higher were achieved at this level of nitridation. However, characterization techniques using positive and negative electric field biasing demonstrated that the NPOX dielectric surface was being etched and pitted. This was a concern since the polyoxide surface eventually becomes the dielectric/substrate surface in advanced 3-D MOS applications. This micro roughening of the surface has been shown to degrade carrier mobility, in addition to increasing surface state and fixed charge densities.

To address the surface degradation problem, 1100 °C furnace nitridation experiments for 60 to 120 minutes were processed. With these process parameters, the bulk nitrogen concentration was observed using ESCA, to be near the saturation level for both NOX and NPOX films. These high concentrations were demonstrated to reduce the surface pitting effects of long exposures to the ELO growth ambient. However, it was also demonstrated that these high levels of nitridation significantly reduced the range of usable ratios of HCL:DCS, thus narrowing the ELO process window.

5.2 Conclusions

Based on this research study the following key observations were made:

1. Ammonia furnace nitridation of thermal silicon dioxide and thermal polyoxide significantly improved the dielectric durability to ELO growth ambient induced pinhole formation. The key component effecting the dielectric durability was the bulk nitrogen concentration. This concentration effects the rate and frequency of pinhole formation.

2. For processes with low **thermal** budget requirements nitridation at 1100 °C for 10 min. followed by a 30 min. N₂ anneal is recommended. Of the nitridation **processes** examined, **this** process produced the best level of fixed oxide charges of $1.2 \cdot 10^{11} \text{ q/cm}^2$ and interface **state** densities of $1.2 \cdot 10^{11} \text{ eV}^{-1} \cdot \text{cm}^{-2}$ along with a test structure yield of 84% after 40 min. of **ELO** growth ambient stress.
3. For process which allow a higher thermal budget, furnace nitridation at 1100 °C for 60-120 minutes followed by a 30 minute anneal is **preferred**. At 60 minutes the **ELO** stress durability appeared to have peaked. A capacitor test structure yield of 88% was observed to be the maximum attained between 60 to 120 minutes. However, it was also observed **that** after 60 minutes the magnitude of surface pitting and roughen measured after 40 minutes of **ELO** stressing was significantly reduced. This is critical for being able to form a MOS quality interface between the surface and the **ELO** which **exhibits** good surface mobilities and low charge densities
4. Of the two nitridation processes examined, rapid thermal nitridation appears to exhibit **the** greatest potential for future studies. At bulk nitrogen level of 2-3 at% the pinhole nucleation density was observed to decrease by a factor of 2. This improvement is believed to be the result of the formation of a 20Å silicon nitride layer at the **surface**.

5.3 Future Research

The concept of using ammonia nitridation to harden thermal silicon dioxide and polyoxide dielectric against the degrading effects of an epitaxial **growth** ambient was proven and the electrical results were shown to be comparable to conventional thermal silicon dioxide. However, the following problems still need to be addressed:

1. It still has yet to be determined if the **ELO** growth over the nitrided thermal polyoxide will **form** a MOS quality interface. To finalize this study, a vertical **MOS** transistor needs to be constructed to evaluated the interface. The pinhole defect **density** observed at **this level** would provide a more detailed picture of the yield improvement capable **though nitridation** of thermal polyoxide dielectrics.
2. Currently the thermal budget for the nitridation process is excessive. However, to attain the: high bulk nitrogen level required may be exceed the capabilities of rapid thermal processing. As an alternative, a combination of the two processes could be attempted.

Since the furnace nitridation appears to "fill" the **dielectric** from **interface** to surface, the **bulk could** be furnace nitridated and then rapid **thermal** nitridated to seal the surface.

3. To use NPOX dielectrics in the Gemini reactor, process parameters are going to have to be altered to solve the sporadic surface nucleation problem. The **differences** in the **AMT** and the **Gemini** suggest that increasing the Gemini system process to **50 Torr** may solve the **selectivity** problem.

Another way to attain an oxynitride film is to oxidize **silicon** nitride. Initial evaluation with reoxidized silicon **nitride** films demonstrated that **films** as low as **200 Å** **produced** nearly 90% yield after ELO stress. The yield loss was speculated to be due to the pinhole density inherent in the deposition of thin films. The reoxidation was shown to **convert** the surface to silicon dioxide. As a result, the Gemini process has no selectivity **problems**. In addition, the reoxidation was shown to lower the high **fixed** charge level of the deposited film.

Possible nitrided thermal **polyoxide/reoxidized** silicon nitride **stack** structures would be effective. The nitrided oxide should reduce the charge trapping characteristics of conventional **oxide/nitride** stacks. In addition, the reoxidation would **achieve** two goals. First, the dielectric selectivity would be the same as silicon dioxide. In addition, the **interface** formation with the growing ELO surface should be the same as silicon dioxide. Secondly, the small fixed charge level in the thin silicon **nitride** film would be reduced by **reoxidation** and possibly anneal out some of the deposited pinhole defects.

APPENDIX



Appendix A
Nimded Polyoxide Capacitor Process Flow

Process Flow
Nimded Polyoxide Dielectric Characterization

Lot: # _____ Wafer # _____ Starting Date _____

Starting Material: N⁺ <100> .008 -.02 Ω/cm As doped

1. A-Clean

	<u>Ratio</u>	<u>Time</u>
H ₂ SO ₄ :H ₂ O ₂		5 min
H ₂ O:HCL		5 min
HCL:H ₂ O ₂		10 min

2. NativeOxide Smp

	<u>Ratio</u>	<u>Time</u>
H ₂ O:HF	50:1	30 sec

3. DI Rinse/ N₂ Spin Dry

4. 3500Å Amorphous Silicon Deposition

5. A-Clean

6. High Current Implant (Prog. "Spruce": 4E15, 40 KeV, Phos.)
Results in 30 Ω/sq polysilicon after oxidation/anneal

7. Sulfuric Dip: (removes residue left on back side of wafer from ion implanter)

8. A-Clean

9. Poly Oxidation (Op G192 - I2 3 min-150Å, 6 min-250Å, 8 min-300Å, 16 min-500Å)

1000°C oxidation for smooth oxide. Low O₂ flow during thermal ramp to "freeze" top silicon layer. Produces smoother interfacial layer during amorphous to poly transition.

Polyoxide Control Wafers Group IA- go to step 10

9a. Ammonia Nimdation (Op E315 - A1 800°C N₂ push, ramp to 1100°C under N₂ ambient, ammonia nimdate using 5 SLPM flow rate, change to N₂ ambient for 30 min. PNA, ramp to 800°C and pull)

NPOX Control Wafers Group IIIA- go to step 10

9b. ELO Growth Ambient Stress

NPOX ELO Stress Wafers Group IVA- go to step 10

10. A-Clean

11. Metal 1 (10.0KÅ No Q-etch)

12. Measure metal thickness: _____

13. **Spin/Bake** positive resist

14. Cap Mask (150 μm x 150 μm)

15. **Develop/Bake**

16. Inspect

17. 120°C Bake

18. Wet Metal Etch (45°C R-72 Agitate)
NO plasma metal etch. Removes all polyoxide and polysilicon and pomon of substrate. Note: Actual capacitor gate area now 137 μm x 137 μm: 1.88E-4 cm²

19. Residue Etch

20. Plasma Strip 60 min

21. Nimc Dip 1 min

22. Inspect

23. Bright light inspection

24. Metal Anneal (400°C Op G652 - P3)

