# **CMRR** Boosted Instrumentation Amplifier for Biomedical Application

Ms. Amruta Bijwar

Research Scholar, Department of Instrumentation Engineering Amravati amrutabijwar@gmail.com

Article History	Abstract
Article Submission	This research paper discusses about a design of an amplifier for its use in an Analog
27 September 2013	Front End for Biomedical signal acquisition. The design of an AFE is also specific to
Revised Submission	the signal of interest. This paper deals with the design of an Analog Front End using
27 October 2013	180nm process. An amplifier is a key component of an AFE. For instrumentation
Article Accepted	amplifier to satisfy theoretical results the OPAMP used must be close to ideal. The
25 November 2013	simulations are performed using TANNER EDA tool.
Article Published	<b>Keywords:</b> AFE, Voltage Transfer Characteristics, 180nm process, folded cascade
31 December 2013	OPAMP, Instrumentation Amplifier

### I. Introduction

The Analog Front End is the most important part of a Signal Processing System. For a signal to be processed in any form say digital or analog, first it needs to be acquired properly in desired form. An Analog Front End makes way for this. The design of an AFE depends on the nature of signal of interest. Based on the nature the type of amplifier and filter that needs to be employed can be decided. The design also depends on various factors like controllability that needs to be offered, power, etc. By controllability, it means that the system can be programmable or specific to a particular biomedical signal say ECG, EEG or EMG.

As Shown in figure.1, an AFE basically consists of a pre amplifier, filter and a post amplifier. This is a conventional way of designing an AFE. Many contemporary methods are also available, few of which will be discussed in the forthcoming chapters. The objective of this system is to boost the signal at desired frequency and extracting it for further processing. The nature of the signal must remain the same at the same time the system must be able to sense even a signal with very small amplitude and also the selectivity of the filters must be good. There are many factors that need to be considered before getting into the design.




Fig. 1: Conventional Analog Front End

## II. Proposed Design of Folded Cascoded OPAMP

The schematic of the folded cascode OPAMP designed is as shown in Figure 2. The load is comprised of a series of current mirrors that provides high output impedance. PMOS transistors are used at the input to avoid flicker noise. The folded cascode structure is usually implemented in a single stage. As in case of a basic two stage OPAMP there is no capacitance that is explicitly included to have a control over the frequency response. It is the parasitic junction capacitance that influences the response.

International Journal of New Practices in Management and Engineering Volume 02 Issue 04 (2013)




Fig. 2: Proposed folded cascoded op-amp design

The main advantage of this architecture is that the output swing is increased. The schematic representation of the folded cascade operational amplifier is shown in figure 3.

18	45	æ	-	33	44	35	<u>45</u>	36		33	57	60	ġ?	<b>9</b> 7	÷	ΰį	49	絵	<b>4</b> 6	22	455	Pur .	(†	Ę.	43	ē.	23	2	82	5	52	-13	53	492	00393	87.633	4
38		3£	3	30	8	32	3	30		10	35	33	83	(8	82	£ŝ.	i3	(8	- 92	136	噿-	-	S	Đ,	$\mathbf{N}$	E.	65	F.	18	13	13	63	02	0169	0.003	1693	9
355	35	$\langle g \rangle$	57	$\underline{a} \geq$	5	${\mathcal L}_{\mathcal L}^{2}$	5	32	7.5	$\mathcal{L}_{2}^{i}$	$\Xi$	<b>\$%</b>	23	<i>t</i> 0	23	$\{ f \}$	€,	5.	$\mathcal{K}_{i}$	.57	숙	9:3°	°e:	E.	£8	53	12	5	52	13	<b>5</b> 8	÷.	57	1533	19633	ness	3
2	8	8	ŝ.	Ţ.	ĵ.	흃	10	10	3))	32	1		5	12	2	$\underline{V}$	61	Yđ	c=l	.8 \ V0	ľ	•	23	•	80	•	20	5	90	•	95	19	3	162	19		1
- 49	345	28	35	45	33	$\frac{1}{10}$	3	43	33	$\mathbf{i}_{2}$	4		22	122	42	$\hat{U}_{i}^{i}$	12	12	12	$\mathbf{w}^2$		1	$\overline{0}$	13	12	13	63	87	83	13	63	a,	23	1893	1.12.23	1245.02	8
36	33	$\mathfrak{R}$	÷.	÷	8	÷	9a.	÷	30	0	2		8	38	33	(8	$\hat{t}$	3.5	E	(8)	Ξ.	10	38	F.	$\hat{s}(\hat{s})$	0	180	÷:	SP.	_		-6			-0.9189	133	÷
- 20	-	æ	82	$\mathcal{X}_{i}^{i}$	37	$\mathcal{X}_{\mathcal{C}}^{i}$	bij				-	-6-	_	_		ΠÈ.	85	ъŝ	E	33	XI.	•	<u>81</u>	1	85	н. с.	- 33	M Liau BØ. W=I	100	83	:22	is:	- 52	1939	10000	9,935	2
	22	$\mathcal{L}^{(1)}$	25	t:	1.1	10	· E	<b>1</b> 1/2	Gen.	1.1	13	58	25	10	МЗ	ф.	15	1.3	vdo-	$b_{ij}$	43		15	•	55	15	Ме	-M Lisu	ωĽ	2	232	2	192	5	 த	N TO S	e.
12	12	6	<u>A</u> ,	42		4		P_1	nlaw Ràta	'n	- 29	43	-1	AB9	E HU	2	11	2	-(+	З	-		47	53	46	10	ιþi	80.			-	He	)—0	HH		r din	•
33	5	10	X	36		했	12		路44 544	9.Ør	٦.	10	w=	540	0. 9. Sr		ĴĮ,	ins.	16	$\chi_{\odot}$		prid	23	2	8		153	"Nf	ΞĘ		V655		:53	1.500	_NF:1	9 at 82	÷
95 95	3	×C	р,	ai-s	5m	16	- 5	N	1.00		22	13	82	165	NE:1	廓	£	48	÷	385	4		<u>0</u> 5	•5	÷	•	<b>6</b> 25	-	1.00		105	÷	100	9239	1333	.⊕R	Ŧ
<u>.</u> (9)	20	E.	, f	req	-50	2.0	1	<u>8</u> 8	*	<u>16</u>	32	$\tilde{M}$	10	89	10	П	35	10	15	86	36	12	36	:2	<b>3</b> 0	:5	152	141	2國	100	63	22	167	0000	₩M10	1.263	1
	1997. 1997.	Ċ		dc=	-77	Зm	虚	<b>新江</b> 七	1222		10%6	靓		蕺	颉		加強	蓋		讔	詞	100		1000	10 20 20		្រំ			È		-	Ļ	ЦĖ		run 🕐	10.14
33	95	13		$\overline{3}$	40	-72	<u>ع</u> :	33	2	$\overline{\mathbf{x}}$	QЗ.	$\widetilde{W}$	ŝ	73	$\widetilde{\mathbf{z}}$		12	$\widetilde{W}$	32	諁	${\bf g}_{2}$	2	73	R	$\mathbf{R}$	13	15	₩~¶ ∵NE	ំដ្	<u>e</u> ;	10	1	100	민득	一项里 1 【Nf:1	ye es	a l
36	<u>84</u>	<u>Ж</u>	gr	2	-	- 63	<u>8</u> 3	$\overline{\mathcal{D}}$	33	23	85	38	÷	30	80		39	36	82	38	32	10	83	12	200	÷3	153				83	3	-			1.00	
- 35	æ	1	2	Ξŝ.	2	32	æ	15	-83	33	33	39.	3	${\mathfrak T}_{\mathbb C}^1$	$\mathfrak{s}$		53	10	38	30	$\mathcal{X}$	•	36	1	3%	1	£0;	1	ंष	-	-		866	639	9539	5533	9
10	1226	1000	2550°		1022	100	366		199	20202	2553	122	523	222	55	l.	2022	53		1000		100		2005	100	2002	2003 1201	22/27	100		γò	μĹ	2023		130		2000
53	33	93	24	4g	35	35	10	45	32	35	34	22	4	32	33		32	83	$\Sigma^{2}_{i}$	123	32	53	35	s	${\mathfrak L}^{\mathbb Z}_{2}$	13	135	33	134	18	123	ŝ,	188	15.92	۹	1252	3
955	83	<u>65</u>	83	$\mathbf{\hat{z}}$	45	22	83	33	85	*	35	39	82	82	38		38	83	38	85	48	-23	58	÷	32	2	- 55	141	Z	5-2	145		85		W15		4
		**	$\hat{\sigma}^{i}$	33		33	÷.	33	25	33	-	83	38	8	$\gtrsim$		15	52	32	33	- 55	-2	3		ι÷.		$-5^{10}$	4Dur	ave 1.	1.5	8	1	1	ЧF		ie Ation	÷
303		302		-		33.	000	1944	1000	1999	0.5	32	888	100	88		200	1979		100	100	100	33	N.C.	-2005 -2005 	1100	100			2		1000	10.25	76	No.1	u i	-
ΞŔ	25	33	35	45	23	30	æ	30	125	10	<b>1</b>	22	25	83	3		35	32	:6	32	12	s	22	-	33	5	25	-	5.02	43	233	39	125	383	Tesa	10438	a
膨	83	34	-	33	23	52	25	12	27	22	35	20	80	24	35		ŝŝ	35	322	53	32	-2	36	-2	58	-3	-36	-3	4	-3	2.6	-	42	-		143	
25	(† 3	æ		39	$\dot{\mathbf{r}}$	972 1	<b>3</b> 1	12	33	32	÷	±3.	ŝ	88. 201	122	100	8	ţų.	132	ŧ9	135	•2	33	12	83	1	<u>9</u> 2		- 22	1	52	120	25	1233		5:23	-
100	122	33	5200	32	Ř	:0	33	-22	52	10	52	592	-	12	12	37	:0	17	:6	SE:	:67	-24	:6	-3	375	-	-	-	3	124	-	-	32	1031	1000	0.378	
122	8	22	8	<u>}:</u>	82	45	53	43	25	365	820	-65	~	65	29	15	12-	15	10	- <u>1</u> 22-	-45		45	•	45	2	34	20	-25	2.5	101	-	-91	2002	2. 12 Ma	0.58%	a.
63	325	28	ч,	23	æ	33	<u> 1</u>	40	25	÷0	-	255	20	22	23	¥3	18	2	22	53	:52	-51	30	23	13	£3	18- 19-	141 58-	ទាស		200	-	-22	4932	山 (13-1) (13-1)	- 1993 A	ā.
9 <u>9</u>	83	32	21	<u>.</u>	8	33	83	\$2	83	33	88	50	88	89	80	93	82	35	10	<u>99</u>	35	-	-93	•23	<del>3</del> 2	-2	-5	98.		2	-	i de			- P	tot:9n	ą.
39		ф.,	33	33	1	50		3.5	7	35	2	$S_{\ell}$	2	13	24	15	£3.	<u>88</u>	85). 193	£5	£3.		£7.	2	87			w≓1 N∩	Ξſ	5	10	233	1933 1935	1		11 (2018)	
	0.00	30024	900		100	100		1000	1990	1000	985	1995	10.00		8	1	100	務会	100		100	17.W.		1916	100	100	122	152				憲	100 M	12			
33	11	<u>19</u>	25	20	2	35	÷.	10	23	5	25	29	-	25	35	25	Ξĝ.	12	100	ά¢.	:0	28	22	5	33) - 33	÷.	\$3	ŝ	900 100	20	100	୍ମି	pa	d d	15.2	1223	à
30	1	$\widetilde{d}$	÷	<b>(</b> 8	÷.	33	÷.	33	80	13	÷.	Ð	83		85	<u>7</u> 2	<b>1</b> 00	75	32	85	λŝ	e	Ĵ٤,	ē.	i.	÷.	8	8	ġ.	5	83	X	7	<u>1990</u>	193303	: <b>H</b> S3	9

Fig. 3. Schemetic of the Folded Cascode OPAMP

The sizes of the transistors play a vital role in this design. Various things like bias voltages, VTC of the amplifier, etc. depend directly or indirectly on the size of these transistors.

Table Column Head							
Transistor	Length	Width					
M2,M3	180nm	540nm					
M5,M7,M10,M11	540nm	1um					
M13,M18,M12,M17	540nm	1um					

### **Table I. Transistor Sizing parameters**

The AC Response of the designed Folded Cascode OPAMP is shown in Fig. 4. As it can be seen the gain of the OPAMP is 53.34dB.




Fig. 4. AC Response of the Folded Cascode OPAMP

#### III. Implementation of Proposed Design of Folded Cascoded OPAMP in Instrumentation Amplifier

The low Ri hindrance of the instrumentation amplifier can be sorted out by using buffers made up of voltage followers in the input terminals. A voltage follower is connected in the input terminals of the differential amplifier.

The output is given by,

### $V_0 = (R_4/R_3)(1+R_2/R_1)$

It can be seen that if the open loop gain of the OPAMP is high then the gain of the Instrumentation amplifier depends only on the passive components i.e. the resistors. The structure of the instrumentation amplifier is shown in figure 5.




Fig. 5. Instrumentation Amplifier

The Figure 6 shows instrumentation amplifier that utilizes the Two Stage OPAMP previously designed. As mentioned earlier the input impedance of this amplifier is quite high compared to a single OPAMP. If the open gain of the OPAMP is made high then the Instrumentation Amplifier will have a response close to predicted. The OPAMPS in the first stage are use in non-inverting configuration while the one that is used in second stage is a difference amplifier.

In practical the resistors will be replaced by transistors and will be forced to operate in a specific region so that the resistance offered will remain the same throughout the range of the input.

One of the main disadvantages of this architecture is it is hard to maintain the resistances used for a wide range of output even if the resistors are replaced with transistors.




Fig. 6. Simulation of Instrumentation Amplifier with folded cascade op-amp

The main parameters of an OPAMP i.e. the common mode gain and differential mode gain are shown in this section. It can be seen that the same is around -26 dB for a wide range of frequency. The differential mode gain should be as high as possible so that the OPAMP is close to an ideal one The common mode gain and differential mode gain analysis is shown in figure 7 and 8 respectively.




Fig. 6. Common Mode Gain of Instrumentation Amplifier with folded cascade op-amp

The differential mode gain of the OPAMP designed is 59 dB for a wide range of frequencies (till 1Mhz). Thus making it suitable for bio medical applications. From these two results the CMRR of the OPAMP can be found to be 79dB.




Fig. 7. Differential Mode Gain of Instrumentation Amplifier with folded cascade op-amp

The designed OPAMP has a high CMRR that makes it suitable for bio medical applications. As the gain and CMRR are high the gain of instrumentation amplifier designed from this OPAMP will be free from internal parameters and depend only on passive elements like resistors and capacitors. The simulation analysis of the proposed instrumentation amplifier is shown in figure 8.




Fig. 8. CMRR of Instrumentation Amplifier with folded cascade op-amp

ISSN: 2250-0839 © IJNPME 2013

# **IV. Conclusion**

The designed OPAMP has a high CMRR that makes it suitable for bio medical applications. As the gain and CMRR are high the gain of instrumentation amplifier designed from this OPAMP will be free from internal parameters and depend only on passive elements like the resistors and capacitors involved. The simulations are performed using TANNER EDA tool. Future works will be narrowed down toward implementation in Analog Front End.

# References

- [1] Mellita, Wei-Ming Chen, Wen-Chia Yang, Tzung-Yun Tsai, Herming Chiueh, Chung-Yu Wu, "The Design of CMOS General-Purpose Analog Front-End Circuit with Tunable Gain and Bandwidth for Biopotential Signal Recording Systems", 33rd Annual International Conference of the IEEE EMBS Boston, Massachusetts USA, August 30 September 3, 2011.
- [2] C.J. Deepu, X.Y. Xu, X.D. Zou, L.B. Yao, Y. Lian, "An ECG- on-Chip for Wearable Cardiac Monitoring Devices", 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.
- [3] Andrea Abba, Antonio Manenti, Francesco Caponio, and Angelo Geraci, Senior Member, IEEE, "High Performance Analog Front-End for Digital Spectroscopy", IEEE transactions on nuclear science, Vol. 57, No. 4, August 2010.
- [4] Jianbin Pan, Yuanfu Zhao, "Design of a Charge-Pump PLL for LVDS SerDes", Proceedings of international Multiconference of Engineers and Scientists, 2010, Vol II.
- [5] Biman Chattopadhyay, Anant S Kamath, Gopalkrishna Nayak, "A 1.8GHz Digital PLL in 65nm CMOS", 24th Annual Conference on VLSI Design, 2011.
- [6] Limei Xiu, Zheying Li, "Design of a Low-power Programmable Gain Amplifier for Analog Front End Applications", Electric Information and Control Engineering (ICEICE), IEEE, April 15, 2011.
- [7] N. V. Warke, P. P. Vaidya and J. M. Nair, "Exploring a new method for improving dynamic range of instrumentation amplifier for processing low voltage signals," 2013 International Conference on Emerging Trends in Communication, Control, Signal Processing and Computing Applications (C2SPCA), Bangalore, 2013, pp. 1-4.
- [8] Goel and G. Singh, "Novel High Gain Low Noise CMOS Instrumentation Amplifier for Biomedical Applications," 2013 International Conference on Machine Intelligence and Research Advancement, Katra, 2013, pp. 392-396.
- [9] S. Maréchal, O. Nys, F. Krummenacher, M. Chevroulet and M. Kayal, "A continuous-time instrumentation amplifier employing a novel auto-zeroing structure," Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2013, Gdynia, 2013, pp. 157-162.
- [10] F. Del Cesta, A. N. Longhitano, P. Bruschi and R. Simmarano, "A wide input range instrumentation amplifier for impedance spectroscopy applications," Proceedings of the 2013 9th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Villach, 2013, pp. 65-68.
- [11] Prof. Naveen Jain. (2013). FPGA Implementation of Hardware Architecture for H264/AV Codec Standards. International Journal of New Practices in Management and Engineering, 2(01), 01 - 07. Retrieved from http://ijnpme.org/index.php/IJNPME/article/view/11
- [12] Dr. Bhushan Bandre. (2013). Design and Analysis of Low Power Energy Efficient Braun Multiplier. International Journal of New Practices in Management and Engineering, 2(01), 08
  - 16. Retrieved from http://ijnpme.org/index.php/IJNPME/article/view/12