

UvA-DARE (Digital Academic Repository)

Instruction sequence size complexity of parity

Bergstra, J.A.; Middelburg, C.A.

Publication date 2014 Document Version Submitted manuscript

Link to publication

Citation for published version (APA):

Bergstra, J. A., & Middelburg, C. A. (2014). *Instruction sequence size complexity of parity*. arXiv.org. https://arxiv.org/abs/1412.6787v1

General rights

It is not permitted to download or to forward/distribute the text or part of it without the consent of the author(s) and/or copyright holder(s), other than for strictly personal, individual use, unless the work is under an open content license (like Creative Commons).

Disclaimer/Complaints regulations

If you believe that digital publication of certain material infringes any of your rights or (privacy) interests, please let the Library know, stating your reasons. In case of a legitimate complaint, the Library will make the material inaccessible and/or remove it from the website. Please Ask the Library: https://uba.uva.nl/en/contact, or a letter to: Library of the University of Amsterdam, Secretariat, Singel 425, 1012 WP Amsterdam, The Netherlands. You will be contacted as soon as possible.

Instruction Sequence Size Complexity of Parity

J.A. Bergstra and C.A. Middelburg

Informatics Institute, Faculty of Science, University of Amsterdam, Science Park 904, 1098 XH Amsterdam, the Netherlands J.A.Bergstra@uva.nl,C.A.Middelburg@uva.nl

Abstract. Each Boolean function can be computed by a single-pass instruction sequence that contains only instructions to set and get the content of Boolean registers, forward jump instructions, and a termination instruction. Auxiliary Boolean registers are not necessary for this. In the current paper, we show that, in the case of the parity functions, shorter instruction sequences are possible with the use of an auxiliary Boolean register in the presence of instructions to complement the content of auxiliary Boolean registers. This result supports, in a setting where programs are instruction sequences acting on Boolean registers, a basic intuition behind the storage of auxiliary data, namely the intuition that this makes possible a reduction of the size of a program.

Keywords: Boolean function family, instruction sequence size, non-uniform complexity measure, parity function.

1998 ACM Computing Classification: F.1.1, F.1.3.

1 Introduction

In [5], we presented an approach to computational complexity in which algorithmic problems are viewed as families of functions that consist of an n-ary Boolean function for each natural number n and the complexity of such problems is assessed in terms of the length of finite single-pass instruction sequences acting on Boolean registers that compute the members of these families. The instruction sequences concerned contains only instructions to set and get the content of Boolean registers, forward jump instructions, and a termination instruction. Moreover, each Boolean register used serves as either input register, output register or auxiliary register.

Auxiliary Boolean registers are not needed to compute Boolean functions. The question whether shorter instruction sequences are possible with the use of auxiliary Boolean registers was not answered in [5]. In the current paper, we show that, in the case of the parity functions, shorter instruction sequences are possible with the use of an auxiliary Boolean register provided the instruction set is extended with instructions to complement the content of auxiliary Boolean registers. The parity function of arity n is the function from $\{0, 1\}^n$ to $\{0, 1\}$ whose value at b_1, \ldots, b_n is 1 if and only if the number of 1's in b_1, \ldots, b_n is odd.

In theoretical computer science, the complexity of the parity functions has been extensively studied in the setting of Boolean circuits (see e.g. [1,7,8,9,10,11]).

The parity functions have a well-known practical application as well. If we append to a bit string the value of the parity function for this bit string, the appended bit is called the parity bit. After appending the parity bit, the number of times that 1 occurs is always even. A test for this property is called a parity check. Appending parity bits and performing parity checks are used in many techniques to detect errors in transmission of binary data.

Our result concerning the issue whether shorter instruction sequences are possible with the use of auxiliary Boolean registers seems not to hold in the absence of instructions to complement the content of auxiliary Boolean registers. In [5], instruction sequences that contain these instructions were not considered. However, all results from that paper, except one, go through if instruction sequences may contain these instructions as well. The exception is Proposition 1, where the number $(3n + 10k - 2)^k$ has to be replaced by $(3n + 13k - 5)^k$. Note that more instructions for a Boolean register than instructions to set, get, and complement its content are not thinkable.

The work presented in this paper is carried out in the setting of PGA (Pro-Gram Algebra). PGA is an algebraic theory of single-pass instruction sequences that was taken as the basis of an approach to the semantics of programming languages introduced in [2]. As a continuation of the work presented in [2], (a) the notion of an instruction sequence was subjected to systematic and precise analysis, (b) theoretical issues relating to subject areas such as computability, computational complexity, verification, and performance were rigorously investigated thinking in terms of instruction sequences, and (c) practical issues such as efficiency of algorithms expressed by instruction sequences and compactness of instruction sequences were studied (for a comprehensive survey of a large part of this work, see [3]).

This paper is organized as follows. First, we present the preliminaries on instruction sequences and complexity classes based on them that are needed in the rest of the paper (Section 2). Next, we describe how the parity functions can be computed by instruction sequences without the use of auxiliary Boolean registers and with the use of auxiliary Boolean registers (Section 3). Then, we show that the smaller lengths of the instruction sequences in the latter case cannot be obtained without the use of auxiliary Boolean registers (Section 4). Finally, we make some concluding remarks (Section 5).

The preliminaries to the work presented in this paper are almost the same as the preliminaries to the work presented in [4] and earlier papers. For this reason, there is some text overlap with those papers. The preliminaries include a brief summary of PGA. A comprehensive introduction to PGA, including examples, can among other things be found in [3].

2 Preliminaries: Instruction Sequences and Complexity

In this section, we present a brief outline of PGA (ProGram Algebra), the particular fragment and instantiation of it that is used in this paper, and the kind of complexity classes considered in this paper. A mathematically precise treatment for the case without instructions to complement the content of Boolean registers can be found in [5].

The starting-point of PGA is the simple and appealing perception of a sequential program as a single-pass instruction sequence, i.e. a finite or infinite sequence of instructions of which each instruction is executed at most once and can be dropped after it has been executed or jumped over.

It is assumed that a fixed but arbitrary set \mathfrak{A} of *basic instructions* has been given. The intuition is that the execution of a basic instruction may modify a state and produces a reply at its completion. The possible replies are 0 and 1. The actual reply is generally state-dependent. Therefore, successive executions of the same basic instruction may produce different replies. The set \mathfrak{A} is the basis for the set of instructions that may occur in the instruction sequences considered in PGA. The elements of the latter set are called *primitive instructions*. There are five kinds of primitive instructions, which are listed below:

- for each $a \in \mathfrak{A}$, a plain basic instruction a;
- for each $a \in \mathfrak{A}$, a positive test instruction +a;
- for each $a \in \mathfrak{A}$, a negative test instruction -a;
- for each $l \in \mathbb{N}$, a forward jump instruction #l;
- a termination instruction !.

We write \Im for the set of all primitive instructions.

On execution of an instruction sequence, these primitive instructions have the following effects:

- the effect of a positive test instruction +a is that basic instruction a is executed and execution proceeds with the next primitive instruction if 1 is produced and otherwise the next primitive instruction is skipped and execution proceeds with the primitive instruction following the skipped one — if there is no primitive instruction to proceed with, inaction occurs;
- the effect of a negative test instruction -a is the same as the effect of +a, but with the role of the value produced reversed;
- the effect of a plain basic instruction a is the same as the effect of +a, but execution always proceeds as if 1 is produced;
- the effect of a forward jump instruction #l is that execution proceeds with the *l*th next primitive instruction of the instruction sequence concerned if *l* equals 0 or there is no primitive instruction to proceed with, inaction occurs;
- the effect of the termination instruction ! is that execution terminates.

To build terms, PGA has a constant for each primitive instruction and two operators. These operators are: the binary concatenation operator ; and the unary repetition operator ${}^{\omega}$. We use the notation ${}^{n}_{i=k}P_i$, where $k \leq n$ and P_k, \ldots, P_n are PGA terms, for the PGA term $P_k; \ldots; P_n$.

The instruction sequences that concern us in the remainder of this paper are the finite ones, i.e. the ones that can be denoted by closed PGA terms in which the repetition operator does not occur. Moreover, the basic instructions that concern us are instructions to set and get the content of Boolean registers. More precisely, we take the set

 ${\rm in}: i.{\rm get} \mid i \in \mathbb{N}_1 \} \cup {\rm out.set}: b \mid i \in \mathbb{N}_1 \land b \in \{0,1\}\}$

 $\cup \{\mathsf{aux}: i.\mathsf{get} \mid i \in \mathbb{N}_1\} \cup \{\mathsf{aux}: i.\mathsf{set}: b \mid i \in \mathbb{N}_1 \land b \in \{0,1\}\} \cup \{\mathsf{aux}: i.\mathsf{com} \mid i \in \mathbb{N}_1\}$

as the set \mathfrak{A} of basic instructions.¹

Each basic instruction consists of two parts separated by a dot. The part on the left-hand side of the dot plays the role of the name of a Boolean register and the part on the right-hand side of the dot plays the role of a command to be carried out on the named Boolean register. The names are employed as follows:

- for each $i \in \mathbb{N}_1$, in: *i* serves as the name of the Boolean register that is used as *i*th input register in instruction sequences;
- out serves as the name of the Boolean register that is used as output register in instruction sequences;
- for each $i \in \mathbb{N}_1$, aux:i serves as the name of the Boolean register that is used as *i*th auxiliary register in instruction sequences.

On execution of a basic instruction, the commands have the following effects:

- the effect of get is that nothing changes and the reply is the content of the named Boolean register;
- the effect of set:0 is that the content of the named Boolean register becomes 0 and the reply is 0;
- the effect of set:1 is that the content of the named Boolean register becomes 1 and the reply is 1;
- the effect of com is that the content of the named Boolean register is complemented and the reply is the complemented content.

We will write IS_{br} for the set of all instruction sequences that can be denoted by a closed PGA term in which the repetition operator does not occur in the case that \mathfrak{A} is taken as specified above. For each $k \in \mathbb{N}$, we will write IS_{br}^{k} for the set of all instruction sequences from IS_{br} in which primitive instructions of the forms $\mathsf{aux}:i.c. +\mathsf{aux}:i.c.$ and $-\mathsf{aux}:i.c.$ with i > k do not occur. Moreover, we will write length(X), where $X \in IS_{br}$, for the length of X.

 IS_{br} is the set of all instruction sequences that matter to the kind of complexity classes which will be introduced below. IS_{br}^{0} is the set of all instruction sequences from IS_{br} in which no auxiliary registers are used.

Let $n \in \mathbb{N}$, let $f : \{0,1\}^n \to \{0,1\}$, and let $X \in IS_{br}$. Then X computes f if there exists a $k \in \mathbb{N}$ such that, for all $b_1, \ldots, b_n \in \{0,1\}$, on execution of X in an environment with input registers in:1,..., in:n, output register out, and auxiliary registers $aux:1, \ldots, aux:k$, if

- for each $i \in \{1, \ldots, n\}$, the content of register in: *i* is b_i when execution starts;
- the content of register **out** is 0 when execution starts;
- for each $i \in \{1, \ldots, k\}$, the content of register aux:i is 0 when execution starts;

then the content of register out is $f(b_1, \ldots, b_n)$ when execution terminates.

¹ We write \mathbb{N}_1 for the set $\{n \in \mathbb{N} \mid n \geq 1\}$ of positive natural numbers.

A Boolean function family is an infinite sequence $\langle f_n \rangle_{n \in \mathbb{N}}$ of functions, where f_n is an *n*-ary Boolean function for each $n \in \mathbb{N}$.

Let $IS \subseteq IS_{br}$ and $F \subseteq \{h \mid h: \mathbb{N} \to \mathbb{N}\}$. Then $IS \setminus F$ is the class of all Boolean function families $\langle f_n \rangle_{n \in \mathbb{N}}$ for which there exists an $h \in F$ such that, for all $n \in \mathbb{N}$, there exists an $X \in IS$ such that X computes f_n and $length(X) \leq h(n)$. We will use the notation $IS \setminus B(f(n))$, where $IS \subseteq IS_{br}$ and $f : \mathbb{N} \to \mathbb{N}$, for $IS \setminus \{h \mid h: \mathbb{N} \to \mathbb{N} \land \exists m \in \mathbb{N} \bullet (\forall n \in \mathbb{N} \bullet (n \geq m \Rightarrow h(n) \leq f(n)))\}$.

In [5], it is proved that IS_{br} \poly coincides with P/poly.²

3 Computing Parity Functions by Instruction Sequences

In this section, we describe how the parity functions can be computed by instruction sequences without the use of auxiliary Boolean registers and with the use of auxiliary Boolean registers.

The *n*-ary parity function $\operatorname{PAR}_n: \{0,1\}^n \to \{0,1\}$ is defined by

 $PAR_n(b_1, \ldots, b_n) = 1$ iff the number of 1's in b_1, \ldots, b_n is odd.

We write PAR for the Boolean function family $\langle PAR_n \rangle_{n \in \mathbb{N}}$.

We begin with defining instruction sequences which are intended to compute the parity functions without the use of auxiliary Boolean registers. We define instruction sequences $PARIS_0^0$ and $PARIS_1^0$ as follows:

$$PARIS_0^0 = !$$
, $PARIS_1^0 = +in:1.get; out.set:1; !$

and we uniformly define instruction sequences PARIS_n^0 for $n \ge 2$ as follows:

$$PARIS_{n}^{0} = +in:1.get; \stackrel{\circ n}{_{1}i=2}(\#4; +in:i.get; \#3; \#3; -in:i.get); out.set:1;!.$$

The instruction sequences defined above compute the parity functions.

Proposition 1. For each $n \in \mathbb{N}$, PARIS⁰_n computes PAR_n.

Proof. For n < 2, the proof is trivial. We prove that PARIS_n^0 computes PAR_n for all $n \ge 2$ by induction on n. The basis step consists of proving that PARIS_2^0 computes PAR_2 . This follows easily by an exhaustive case distinction over the contents of in:1 and in:2. The inductive step is proved in the following way. It follows directly from the induction hypothesis that, after the #4 ; +in:*i*.get ; #3 ; #3 ; -in:*i*.get has been executed n times, execution proceeds with the next instruction if the number of 1's in b_1, \ldots, b_n is odd and otherwise the next instruction is skipped and execution proceeds with the instruction following the skipped one. From this, it follows easily by an exhaustive case distinction over the content of in:n+1 that PARIS_{n+1}^0 computes PAR_{n+1} . □

² As usual, poly stands for $\{h \mid h : \mathbb{N} \to \mathbb{N} \land h \text{ is polynomial}\}.$

Because the instruction sequences defined above compute the parity functions, we have a first result about the complexity of PAR.

Theorem 1. PAR $\in IS_{br}^0 \setminus B(5 \cdot n - 2).$

Proof. By simple calculations, we obtain that $length(PARIS_0^0) = 1$ and, for each n > 0, $length(PARIS_n^0) = 5 \cdot n - 2$. From this and Proposition 1, it follows immediately that $PAR \in IS_{br}^0 \setminus B(5 \cdot n - 2)$.

We go on with defining instruction sequences which are intended to compute the parity functions with the use of a single auxiliary Boolean register. We define an instruction sequence $PARIS_0^1$ as follows:

$$PARIS_0^1 = !$$

and we uniformly define instruction sequences $PARIS_n^1$ for $n \ge 1$ as follows:

 $PARIS_n^1 = \frac{\cdot n}{1} (+in: i.get; aux:1.com); +aux:1.get; out.set:1;!.$

The instruction sequences defined above compute the parity functions as well.

Proposition 2. For each $n \in \mathbb{N}$, PARIS¹_n computes PAR_n.

Proof. For n < 1, the proof is trivial. We prove that $PARIS_n^1$ computes PAR_n for all $n \ge 1$ by induction on n. The basis step consists of proving that $PARIS_1^1$ computes PAR_1 . This follows easily by an exhaustive case distinction over the content of in:1. The inductive step is proved in the following way. It follows directly from the induction hypothesis that, after the +in:i.get; aux:1.com has been executed n times, the content of aux:1 is 1 if the number of 1's in b_1, \ldots, b_n is odd and otherwise the content of aux:1 is 0. From this, it follows easily by an exhaustive case distinction over the content of in:n+1 that $PARIS_{n+1}^1$ computes PAR_{n+1} .

Because the instruction sequences defined above compute the parity functions as well, we have a second result about the complexity of PAR.

Theorem 2. PAR \in IS¹_{br} $\setminus B(2 \cdot n + 3)$.

Proof. By simple calculations, we obtain that $length(PARIS_0^1) = 1$ and, for each n > 0, $length(PARIS_n^1) = 2 \cdot n + 3$. From this and Proposition 2, it follows immediately that $PAR \in IS_{br}^1 \setminus B(2 \cdot n + 3)$.

Theorems 1 and 2 give rise to the question whether PAR $\notin IS^0_{br} \setminus B(2 \cdot n + 3)$. In Section 4, this question will be answered in the affirmative. It is still an open question whether there exist a $k \ge 1$ and an $f : \mathbb{N} \to \mathbb{N}$ with $f(n) < 2 \cdot n + 3$ for all n > 0 such that PAR $\in IS^k_{br} \setminus B(f(n))$.

According to the view taken in [6], differences in the number of auxiliary Boolean registers whose use contributes to computing the function at hand always go with algorithmic differences. This view is supported by the instruction sequences PARIS_n^0 and PARIS_n^1 : in addition to having different lengths, they express undeniably quite different algorithms to compute PAR_n (for n > 1).

4 Shorter Instruction Sequences with Auxiliary Registers

In Section 3, we have described how the parity functions can be computed by instruction sequences without the use of auxiliary Boolean registers and with the use of auxiliary Boolean registers. In the current section, we show that the smaller lengths of the instruction sequences in the latter case cannot be obtained without the use of auxiliary Boolean registers. In other words, we show that PAR $\notin IS_{br}^{0} \setminus B(2 \cdot n + 3)$.

First, we introduce some notation that will be used in this section. We write \overline{b} , where $b \in \{0, 1\}$, for the complement of b, i.e. $\overline{0} = 1$ and $\overline{1} = 0$; we write \overline{f} , where f is an *n*-ary Boolean function, for the unique *n*-ary Boolean function g such that $g(b_1, \ldots, b_n) = \overline{f(b_1, \ldots, b_n)}$; and we write \overline{F} , where F is a Boolean function family $\langle f_n \rangle_{n \in \mathbb{N}}$.

We know the following about the complexity of $\overline{\text{PAR}}$.

Proposition 3. For each $k \in \mathbb{N}$, $PAR \in IS^0_{br} \setminus B(k)$ implies $\overline{PAR} \in IS^0_{br} \setminus B(k)$.

Proof. It is sufficient to prove for an arbitrary $n \in \mathbb{N}_1$ that any instruction sequence from $\mathrm{IS}_{\mathrm{br}}^0$ that computes PAR_n can be transformed into one with the same length that computes $\overline{\mathrm{PAR}_n}$. So let $n \in \mathbb{N}_1$, and let $X \in \mathrm{IS}_{\mathrm{br}}^0$ be such that X computes PAR_n . We distinguish two cases: n is odd and n is even.

If n is odd, then $\overline{\text{PAR}_n}(b_1, \ldots, b_n) = \text{PAR}_n(\overline{b_1}, \ldots, \overline{b_n})$. This implies that PAR_n is computed by the instruction sequence from IS_{br}^0 obtained from X by replacing, for each $i \in \{1, \ldots, n\}$, +in:i.get by -in:i.get and vice versa.

If n is even, then $\overline{\text{PAR}_n}(b_1, \ldots, b_n) = \text{PAR}_n(\overline{b_1}, b_2, \ldots, b_n)$. This implies that PAR_n is computed by the instruction sequence from IS_{br}^0 obtained from X by replacing +in:1.get by -in:1.get and vice versa.

The following three lemmas bring us step by step to the main result of this section, namely PAR $\notin IS_{br}^0 \setminus B(2 \cdot n + 3)$.

Lemma 1. Let $X \in IS^0_{br}$ be such that X computes PAR₂. Then $length(X) \ge 6$.

Proof. Let $X \in IS_{br}^0$ be such that X computes PAR₂. The following observations can be made about X:

- (1) for one $i \in \{1, 2\}$, there must be at least one instruction of the form +in:i.getor the form -in:i.get in X and, for the other $i \in \{1, 2\}$, there must be at least two instructions of the form +in:i.get or the form -in:i.get in X — because otherwise the final content of out will not in all cases be dependent on the content of both in:1 and in:2;
- (2) there must be at least one occurrence of out.set:1 in X and the last occurrence of out.set:1 in X must precede an occurrence of ! because otherwise the final content of out will never be 1;
- (3) there must be at least two occurrences of ! in X unless there occurs an instruction of the form #l in X whose effect is that the last occurrence of out.set:1 in X is skipped because otherwise the final content of out will never be 0;

It follows immediately from these observations that $length(X) \ge 6$.

In the proofs of the next two lemmas, we use the term *test on* in:*i* to refer to an instruction of the form +in:i.get or the form -in:i.get, and we use the term *test* to refer to an instruction that is a test on in:1 or a test on in:2.

Lemma 2. Let $X \in IS_{br}^{0}$ be such that X computes PAR₂. Then $length(X) \ge 7$.

Proof. Let $X \in IS_{br}^{0}$ be such that X computes PAR₂. Then, by Lemma 1, $length(X) \ge 6$. It remains to be proved that $length(X) \ne 6$. Below this is proved by contradiction, using the following assumption with respect to X:

- there does not occur an instruction of the form #l in X whose effect is that the last occurrence of **out.set**:1 in X is skipped.

This assumption can be made without loss of generality because, if it is not met, X can be replaced by an instruction sequence from IS_{br}^{0} of the same or smaller length by which it is met.

Assume that length(X) = 6, and suppose that $X = u_1; \ldots; u_6$. The first occurrence of ! must be preceded by at least one test on in:1 and one test on in:2, because otherwise the final content of out will in some cases not be dependent on the content of both in:1 and in:2. From this and observations (1), (2), and (3) from the proof of Lemma 1, it follows that either u_3 or u_4 must be ! and that u_5 must be out.set:1 and u_6 must be !. However, if $u_3 \equiv !$, then termination can take place after performing only one test. Because this means that the final content of out will still in some cases not be dependent on the content of both in:1 and in:2, it is impossible that $u_3 \equiv !$. So, $X = u_1; u_2; u_3; !;$ out.set:1; !. Let $Y = u_1; u_2; u_3;$ out.set:1;!. Then length(Y) = 5 and, because X computes PAR₂ and u_3 is a test by observation (1) from the proof of Lemma 1, Y computes PAR₂. Hence, by Proposition 3, there exists a $Z \in IS_{br}^0$ that computes PAR₂ such that $length(Z) \leq 5$. This contradicts Lemma 1.

Lemma 1 is used in the proof of Lemma 2. Lemma 2, in its turn, is used in a similar way below in the proof of Lemma 3.

A remark in advance about the proof of Lemma 3 is perhaps in order. A proof of this lemma needs basically an extremely extensive case distinction.³ In the proof given below, the extent of the case distinction is strongly reduced by using various apposite properties of the instruction sequences concerned. The reduction, which is practically necessary, has led to a proof that might make the impression to be unstructured.

Lemma 3. Let $X \in IS_{br}^{0}$ be such that X computes PAR₂. Then length(X) > 7.

Proof. Let $X \in \mathrm{IS}^0_{\mathrm{br}}$ be such that X computes PAR₂. Then, by Lemma 2, $length(X) \geq 7$. It remains to be proved that $length(X) \neq 7$. Below this is proved by contradiction, using the following assumptions with respect to X:

³ At bottom, there are in the order of 10⁷ different instruction sequences to consider. By the assumptions made at the beginning of the proof of the lemma this number can be reduced by a factor of 10.

- the first instruction of X is a test;
- the instructions #0 and #1 do not occur in X;
- there does not occur an instruction of the form #l in X whose effect is that the last occurrence of **out.set**:1 in X is skipped.

These assumptions can be made without loss of generality because, for each of them, if it is not met, X can be replaced by an instruction sequence from IS_{br}^{0} of the same or smaller length by which it is met.

Assume that length(X) = 7, and suppose that $X = u_1; \ldots; u_7$. From observations (1), (2), and (3) from the proof of Lemma 1, it follows that either u_5 must be out.set:1 and u_6 must be ! or u_6 must be out.set:1 and u_7 must be !. However, in the former case X can be replaced by a shorter instruction sequence from IS_{br}^0 . Because this contradicts Lemma 2, it is impossible that $u_5 \equiv$ out.set:1 and $u_6 \equiv !$. So $X = u_1; \ldots; u_5$; out.set:1; !.

Consider the case that $u_1 \equiv +in:1.get$. Because the first occurrence of ! must be preceded by at least one test on in:1 and one test on in:2, u_2 must be either #2, #3, #4 or a test. If $u_2 \equiv #2$, then X can be replaced by an instruction sequence whose length is 6, to wit $-in:1.get; u_3; u_4; u_5; out.set:1;!$. Because this contradicts Lemma 2, it is impossible that $u_2 \equiv #2$. If $u_2 \equiv #4$ and moreover in:1 contains 1, then the final content of out will not be dependent on the content of in:2. Therefore, it is also impossible that $u_2 \equiv #4$. The cases that $u_2 \equiv #3$ and u_2 is a test need more extensive investigation.

Because the first occurrence of ! must be preceded by at least one test on in:1 and one test on in:1, u_3 must be either #2, #3 or a test if $u_2 \equiv #3$. If $u_2 \equiv #3$ and $u_3 \equiv #2$, then X can be replaced by an instruction sequence whose length is 4, to wit u_4 ; u_5 ; out.set:1; !. Because this contradicts Lemma 2, it is impossible that $u_3 \equiv #2$ if $u_2 \equiv #3$. If $u_2 \equiv #3$ and $u_3 \equiv #3$ and moreover in:1 contains 0, then the final content of out will not be dependent on the content of in:2. Therefore, it is impossible that $u_3 \equiv #3$ if $u_2 \equiv #3$. So u_3 must be a test if $u_2 \equiv #3$. Because out.set:1 has to be executed if in:1 contains 1 and in:2 contains 0, $u_5 \equiv -in:2.get$ if $u_2 \equiv #3$. Moreover, because there must be at least two occurrences of ! in X and u_3 must be a test if $u_2 \equiv #3$, u_4 must be ! if $u_2 \equiv #3$. So X = +in:1.get; #3; u_3 ; !; -in:2.get; out.set:1; ! and u_3 must be a test if $u_2 \equiv #3$. In the case that $u_2 \equiv #3$, the subcase that u_3 is a test needs more extensive investigation.

If u_3 is a test, it is either +in:1.get, -in:1.get, +in:2.get or -in:2.get. If $u_2 \equiv #3$ and $u_3 \equiv +in:1.get$, then the final content of out will be independent of the content of in:1. If $u_2 \equiv #3$ and $u_3 \equiv -in:1.get$, then the final content of out will be independent of the content of in:2 if in:1 contains 0. If $u_2 \equiv #3$ and either $u_3 \equiv +in:2.get$ or $u_3 \equiv -in:2.get$, then the final content of out will be wrong if in:1 contains 0 and in:2 contains 1. Therefore, it is impossible that u_3 is a test if $u_2 \equiv #3$. Because there are no more alternatives left for u_3 if $u_2 \equiv #3$, it is impossible that $u_2 \equiv #3$. The left-over case for u_2 is the case that u_2 is a test. This case needs very extensive investigation.

If u_2 is a test, it is either +in:1.get, -in:1.get, +in:2.get or -in:2.get. If $u_2 \equiv$ +in:1.get, then X can be replaced by an instruction sequence whose length is 5,

to wit u_3 ; u_4 ; u_5 ; out.set:1; !. Because this contradicts Lemma 2, it is impossible that $u_2 \equiv +in:1.get$. If $u_2 \equiv -in:1.get$, then X can be replaced by an instruction sequence whose length is 6, to wit -in:1.get; u_3 ; u_4 ; u_5 ; out.set:1; !. Because this contradicts Lemma 2, it is impossible that $u_2 \equiv -in:1.get$. The specific cases that $u_2 \equiv +in:2.get$ and $u_2 \equiv -in:2.get$ need more extensive investigation.

The following will be used in both these cases. If both u_2 and u_3 are tests, then either u_4 or u_5 must be ! by observation (3) from the proof of Lemma 1. If $u_5 \equiv !$, then (a) it is impossible that $u_4 \equiv !$, because otherwise the final content of out will be independent of the content of in:2 if in:1 contains 0, and (b) it is impossible that $u_4 \equiv #2$ or u_4 is a test, because otherwise X can be replaced by an instruction sequence whose length is 6 and this contradicts Lemma 2. So it is impossible that $u_5 \equiv !$ if both u_2 and u_3 are tests and u_4 must be ! if both u_2 and u_3 are tests. Moreover, if u_2 is a test, then it is impossible that $u_3 \equiv !$, because otherwise the final content of out will be independent of the content of in:2 if in:1 contains 0.

Because it is impossible that $u_3 \equiv !$ if u_2 is a test, u_3 must be either #2, #3 or a test if $u_2 \equiv +in:2.get$. If $u_2 \equiv +in:2.get$ and $u_3 \equiv #2$, then the final content of out will be wrong if in:1 contains 0 unless $u_5 \equiv +in:2.get$. However, then u_4 must be ! by observation (3) from the proof of Lemma 1 and the final content of out will be wrong if in:1 contains 1 and in:2 contains 1. Therefore, it is impossible that $u_3 \equiv #2$ if $u_2 \equiv +in:2.get$. If $u_2 \equiv +in:2.get$ and $u_3 \equiv #3$, then the final content of out will be independent of the content of in:2 if in:1 contains 0. Therefore, it is impossible that $u_3 \equiv #3$ if $u_2 \equiv +in:2.get$. So u_3 must be a test if $u_2 \equiv +in:2.get$. We know that u_4 must be ! and it is impossible that $u_5 \equiv !$ if both u_2 and u_3 are tests. This implies that, if $u_2 \equiv +in:2.get$ and u_3 is a test, the final content of out will be wrong if in:1 contains 1 and in:2 contains 0. Therefore, it is impossible that u_3 is a test if $u_2 \equiv +in:2.get$ and u_3 is a test, the final content of out will be wrong if in:1 contains 1 and in:2 contains 0. Therefore, it is impossible that u_3 is a test if $u_2 \equiv +in:2.get$. Because there are no more alternatives left for u_3 if $u_2 \equiv +in:2.get$, it is impossible that $u_2 \equiv +in:2.get$.

Because it is impossible that $u_3 \equiv !$ if u_2 is a test, u_3 must be either #2, #3 or a test if $u_2 \equiv -in:2.get$. If $u_2 \equiv -in:2.get$ and $u_3 \equiv #2$, then the final content of out will be wrong if in:1 contains 1 and in:2 contains 0 unless $u_5 \equiv -in:2.get$. However, then u_4 must be ! by observation (3) from the proof of Lemma 1 and the final content of out will be wrong if in:1 contains 0 and in:2 contains 1. Therefore, it is impossible that $u_3 \equiv #2$ if $u_2 \equiv -in:2.get$. If $u_2 \equiv -in:2.get$ and $u_3 \equiv #3$, then the final content of out will be independent of the content of in:2 if in:1 contains 0. Therefore, it is impossible that $u_3 \equiv #3$ if $u_2 \equiv -in:2.get$. So u_3 must be a test if $u_2 \equiv -in:2.get$. In the case that $u_2 \equiv -in:2.get$, the subcase that u_3 is a test needs more extensive investigation.

If u_3 is a test, it is either +in:1.get, -in:1.get, +in:2.get or -in:2.get. We know that u_4 must be ! and it is impossible that $u_5 \equiv$! if both u_2 and u_3 are tests. This implies that (a) if $u_2 \equiv$ -in:2.get and either $u_3 \equiv$ +in:1.get or $u_3 \equiv$ -in:2.get, then the final content of out will be wrong if in:1 contains 1 and in:2 contains 0 and (b) if $u_2 \equiv$ -in:2.get and either $u_3 \equiv$ -in:1.get or $u_3 \equiv$ +in:2.get, then the final content of out will be wrong if in:1 contains 0 and in:2 contains 1. Because there are no more alternatives left for u_3 if $u_2 \equiv -in:2.get$, it is impossible that $u_2 \equiv -in:2.get$.

Because there are no more alternatives left for u_2 , it is impossible that $u_1 \equiv +\text{in:1.get}$. Analogously, we find that it is impossible that $u_1 \equiv -\text{in:1.get}$, it is impossible that $u_1 \equiv +\text{in:2.get}$, and it is impossible that $u_1 \equiv -\text{in:2.get}$. Hence, it is impossible that length(X) = 7.

Lemma 2 is used in the proof of Lemma 3. The latter lemma, in its turn, is used below in the proof of the main result of this section.

Theorem 3. PAR $\notin IS_{br}^0 \setminus B(2 \cdot n + 3)$.

Proof. It is sufficient to prove that there exists an $m \in \mathbb{N}_1$ such that, for all $n \geq m$, for all instruction sequences $X \in \mathrm{IS}^0_{\mathrm{br}}$ that compute PAR_n , $length(X) > 2 \cdot n + 3$. We take m = 2 because of Lemma 3 and prove the property to be proved for all $n \geq 2$ by induction on n. The basis step consists of proving that, for all instruction sequences $X \in \mathrm{IS}^0_{\mathrm{br}}$ that compute PAR_2 , length(X) > 7. This follows trivially from Lemma 3. The inductive step is proved below by contradiction.

Suppose that $X \in IS_{br}^{0}$, X computes PAR_{n+1} , and $length(X) \leq 2 \cdot (n+1) + 3$. Without loss of generality, we may assume that there does not exist an $X' \in IS_{br}^{0}$ that computes PAR_{n+1} such that $length(X') \leq length(X)$. Therefore, we may assume that $X = u_1; \ldots; u_k$ $(k \leq 2 \cdot (n+1) + 3)$ where $u_1 \equiv +in:n+1$.get or $u_1 \equiv -in:n+1$.get. We distinguish these two cases.

In the case that $u_1 \equiv -in:n+1$.get, we consider the case that in:n+1 contains 1. In this case, after execution of u_1 , execution proceeds with u_3 . Let $Y \in IS_{br}^0$ be obtained from $u_3; \ldots; u_k$ by first replacing +in:n+1.get by #1 and -in:n+1.get by #2 and then removing the #1's. Then, we have that Y computes \overline{PAR}_n and $length(Y) \leq length(X) - 2 \leq 2 \cdot n + 3$. Hence, by Proposition 3, there exists a $Z \in IS_{br}^0$ that computes PAR_n such that $length(Z) \leq 2 \cdot n + 3$. This contradicts the induction hypothesis.

In the case that $u_1 \equiv +in:n+1$.get, we consider the case that in:n+1 contains 0. This case leads to a contradiction in the same way as above, but without the use of Proposition 3.

The following is a corollary of Theorems 2 and 3.

Corollary 1. $\mathrm{IS}^{0}_{\mathrm{br}} \setminus B(2 \cdot n + 3) \subset \mathrm{IS}^{1}_{\mathrm{br}} \setminus B(2 \cdot n + 3).$

5 Concluding Remarks

We have shown, in a setting where programs are instruction sequences acting on Boolean registers, that, in the case of the parity functions, smaller programs are possible with the use of one auxiliary Boolean register than without the use of an auxiliary Boolean register. This result supports a basic intuition behind the storage of auxiliary data, namely the intuition that this makes possible a reduction of the size of a program. Of course, more results supporting this intuition would be nice. Adversely, we do not even know at the present time how to prove, for example, that there exists a Boolean function family for which smaller instruction sequences are possible with the use of two auxiliary Boolean registers than with the use of one auxiliary Boolean register. Moreover, we do not know of results in other theoretical settings that support the intuition that the storage of auxiliary data makes possible a reduction of the size of a program.

It is still an open question whether smaller programs are possible with the use of one auxiliary Boolean register than without the use of an auxiliary Boolean register in the absence of instructions to complement the content of auxiliary Boolean registers. We conjecture that this question can be answered in the affirmative, but the practical problem is that the number of different instruction sequences to be considered in the proof is increased by a factor of 10^4 .

It is intuitively clear that the instructions sequences $PARIS_n^0$ and $PARIS_n^1$ from Section 3 express parameterized algorithms. However, it is very difficult to develop a precise viewpoint on what is a parameterized algorithm. In [6], we looked for an equivalence relation on instruction sequences that captures to a reasonable degree the intuitive notion that two instruction sequences express the same algorithm. In that paper, we considered non-parameterized algorithms only because it turned out to be already very difficult to develop a precise viewpoint on what is a non-parameterized algorithm.

References

- Beame, P., Impagliazzo, R., Srinivasan, S.: Approximating AC⁰ by small height decision trees and a deterministic algorithm for #AC⁰SAT. In: CCC 2012. pp. 117–125. IEEE Computer Society Press (2012)
- Bergstra, J.A., Loots, M.E.: Program algebra for sequential code. Journal of Logic and Algebraic Programming 51(2), 125–156 (2002)
- 3. Bergstra, J.A., Middelburg, C.A.: Instruction Sequences for Computer Science, Atlantis Studies in Computing, vol. 2. Atlantis Press, Amsterdam (2012)
- Bergstra, J.A., Middelburg, C.A.: Long multiplication by instruction sequences with backward jump instructions. arXiv:1312.1812v3 [cs.PL] (December 2013)
- 5. Bergstra, J.A., Middelburg, C.A.: Instruction sequence based non-uniform complexity classes. Scientific Annals of Computer Science 24(1), 47–89 (2014)
- Bergstra, J.A., Middelburg, C.A.: On algorithmic equivalence of instruction sequences for computing bit string functions. arXiv:1402.4950v2 [cs.L0] (February 2014)
- 7. Furst, M., Saxe, J.B., Sipser, M.: Parity, circuits, and the polynomial-time hierarchy. Mathematical Systems Theory 17(1), 13–27 (1984)
- Håstad, J.: Almost optimal lower bounds for small depth circuits. In: STOC '86. pp. 6–20. ACM Press (1986)
- Håstad, J.: On the correlation of parity and small-depth circuits. SIAM Journal of Computing 43(5), 1699–1708 (2014)
- Impagliazzo, R., Matthews, W., Paturi, R.: A satisfiability algorithm for AC⁰. In: SODA 2012. pp. 961–972. SIAM (2012)
- Wegener, I.: The complexity of the parity function in unbounded fan-in, unbounded depth circuits. Theoretical Computer Science 85(1), 155–170 (1991)