# Advanced Transistors For Supply Voltage Reduction: Tunneling Field-Effect Transistors And High-Mobility Mosfets

**GUO PENGFEI** 

NATIONAL UNIVERSITY OF SINGAPORE

2013

# Advanced Transistors For Supply Voltage Reduction: Tunneling Field-Effect Transistors And High-Mobility Mosfets

**GUO PENGFEI** (B. ENG. (HONS.)), NUS

**A THESIS SUBMITTED** 

#### FOR THE DEGREE OF DOCTOR OF PHILOSOPHY

NUS GRADUATE SCHOOL FOR INTEGRATIVE SCIENCES

AND ENGINEERING

NATIONAL UNIVERSITY OF SINGAPORE

2013

### **Declaration**

I hereby declare that the thesis is my original work and it has been written by me in its entirety. I have duly acknowledged all the sources of information which have been used in the thesis.

This thesis has also not been submitted for any degree in any university previously.

Guo Pengfei 28 Ang 2013

#### Acknowledgements

First and foremost, I would like to thank my research project supervisor, Prof. Yeo Yee-Chia, for his constructive criticism and invaluable suggestions throughout the completion of this research project. Prof. Yeo Yee-Chia is truly an outstanding academic professional and excellent supervisor in guiding the development of my work. My future career will benefit from the experience and knowledge that I gained by working with Prof. Yeo Yee-Chia. I am also grateful to my co-supervisor, Dr. Chia Ching Kean, for his advices and strong technical support to the project on Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterojunction tunneling field-effect transistors.

I owe special thanks to Dr. Han Genquan for his invaluable advices and generously sharing information, without whom the completion of the project is impossible. I would also like to thank Prof. Heng Chun-Huat, who has given me a lot of help and provided many useful discussions in the early stage of my research.

I am grateful to my fellow teammates in Silicon Nano Device Laboratory (SNDL): Yang Yue, Gong Xiao, Liu Bin, Zhou Qian, Huaxin, Xingui, Ivana, Cheng Ran, Lanxiang, Chunlei, Wang Wei, Tong Yi, Yinjie, Guo Cheng, Samuel, Eugene, Zhu Zhu, Tong Xin, Wenjuan, Kain Lu, Dong Yuan, Xu Xin, Sujith, Xinke, Fan Lu, Litao, Phyllis and many others for their useful discussions, assistance and friendships through the years.

In addition, I would like to express my sincere appreciation and gratitude to the technical staffs in SNDL, Mr. O Yan Wai Linn, Mr. Patrick Tang and Ms. Yu Yi, for providing technical and administrative support for my research work. Appreciation also goes out to staffs at Institute of Materials Research and Engineering (IMRE): Dr. Pan Jisheng, Dr. Zhang Zheng, Ms. Teo Siew Lang, Ms. Doreen Lai, and Ms. Hui Hui Kim, for their dedicated help and support in experimental works carried out at IMRE as well as data analysis and interpretation.

Finally, my deepest thanks and profound gratitude go to my family for their continuous encouragements and support. I am also grateful for the support and understanding of my wife, Chunyan, throughout my candidature. Thank you for your love and support over these years, without which my dream of completing my academic endeavors would not have been fulfilled. I would also like to thank my lovely daughter, Ruihan, for the joy and happiness that she brings to my life.

### **Table of Contents**

Acknowledgements	ii
Table of Contents	iv
Abstract	vii
List of Tables	ix
List of Figures	X
List of Symbols	XX
List of Abbreviations	xxiv

#### Chapter 1 Introduction

1.1 Background	1
1.2 Transistor with Steep Switching Characteristics	2
1.2.1 Development of Tunneling Field-Effect Transistor	5
1.2.2 Working Principle of TFET and Band-to-Band Tunneling	7
1.2.3 Design Considerations of TFET	9
1.3 Transistor with High-Mobility Channel Material	
1.4 Objectives of Research	
1.5 Outline of Thesis	
Chapter 2 Study of Strain and Temperature Depender	nce of

#### **Tunneling Current for Tunneling Field-Effect Transistor (TFET)**

2.1	Introduction	19
2.2	Strain Dependence of Tunneling Current	20
2.3	Temperature Dependence of Tunneling Current	28
2.4	Temperature Independent Current Biasing Employing TFET	34
2.5	Summary	39

### Chapter 3 Source-Channel Interface Engineering for Tunneling Field-Effect Transistor (TFET) with p<sup>+</sup> Si<sub>0.5</sub>Ge<sub>0.5</sub> Source: Insertion of Strained Si<sub>0.989</sub>C<sub>0.011</sub> Layer for Enhancement of Tunneling Current and Subthreshold Swing

3.1	Introduction	. 40
3.2	Device Concept and Design	. 44
3.3	Fabrication of TFETs with Si <sub>0.5</sub> Ge <sub>0.5</sub> /Si <sub>0.989</sub> C <sub>0.011</sub> Source	. 51
3.4	Electrical Characterization of TFETs	. 56
3.5	Summary	61

### Chapter 4 Tunneling Field-Effect Transistor (TFET) with

#### Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As Heterostructure as Tunneling Junction

4.1	Introduction	. 62
4.2	Device Concept and Design	. 65
4.3	Device Fabrication	. 69
4.4	Results and Discussion	. 72
4.4	4.1 Material Analysis	72
4.4	4.2 Band Alignment Study	78
4.4	4.3 Electrical Characterization of TFETs	85
4.5	Summary	. 92

### Chapter 5 Germanium-Tin $(Ge_{1-x}Sn_x)$ MOSFETs with Low-Temperature Silicon Surface Passivation

5.1	Introduction	
5.2	GeSn pMOSFETs with Si Surface Passivation	
5.2	2.1 Fabrication of GeSn pMOSFETs	95
5.2	2.2 Impact of Si Passivation Layer Thickness	98
5.2	2.3 Effects of Post Metal Annealing	107
5.3	GeSn nMOSFETs with Si Surface Passivation	119
5.3	3.1 Fabrication of GeSn nMOSFETs	119

5.3	5.2 El	lectrica	al Cl	naracte	rizat	ion o	f GeSn nM0	OSFETs			122
5.3	.3 E	ffects	of	FGA	on	the	Electrical	Characteristics	of	GeSn	
nN	IOSFI	ETs									126
5.4	Sum	mary									. 131

### **Chapter 6 Conclusion and Future Work**

6.1 C	onclusion	
6.2 C	ontributions of This Thesis	133
6.2.1	Strain and Temperature Dependence of Tunneling Current	133
6.2.2	TFET with Si <sub>0.5</sub> Ge <sub>0.5</sub> /Si <sub>0.989</sub> C <sub>0.011</sub> /Si Heterostructure	134
6.2.3	TFET with Ge/In <sub>0.53</sub> Ga <sub>0.47</sub> As Heterostructure	134
6.2.4	Ge <sub>1-x</sub> Sn <sub>x</sub> MOSFET with Si Surface Passivation	134
6.3 Fi	uture Directions	135
6.3.1	<i>I</i> <sub>ON</sub> Enhancement for TFETs	135
6.3.2	P-Channel TFETs	135
6.3.3	Surface Passivation for GeSn pMOSFETs	136
6.3.4	Processing Technology of GeSn nMOSFETs	136
Reference	ces	138
Appendi	X	
List of l	Publications	

#### Abstract

Due to the excellent scalability, low cost, and high performance, complementary metal-oxide-semiconductor (CMOS) transistors have been widely used in electronics for the past four decades. However, continuous scaling of CMOS devices causes serious power consumption issues as the leakage current and the operation frequency of an integrated circuit (IC) increase. To reduce the power consumption, supply voltage  $V_{DD}$  needs to be lowered. Tunneling field-effect transistors (TFETs) and high-mobility Ge<sub>1-x</sub>Sn<sub>x</sub> channel metal-oxide-semiconductor field-effect transistors (MOSFETs) are promising candidates to enable the reduction of  $V_{DD}$  and power consumption. In this thesis, TFETs with novel structures and high-mobility Ge<sub>1-x</sub>Sn<sub>x</sub> MOSFETs are explored.

In this thesis, we studied the TFET device physics by analyzing the temperature and strain dependence of the tunneling current, which has not been reported before. In general, bandgap  $E_G$  narrowing of silicon (Si) due to uniaxial tensile stress leads to drain current  $I_{DS}$  enhancement, while uniaxial compressive stress reduced  $I_{DS}$ . The positive temperature coefficient of  $I_{DS}$  at low drain bias  $V_{DS}$  is due to temperature-induced  $E_G$  reduction, and the negative temperature coefficient at higher  $V_{DS}$  is due to increased channel resistance which reduces the effective electrical field at the tunneling junction for a given  $V_{DS}$ . These results provide guidance for the design of strained TFETs and are also useful for understanding the band-to-band tunneling (BTBT) mechanism in TFETs.

Exploiting heterostructure with staggered (or type II) band alignment at the tunneling junction is a promising approach to realize TFET with high on-state current  $I_{ON}$  and small subthreshold swing *S*. TFETs with two novel heterostructures (Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub>/Si and Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As) were demonstrated. In the TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub>/Si heterostructure, the strained Si<sub>0.989</sub>C<sub>0.011</sub> layer reduces the tunneling barrier width and contributes to a steep p<sup>+</sup> doping profile of 3 nm/decade, leading to a ~20% enhancement in  $I_{ON}$  and ~26% reduction in *S* as compared to TFET without the Si<sub>0.989</sub>C<sub>0.011</sub> layer. For TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructure, high source doping concentration ( $3 \times 10^{20}$  cm<sup>-3</sup>) with abrupt doping profile and direct BTBT were achieved, which are beneficial for  $I_{ON}$  and *S* of TFETs. Various process integration challenges for realizing such a TFET were identified and addressed.

High-mobility  $\text{Ge}_{1-x}\text{Sn}_x$  MOSFET is another promising candidate for  $V_{DD}$  reduction in future technology nodes. To take full advantage of  $\text{Ge}_{1-x}\text{Sn}_x$  as a channel material, a high-quality and thermodynamically stable gate stack has to be realized. Surface passivation technique using low-temperature  $\text{Si}_2\text{H}_6$  treatment was investigated. By increasing the thickness of Si passivation layer from 4 to 7 monolayers, effective hole mobility  $\mu_{eff}$  at an inversion carrier density of  $1 \times 10^{13}$  cm<sup>-2</sup> was improved by ~19%. Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with post metal annealing (PMA) show improved intrinsic transconductance  $G_{m,int}$ , S, and  $\mu_{eff}$  as compared to the control devices without PMA. In addition, Ge<sub>1-x</sub>Sn<sub>x</sub> n-channel MOSFETs with low-temperature Si passivation were demonstrated. This was the first demonstration of Si passivation for Ge<sub>1-x</sub>Sn<sub>x</sub> n-channel MOSFETs.

## **List of Tables**

Table 1.1.	Electron and hole mobilities of some common semiconductors at room temperature.	14
Table 3.1.	Summary of device characteristics of Si-based TFETs	41
Table 3.2.	Recipes used for Si <sub>0.5</sub> Ge <sub>0.5</sub> /Si <sub>0.989</sub> C <sub>0.011</sub> etch using a reactive ion etcher	53
Table 4.1.	Extraction of the Si layer thicknesses for 90 and 150 minutes Si passivation.	101

## **List of Figures**

Fig. 1.1.	The black curve shows the drain current - gate voltage $(I_{DS} - V_{GS})$ characteristics of an unscaled MOSFET. As $V_{DD}$ scales down, $V_{TH}$ needs to be reduced in order to maintain the on-state current $I_{ON}$ at the same gate overdrive $(V_{DD} - V_{TH} = V_{DD} - V_{TH})$ . However, scaling-down of $V_{DD}$ and $V_{TH}$ without reducing S will cause a high $I_{OFF}$ as illustrated by the blue curve. The green curve indicates that the S of the transistor has to be reduced to maintain a low $I_{OFF}$
Fig. 1.2.	(a) Schematic of a conventional n-channel MOSFET. (b) The energy band diagram along the source-to-drain direction when the MOSFET is at on-state. Fermi-Dirac distribution of the electron concentration in the energy scale $n(E)$ in the source region is illustrated. The electrons in the high energy tail can surmount the energy barrier between source and channel, causing the <i>S</i> of a MOSFET to be higher than 60 mV/decade at room temperature. $E_C$ and $E_V$ are the energies of conduction band edge and valence band edge, respectively
Fig. 1.3.	The transfer characteristics of the key published experimental (a) n- channel TFETs and (b) p-channel TFETs
Fig. 1.4.	(a) Schematic shows the structure of an n-channel TFET. (b) Simulated energy band diagrams at on-state ( $V_{GS} = 1.2$ V) and off- state ( $V_{GS} = 0$ V) along the source-to-drain direction as indicated by the dashed line A-A' in (a). For this simulation, the device parameters used were: acceptor concentration in the source $N_A = 1$ $\times 10^{20}$ cm <sup>-3</sup> , donor concentration in drain $N_D = 1 \times 10^{20}$ cm <sup>-3</sup> , body doping $N_A = 1 \times 10^{16}$ cm <sup>-3</sup> , equivalent oxide thickness (EOT) = 0.8 nm, and $L_G = 1 \mu$ m
Fig. 1.5.	Schematic illustrates the key challenges and design considerations for TFET
Fig. 1.6.	Schematic of energy band diagrams along source-to-drain direction at the tunneling junction regions in two TFETs. The first TFET has a homojunction where the tunneling path length is $L_{T,1}$ . The second TFET has a heterojunction with staggered band alignment, and the tunneling path length $L_{T,2}$ is smaller than $L_{T,1}$ under the same bias condition
Fig. 2.1.	(a) Schematic of a double-gate TFET. (b) TEM image of a TFET device with $L_G$ of 1 µm measured in this experiment. The source-to-drain orientation of the TFET is along [110] direction. Thickness of thermal SiO <sub>2</sub> gate dielectric $T_{OX}$ is 3 nm. 100 nm poly-Si gate electrode was formed by low-pressure chemical vapor

	deposition. (c) TEM image of the gate stack indicated by the dashed box in (b). The thickness of the body Si is 25 nm as measured from the TEM image. The top and bottom gates are connected together.	21
Fig. 2.2.	(a) Image of the four-point wafer bending apparatus. (b) Schematic of the wafer bending apparatus along A-A' direction as indicated in (a). Tensile stress is applied to the wafer strip as illustrated. With the same setup, compressive stress can also be applied by bending the wafer strip in opposite direction. The dimension of the wafer strip that this setup can accommodate is $5 \sim 8$ cm in length and less than 2 cm in width.	22
Fig. 2.3.	(a) Linear and log-linear plot shows the $I_{DS} - V_{GS}$ characteristics of a TFET at different strain conditions for $V_{DS} = 1$ V. (b) Zoomed-in view of the $I_{DS} - V_{GS}$ curves indicated by the dashed box in (a). The legend for each curve is shown in (b). Negative and positive signs are used for compressive and tensile stress, respectively. (a) and (b) have the same legend for each curve.	24
Fig. 2.4.	Variation of $I_{DS}$ under uniaxial compressive or tensile stress. Each symbol represents a single device under different stress conditions and 8 devices are shown in this figure. Devices with $L_G$ from 1 µm to 5 µm were characterized at room temperature. For each $L_G$ , the same device was used for all stress values.	25
Fig. 2.5.	Theoretical results indicate that uniaxial tensile strain reduces the $E_G$ of Si. The inset is a schematic illustration of strain induced conduction band splitting and carrier repopulation among six valleys in Si conduction band under uniaxial tensile strain ( $\varepsilon_{tension}$ ) along [110] direction. The strain makes the carriers preferentially populate in valley 5 and 6, where the effective mass is lower	27
Fig. 2.6.	(a) $I_{DS}$ - $V_{GS}$ curves at $V_{DS}$ of 1 V, 1.3 V and 1.5 V measured at temperatures from 183 to 423 K in steps of 30 K. The arrows indicate the direction of the change of $I_{DS}$ with increasing temperature. (b) The enlarged $I_{DS}$ - $V_{GS}$ curves in the dashed box in (a) for $V_{DS}$ of 1.3 V.	29
Fig. 2.7.	Change in $I_{DS}$ as a function of temperature for $V_{GS}$ of 0 V, 2 V and 3 V. For each bias condition, $I_{DS}$ at 183 K was taken as reference for comparison. It is observed that $I_{DS}$ changes in different directions with different $V_{DS}$ when the temperature is increased	30
Fig. 2.8.	Schematic of a TFET showing the resistance components between source and drain terminals: $R_{Tunnel}$ , $R_{Channel}$ , source resistance $R_S$ , and drain resistance $R_D$ . The temperature dependence of the tunneling current is mainly affected by the voltage drop on $R_{Tunnel}$ and $R_{Channel}$ .	32

Fig. 2.9.	$\Delta I_{DS} / \Delta T$ as a function of $L_G$ at $V_{DS} = 1$ V. $\Delta I_{DS} / \Delta T$ decreases with $L_G$ , and is attributed to an increased $R_{Channel}$ which reduces the electric field at the tunneling junction for a given $V_{DS}$
Fig. 2.10.	Proposed temperature independent current biasing circuit. $V_{GS}$ of the TFET is controlled by a voltage divider and $V_{DS}$ is approximately equal to $V_{DS}$ '. The output current was measured using a high-precision current meter at the drain terminal of MP <sub>2</sub> . TFET device in this circuit has $L_G$ of 5.15 µm and width of 180 nm35
Fig. 2.11.	Temperature dependency of the current biasing with various $V_{DS}$ at $V_{GS} = 1.5$ V. At $V_{DS} = 1.7$ V, the current biasing exhibits negative temperature coefficient, whereas it exhibits positive temperature coefficient at $V_{DS} = 1$ V. The output current is almost independent on temperature at $V_{DS} = 1.3$ V
Fig. 2.12.	Temperature dependency (left) and temperature sensitivity (right) of the current biasing at $V_{DS} = 1.3$ V and $V_{GS} = 1.5$ V. A low temperature sensitivity of $\pm 120$ ppm/K is achieved
Fig. 3.1.	(a) Cross-sectional view of a TFET. (b) Energy band diagram along A-A' direction in the tunneling junction region of a TFET as indicated in (a). Increasing $E_V$ in the source and lowering $E_C$ in the channel can lead to a shorter tunneling path ( $L_{T,1} < L_{T,2}$ ), contributing to an improved drive current
Fig. 3.2.	Schematics of (a) vertical TFET with $p^+$ Si <sub>0.5</sub> Ge <sub>0.5</sub> source and (b) TFET with Si <sub>0.5</sub> Ge <sub>0.5</sub> /Si <sub>0.989</sub> C <sub>0.011</sub> source. The thin Si <sub>0.989</sub> C <sub>0.011</sub> layer underneath the Si <sub>0.5</sub> Ge <sub>0.5</sub> is undoped
Fig. 3.3.	Lateral strain $\varepsilon_{xx}$ distribution for (a) TFET control device and (b) TFET with Si <sub>0.5</sub> Ge <sub>0.5</sub> /Si <sub>0.989</sub> C <sub>0.011</sub> source for the dashed regions as indicated in Fig. 3.2. The channel regions of these two structures are highlighted in light yellow. Compressive strain is denoted by negative sign. A higher tensile strain is induced in the Si <sub>0.989</sub> C <sub>0.011</sub> layer as compared to the Si channel in the TFET control device. The tensile strain in Si <sub>0.989</sub> C <sub>0.011</sub> reduces the tunnel barrier and enhances the tunneling probability
Fig. 3.4.	Energy band alignments of (a) $Si_{0.5}Ge_{0.5}/Si$ and (b) $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}/Si$ structures. The presence of substitutional C lowers the $E_C$ of $Si_{0.989}C_{0.011}$ by 79 meV by taking consideration of the ~0.5% biaxial tensile strain in the $Si_{0.989}C_{0.011}$ layer, which can contribute to $I_{ON}$ enhancement of TFET
Fig. 3.5.	Simulated $I_{DS}$ - $V_{GS}$ curves of Si <sub>0.5</sub> Ge <sub>0.5</sub> source TFETs with different source doping profiles. The inset shows the minimum point <i>S</i> as a function of source doping profile. The diffusion of boron into the channel affects the $I_{ON}$ and <i>S</i> of the TFET

Fig. 3.6.	The energy band diagrams along source-to-channel direction for the devices in Fig. 3.5. As the source doping profile changes from 0 to 5 nm/decade, the tunneling width increases, which is responsible for the degradation of $I_{ON}$ and $S$	.49
Fig. 3.7.	Simulated transfer characteristics of TFET control device and TFET with $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$ source. A higher $I_{DS}$ is obtained by inserting a $Si_{0.989}C_{0.011}$ layer	. 50
Fig. 3.8.	Key processing steps used to fabricate TFET with $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$ source. TFET control device went through the same processing steps without the growth of the undoped $Si_{0.989}C_{0.011}$ layer.	.51
Fig. 3.9.	High-resolution XRD spectrum of a blanket Si sample with 40 nm thick Si:C layer. The substitutional carbon concentration was determined to be 1.1%. The well-defined $Si_{0.989}C_{0.011}$ peak indicates the high crystalline quality of the epitaxial $Si_{0.989}C_{0.011}$ film on Si.	.52
Fig. 3.10.	AFM measurements of the Si surface roughness after the Cl <sub>2</sub> -based plasma etch that forms the elevated source. (a) RMS surface roughness for a 5 $\mu$ m × 5 $\mu$ m area is 2.46 nm using recipe A. (b) A smooth Si surface with RMS surface roughness of 0.19 nm was obtained by reducing the RF power and substrate bias.	.53
Fig. 3.11.	(a) Top-view SEM image of a ring-type TFET with $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$ source. (b) Zoomed-in view of the region highlighted by the dashed box in (a), which shows the source pattern of the TFET	.55
Fig. 3.12.	(a) TEM image of a TFET featuring $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$ source, TaN metal gate, and $Al_2O_3$ gate dielectric. (b) The thicknesses of the epitaxial $Si_{0.5}Ge_{0.5}$ and $Si_{0.989}C_{0.011}$ layers are 13 nm and 8 nm, respectively. (c) High-resolution TEM image reveals the excellent crystalline quality of the $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}/Si$ structure.	.55
Fig. 3.13.	SIMS profiles for boron along the vertical direction in the source regions of TFETs with and without $Si_{0.989}C_{0.011}$ layer. TFET with $Si_{0.989}C_{0.011}$ layer achieves a steeper boron profile as compared to the TFET control device.	.56
Fig. 3.14.	(a) Comparison of the transfer characteristics of TFET with $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$ source and TFET control device. Both devices have $L_G$ of 7 µm. (b) The output characteristics of the same pair of devices as shown in (a).	.57
Fig. 3.15.	Energy band diagram of a TFET along source-to-drain direction for $V_{DS} = 0.05$ V and $V_{DS} = 0.6$ V. The tunneling barrier width changes with $V_{DS}$ as shown by the black and red arrows.	. 58

Fig. 3.16.	Statistical plot of <i>I</i> <sub>ON</sub> for TFET with Si <sub>0.5</sub> Ge <sub>0.5</sub> /Si <sub>0.989</sub> C <sub>0.011</sub> source	
	and TFET control device. A ~20% enhancement of $I_{ON}$ is obtained	
	due to the insertion of the $Si_{0.989}C_{0.011}$ layer between $p^+$ $Si_{0.5}Ge_{0.5}$	
	source and Si channel.	59

- **Fig. 4.6.** The RMS surface roughness for a 5  $\mu$ m × 5  $\mu$ m area is 0.54 nm, indicating that a smooth Ge surface was obtained......73

Fig. 4.7.	(a) High-resolution TEM image of 50 nm thick Ge epitaxially grown on $In_{0.53}Ga_{0.47}As$ substrate. (b) TEM image at the Ge/In_{0.53}Ga_{0.47}As interface indicated by the dashed box in (a). High quality Ge film was formed and defects were only observed at the interface
Fig. 4.8.	Raman spectra of a bulk Ge sample and an $In_{0.53}Ga_{0.47}As$ sample topped by 50 nm thick Ge film. Lorentzian functions were fitted to the spectra. The small shift of the Ge peak with respect to that of bulk Ge indicates the epitaxial Ge film is almost fully relaxed75
Fig. 4.9.	SIMS analysis of the Ge/In <sub>0.53</sub> Ga <sub>0.47</sub> As sample indicates that Ge atoms diffuse into In <sub>0.53</sub> Ga <sub>0.47</sub> As. As a result, an n-type In <sub>0.53</sub> Ga <sub>0.47</sub> As layer is formed at the Ge/In <sub>0.53</sub> Ga <sub>0.47</sub> As interface. This n-type layer enhances the lateral electric field at the tunneling junction, which can contribute to a higher TFET drive current75
Fig. 4.10.	(a) Top-view SEM image of a fabricated TFET. (b) Zoomed-in view of the same device in (a). The gate-to-source overlap $L_{OV,GS}$ of 5 µm is clearly observed. The channel length $L_{CH}$ is 8 µm. (c) TEM image of a fabricated TFET device showing the tunneling junction region
Fig. 4.11.	TEM image of the gate-to-source overlap region. Ge film has a smooth surface on the etched In <sub>0.53</sub> Ga <sub>0.47</sub> As surface
Fig. 4.12.	Schematic illustrates the band alignment between material X and Y. $\Delta E_V$ and $\Delta E_C$ between these two materials can be calculated using the technique proposed by Kraut <i>et al.</i> [139]-[140]80
Fig. 4.13.	(a) The Ge 3 <i>d</i> core-level and valence band spectra for 50 nm thick Ge on $In_{0.53}Ga_{0.47}As$ . (b) The As 3 <i>d</i> core-level and valence band spectra for $In_{0.53}Ga_{0.47}As$ reference sample. The valence band maximum is extrapolated from the intersection point between the leading edge of the valence band spectrum and the base line
Fig. 4.14.	The Ge 3 <i>d</i> and As 3 <i>d</i> core-level spectra from the Ge on $In_{0.53}Ga_{0.47}As$ sample after Ge was thinned down by Ar ion. Energy difference between the two core-levels is shown
Fig. 4.15.	The energy band alignment between Ge and $In_{0.53}Ga_{0.47}As$ is illustrated, showing the conduction band offset of $0.2 \pm 0.1$ eV and valence band offset of $0.5 \pm 0.1$ eV. The bandgap narrowing effect due to high doping concentration in Ge was taken into consideration
Fig. 4.16.	$I_{DS}$ - $V_{GS}$ characteristics of a Ge-source In <sub>0.53</sub> Ga <sub>0.47</sub> As-channel TFET with $L_{CH}$ of 8 µm. The $L_{OV,GS}$ and $L_{OV,GD}$ are 9 µm and 2 µm, respectively. The minimum point S is ~177 mV/decade. (b) $I_{DS}$ - $V_{DS}$ characteristics of the same device in (a). The device performance can be further improved by optimizing the Ge/In <sub>0.53</sub> Ga <sub>0.47</sub> As tunneling junction

Fig. 4.17.	$I_{DS}$ - $V_{GS}$ characteristics of a fabricated TFET under various temperatures ranging from 240 to 330 K in steps of 30 K
Fig. 4.18.	Arrhenius plot of $\ln(I_{OFF}/T^{3/2})$ versus $1/kT$ . The slope of the fitted line is ~0.27 eV, which corresponds to the half bandgap of Ge, indicating the off-state leakage current floor is dominated by the SRH generation-recombination current in the source side
Fig. 4.19.	Plot of $I_{DS}$ and $S$ as a function of temperature. The $I_{DS}$ increases as temperature changes from 240 to 330 K, which is mainly due to the bandgap reduction. Due to the trap-assisted tunneling, $S$ has a positive temperature dependence. The discrepancy of the $S$ at room temperature between this transistor and the one in Fig. 4.16 is due to device-to-device variation.
Fig. 5.1.	<ul> <li>(a) Key processing steps for the fabrication of a metallic S/D Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFET with low-temperature Si passivation. (b) Schematic shows the cross-sectional view of a GeSn pMOSFET.</li> <li>(c) Top-view SEM image of a fabricated GeSn pMOSFET with Si surface passivation</li></ul>
Fig. 5.2.	Schematic illustration of an UHVCVD system for Si surface passivation. After pre-gate cleaning, wafers were quickly loaded into the UHVCVD system. In the first chamber, the wafers were cleaned in SF <sub>6</sub> plasma for native oxide removal and Si passivation was performed in the second chamber. The high vacuum transfer module serves to prevent native oxide formation during wafer transfer
Fig. 5.3.	High-resolution cross-sectional TEM images of TaN/HfO <sub>2</sub> stack formed on Si passivated $Ge_{0.97}Sn_{0.03}$ substrates with (a) 90 minutes and (b) 150 minutes Si passivation. An ultrathin SiO <sub>2</sub> was formed due to the partial oxidation of the Si passivation layer. The thickness of the HfO <sub>2</sub> is ~4.3 nm
Fig. 5.4.	(a) Split <i>C</i> - <i>V</i> characteristics of the Ge <sub>0.97</sub> Sn <sub>0.03</sub> pMOSFETs with 4 and 7 ML Si surface passivation layer. Characterization frequency <i>f</i> was 300 kHz. Measured data points are plotted as symbols. The solid curves were obtained using a quantum-mechanical <i>C</i> - <i>V</i> simulator. The energy band diagrams along gate-to-channel direction of a Ge <sub>0.97</sub> Sn <sub>0.03</sub> pMOSFET in the strong inversion and accumulation regimes are shown. $E_C$ and $E_V$ in the energy band diagrams are the conduction band edge and valence band edge, respectively
Fig. 5.5.	Plot of the Si layer thickness as a function of passivation time, from which the growth rate of the Si layer is calculated to be 2.7 ML per hour
Fig. 5.6.	(a) $I_{DS}$ - $V_{GS}$ transfer characteristics of a pair of Ge <sub>0.97</sub> Sn <sub>0.03</sub> pMOSFETs with 4 and 7 ML Si passivation layer. (b) $I_{DS}$ - $V_{DS}$

	characteristics of the same pair of devices in (a). Device with 7 ML Si passivation layer exhibit a 10% enhancement in $I_{DS}$ at $V_{GS} - V_{TH}$ = $V_{DS} = -2$ V as compared to that with 4 ML Si passivation layer. (c) $G_{m,int}$ versus $V_{GS}$ at $V_{DS}$ of $-0.1$ V and $-0.5$ V for the same device in (a). Device with 7 ML Si passivation layer exhibits a significant improvement in $G_{m,int}$ as compared to that with 4 ML Si passivation layer
Fig. 5.7.	(a) Statistical plots of $I_{ON}$ for Ge <sub>0.97</sub> Sn <sub>0.03</sub> pMOSFETs with different Si passivation layer thicknesses. $I_{ON}$ is improved as the thickness of Si passivation layer increases from 4 to 7 ML. 10 devices were measured for each split. (b) $V_{TH}$ does not change with the Si passivation layer thickness. This could possibly be explained by a higher density of negative charges in the gate stack for devices with 7 ML Si passivation layer. 104
Fig. 5.8.	Plot of $\mu_{eff}$ versus $N_{inv}$ for Ge <sub>0.97</sub> Sn <sub>0.03</sub> pMOSFETs. Ge <sub>0.97</sub> Sn <sub>0.03</sub> pMOSFETs with 7 ML Si passivation layer achieve 19% ± 4% enhancement in $\mu_{eff}$ at $N_{inv}$ of $1 \times 10^{13}$ cm <sup>-2</sup> as compared to devices with 4 ML Si passivation layer. The $\mu_{eff}$ was extracted using on a total resistance slope-based approach [179]. The mobility curves were extracted using a few pair of devices
Fig. 5.9.	High-resolution XPS spectra reveal the bonding structure at the HfO <sub>2</sub> /SiO <sub>2</sub> /Si/GeSn interfaces. The grey circles show the raw data and the blue and red symbols are obtained by curve fitting. Ge $2p_{3/2}$ spectra in (a) and Sn $3d_{5/2}$ spectra in (b) show the suppression of Ge-O and Sn-O bonds, contributing to the improved interfacial quality. (c) The existence of both Si-Si and Si-O bonds indicates the Si passivation layer was partially oxidized
Fig. 5.10.	Comparison of inversion $C$ - $V$ curves among the Ge <sub>0.97</sub> Sn <sub>0.03</sub> pMOSFETs with and without PMA. Negligible differences in the gate capacitance in the inversion regime are observed110
Fig. 5.11.	$I_{DS}$ - $V_{GS}$ characteristics of the Ge <sub>0.97</sub> Sn <sub>0.03</sub> pMOSFETs with no PMA, 450 °C PMA, and 500 °C PMA. The $L_G$ and $W$ of these devices are 3 µm and 100 µm, respectively. Both drive current and S are improved for devices with PMA. In addition, PMA causes $V_{TH}$ to shift towards positive direction
Fig. 5.12.	$R_{Total}$ as a function of $L_G$ at $V_G - V_{TH}$ of - 1.2 V and $V_{DS}$ of - 0.1 V. Experimental data points are plotted using symbols. Fitted lines are drawn using dashed lines. The slight difference in the S/D series resistance could be due to process variations
Fig. 5.13.	$G_{m,int}$ for Ge <sub>0.97</sub> Sn <sub>0.03</sub> pMOSFETs with no PMA, 450 °C PMA, and 500 °C PMA. Peak $G_{m,int}$ was enhanced for the devices with PMA, indicating the improvement of the gate stack quality

- Fig. 5.14. Statistical plot of *S* for  $Ge_{0.97}Sn_{0.03}$  pMOSFETs with and without PMA. The median *S* for the devices without PMA is 227 mV/decade. For the devices with 450 °C PMA, the median *S* reduces to 158 mV/decade and it further improves to 148 mV/decade when the PMA temperature increases to 500 °C. The reduction in *S* indicates that the mid-gap interface state density decreases due to PMA.

- Fig. 5.20. AFM image shows that the RMS surface roughness of the  $Ge_{0.976}Sn_{0.024}$  film is 0.37 nm over a 10 µm × 10 µm scanning area. .... 121
- **Fig. 5.22.** (a) Ge  $2p_{3/2}$  and (b) Sn  $3d_{5/2}$  spectra obtained from XPS to investigate the interfacial chemical bonding between high-*k* dielectric and Ge<sub>0.976</sub>Sn<sub>0.024</sub>. The open squares show the raw data and the solid lines are the fitting curves. Ge-O bonds are observed in the Ge  $2p_{3/2}$  spectrum from the sample without Si passivation, whereas no Ge-O is observed in the sample with Si passivation. This provides clear evidence that Si passivation eliminates the

	formation of Ge-O bond. No Sn-O peak is observed from the Sn $3d_{5/2}$ spectra for Ge <sub>0.976</sub> Sn <sub>0.024</sub> samples with and without Si passivation. 123
Fig. 5.23.	Inversion <i>C</i> - <i>V</i> characteristics of a $Ge_{0.976}Sn_{0.024}$ nMOSFET. The large frequency dispersion indicates the existence of high density of fast trap charges in the gate stack
Fig. 5.24.	(a) $I_D - V_{GS}$ and $ I_S  - V_{GS}$ transfer characteristics of a typical Ge <sub>0.976</sub> Sn <sub>0.024</sub> nMOSFET with $L_{CH}$ of 4.5 µm. The <i>S</i> of this device is ~230 mV/decade. (b) The $ I_S  - V_{DS}$ characteristics of the same device in (a). Good saturation behavior is observed. (c) Device with Si passivation shows a higher $I_{ON}$ as compared to that with GeSnO <sub>2</sub> passivation at the same bias conditions
Fig. 5.25.	Inversion <i>C</i> - <i>V</i> characteristics of a Ge <sub>0.976</sub> Sn <sub>0.024</sub> nMOSFET with FGA. Passivation of interfacial dangling bonds and bulk traps in HfO <sub>2</sub> by hydrogen during FGA contributes to a smaller frequency dispersion as compared to device without FGA (Fig. 5.23)
Fig. 5.26.	The transfer characteristics of $Ge_{0.976}Sn_{0.024}$ nMOSFETs with and without FGA. It is observed that <i>S</i> improves from ~230 mV/decade to ~190 mV/decade by performing FGA
Fig. 5.27.	Statistical plot shows the <i>S</i> enhancement due to FGA. The mean <i>S</i> of the $Ge_{0.976}Sn_{0.024}$ nMOSFETs with FGA is 200 mV/decade. This is 10% lower as compared to that of devices without FGA128
Fig. 5.28.	Schematic of the energy band diagram along the gate-to-channel direction of a $Ge_{0.976}Sn_{0.024}$ nMOSFET in the strong inversion regime. The trapped charges can degrade the electron mobility due to Coulomb scattering
Fig. 5.29.	Plot of $R_{total}$ versus $L_{CH}$ for Ge <sub>0.976</sub> Sn <sub>0.024</sub> nMOSFETs at $V_{DS} = 0.1$ V and $V_{GS} - V_{TH} = -1$ V. The high S/D resistance limits the drive current of the transistors

## List of Symbols

Symbol	Description	Unit
$A_G$	Gate area	cm <sup>2</sup>
а	Distance between inner and outer rods	cm
С	Capacitance	F/cm <sup>2</sup>
$C_{11}$	Elastic constant	Pa
$C_{12}$	Elastic constant	Pa
$C_{acc}$	Capacitance in the accumulation layer	F/cm <sup>2</sup>
$C_D$	Depletion capacitance	F/cm <sup>2</sup>
$C_{ m HfO_2}$	Capacitance due to HfO <sub>2</sub>	F/cm <sup>2</sup>
$C_{inv}$	Capacitance in the inversion layer	F/cm <sup>2</sup>
$C_{it}$	Capacitance associated with interface traps	F/cm <sup>2</sup>
$C_{OX}$	Gate oxide capacitance	F/cm <sup>2</sup>
$C_{ m Si}$	Capacitance due to Si	F/cm <sup>2</sup>
$C_{{ m SiO}_2}$	Capacitance due to SiO <sub>2</sub>	F/cm <sup>2</sup>
$D_{it}$	Interface trap density	cm <sup>-2</sup> eV <sup>-1</sup>
Ε	Electron energy	eV
$E_C$	Energy of conduction band edge	eV
$E_{CL}$	Binding energy of the core-level electron	eV
$E_G$	Bandgap	eV
$E_V$	Energy of valence band edge	eV
f	Frequency	Hz
$F_C$	Fermi-Dirac distribution function for electron	-
$F_V$	Fermi-Dirac distribution function for hole	-
GBTBT	Band-to-band tunneling generation rate	$\mathrm{cm}^{-3}\mathrm{s}^{-1}$
$G_{m,int}$	Intrinsic transconductance	S/µm
$g_c$	Density of states in the conduction band	eV <sup>-1</sup> cm <sup>-3</sup>
$g_{v}$	Density of states in the valence band	eV <sup>-1</sup> cm <sup>-3</sup>

ħ	Reduced Planck's constant	eV∙s
I <sub>BTBT</sub>	Band-to-band tunneling current	А
ICP	Charge pumping current	А
$I_D$	Drain current	A/µm
IDS	Drain-to-source current	A/µm
I <sub>DSat</sub>	Saturation drain current	A/µm
I <sub>DS,max</sub>	Largest output current	А
I <sub>DS,min</sub>	Smallest output current	А
I <sub>DS,nom</sub>	Nominal output current	А
Ioff	Off-state current	A/µm
$I_{ON}$	On-state current	A/µm
$I_S$	Source current	A/µm
k	Boltzmann constant	eV/K
L	Distance between the two outer rods	cm
L <sub>CH</sub>	Channel length	μm
$L_G$	Gate length	μm
Lov,gd	Length of gate-to-drain overlap	μm
Lov,GS	Length of gate-to-source overlap	μm
$L_T$	Length of tunneling path	nm
$m_e^*$	Electron effective mass	kg
$m_h^*$	Hole effective mass	kg
m <sub>r</sub>	Reduced tunneling mass	kg
n	Electron concentration	cm <sup>-3</sup>
N <sub>A</sub>	Acceptor concentration	cm <sup>-3</sup>
Ninv	Inversion carrier density	cm <sup>-2</sup>
$N_D$	Donor concentration	cm <sup>-3</sup>
ni	Intrinsic carrier concentration	cm <sup>-3</sup>
$n_s$	Surface concentration of minority carrier	cm <sup>-3</sup>
PActive	Active Power	W
P <sub>Passive</sub>	Passive Power	W
$Q_f$	Fixed oxide charge	С
q	Elementary charge	С
<b>R</b> <sub>Channel</sub>	Channel resistance	Ω
$R_D$	Drain resistance	Ω

$R_S$	Source resistance	Ω
<b>R</b> <sub>total</sub>	Total resistance	Ω
R <sub>Tunnel</sub>	Tunneling junction resistance	Ω
$r_c$	Backscattering coefficient	-
S	Subthreshold swing	mV/decade
$S_{T,eff}$	Effective temperature sensitivity	ppm/K
t	Thickness	μm
Т	Temperature	Κ
$t_f$	Fall time	S
$T_{\rm max}$	Maximum of the applied temperature	Κ
$T_{\min}$	Minimum of the applied temperature	Κ
$T_{OX}$	Thickness of SiO <sub>2</sub>	nm
$t_r$	Rise time	S
V	Voltage	V
$V_a$	Voltage amplitude	V
$V_{base}$	Base level voltage	V
$V_{DD}$	Supply voltage	V
$V_{DS}$	Drain voltage	V
$V_{FB}$	Flatband voltage	V
$V_{GS}$	Gate voltage	V
$V_{leak\_floor}$	Maximum gate voltage in the off- state leakge floor region	V
$V_{TH}$	Threshold voltage	V
$\mathcal{V}_T$	Thermal velocity	m/s
W	Gate width	μm
Y	Young's modulus	Pa
У	Vertical displacement	cm
$\Delta \omega$	Raman shift	cm <sup>-1</sup>
$\Delta E_C$	Conduction band offset	eV
$\Delta E_G$	Bandgap narrowing	eV
$\Delta E_{CL}^{i}$	Core-level binding energy different between two materials at the interface	eV
$\Delta E_V$	Valence band offset	eV
$\Delta I_{DS}$	Change in drain current	$\mu A/\mu m$

$\Delta L_G$	Difference in the gate length	μm
$\Delta R_{total}$	Difference in the total resistance	Ω
Etension	Uniaxial tensile strain	-
<i>E//</i>	Biaxial tensile strain	-
$\mathcal{E}_{XX}$	Lateral strain	-
$\mu_{e\!f\!f}$	Effective mobility	$cm^2/V \cdot s$
ξ	Electric field	V/cm
$\xi_{e\!f\!f}$	Effective vertical electric field	V/cm
σ	Stress	Pa
$\sigma_n$	Capture cross section of electron	cm <sup>-2</sup>
$\sigma_p$	Capture cross section of hole	cm <sup>-2</sup>
$ au_d$	Time delay	S
$\omega_o$	Raman frequency in bulk sample	$cm^{-1}$

## List of Abbreviations

AFM	Atomic force microscopy
Ag	Silver
$Al_2O_3$	Aluminum oxide
Al	Aluminum
ALD	Atomic layer deposition
As	Arsenic
AsH <sub>3</sub>	Arsine
Au	Gold
BJT	Bipolar junction transistor
BOE	Buffered oxide etch
BTBT	Band-to-band tunneling
С	Carbon
CET	Capacitance equivalent thickness
$Cl_2$	Chlorine
CMOS	Complementary metal-oxide-semiconductor
Cu	Copper
DHF	Dilute hydrofluoric acid
DOS	Density-of-states
EOT	Equivalent oxide thickness
FB-FET	Feedback field-effect transistor
FGA	Forming gas annealing
Ga	Gallium
Ge	Germanium
GeH <sub>4</sub>	Germane
GeSn	Germanium-tin
$H_2O_2$	Hydrogen peroxide
$H_2SO_4$	Sulfuric acid
HCl	Hydrochloric acid
HfO <sub>2</sub>	Hafnium dioxide
HH	Heavy-hole
IC	Integrated circuit
I-MOS	Impact-ionization metal-oxide-semiconductor

ITRS	International Technology Roadmap for Semiconductors
LH	Light-hole
MBE	Molecular beam epitaxy
ML	Monolayer
MOCVD	Metal-organic chemical vapor deposition
MOSFET	Metal-oxide-semiconductor field-effect transistor
$N_2$	Nitrogen
NH4OH	Ammonium hydroxide
Ni	Nickel
Ni(GeSn)	Nickel stanogermanide
nMOSFET	N-channel metal-oxide-semiconductor field- effect transistor
nTFET	N-channel tunneling field-effect transistor
PECVD	Plasma enhanced chemical vapor deposition
PMA	Post metal annealing
pMOSFET	P-channel metal-oxide-semiconductor field- effect transistor
RMS	Root-mean-square
RTA	Rapid thermal annealing
sccm	Standard cubic centimeters per minute
SEM	Scanning electron microscope
$SF_6$	Sulfuric hexafluoride
Si	Silicon
Si <sub>2</sub> H <sub>6</sub>	Disilane
Si <sub>3</sub> H <sub>8</sub>	Trisilane
SiGe	Silicon-germanium
SIMS	Secondary ion mass spectrometry
SiO <sub>2</sub>	Silicon dioxide
Sn	Tin
SO	Spin-orbit-split-hole
SOI	Silicon-on-insulator
SPM	Sulfuric peroxide mixture
SRH	Shockley-Read-Hall
STT	Surface tunnel transistor

S/D	Source/drain
TaN	Tantalum nitride
TEM	Transmission electron microscope
TFET	Tunneling field-effect transistor
TMGa	Trimethylgallium
UHVCVD	Ultra-high-vacuum chemical vapor deposition
VB	Valence band
XRD	X-ray diffraction
XPS	X-ray photoelectron spectroscopy
(NH4) <sub>2</sub> S	Ammonia sulfide

### **Chapter 1**

#### Introduction

#### 1.1 Background

Continuous scaling of the complementary metal-oxide-semiconductor (CMOS) devices has allowed the number of transistors in an integrated circuit (IC) to approximately double every two years [1]. While the scaling enables higher packaging density per unit chip area and increased circuit speed, it also causes high power consumption in an IC chip, which has become a serious issue as the technology advances [2]-[3]. The power consumption of an IC has two components, active power  $P_{Active}$  and passive power  $P_{Passive}$ , which are given by

$$P_{Active} \propto V_{DD}^2 \cdot f , \qquad (1.1)$$

$$P_{Passive} \propto I_{OFF} \cdot V_{DD}, \qquad (1.2)$$

where  $V_{DD}$  is the supply voltage, *f* is the frequency of the circuit, and  $I_{OFF}$  is the offstate current of a transistor. Because both  $P_{Active}$  and  $P_{Passive}$  strongly depend on  $V_{DD}$ , scaling-down of  $V_{DD}$  is the most effective approach to reduce the power consumption. However, it should be noted that the reduction of  $V_{DD}$  alone will cause a decrease in on-state current  $I_{ON}$ . As a result, the switching speed of the circuit will be lowered as the switching speed is inversely proportional to the time delay  $\tau_d$ , which is given by

$$\tau_d \propto \frac{V_{DD}}{I_{ON}}.$$
(1.3)

Therefore,  $V_{DD}$  reduction without compromising  $I_{ON}$  is compulsory for future low power logic applications. For this purpose, two promising technical approaches are explored in this thesis. The first one is to use novel transistors with steep switching characteristics. Another approach is to use devices with high-mobility channel materials. In the following sections, the technological relevance of these two approaches will be discussed in detail.


#### **1.2** Transistor with Steep Switching Characteristics

In a conventional metal-oxide-semiconductor field-effect transistor (MOSFET), the threshold voltage  $V_{TH}$  has to be reduced in order to scale down  $V_{DD}$  without compromising  $I_{ON}$ . However, reducing  $V_{TH}$  without scaling the subthreshold swing *S* will lead to a high  $I_{OFF}$  as illustrated in Fig. 1.1. This high  $I_{OFF}$  will increase the passive power consumption according to Equation (1.2). In order to address this problem, *S* of a MOSFET should be lowered at a given  $I_{ON}$ . For a conventional n-channel MOSFET (nMOSFET) [Fig. 1.2(a)], the minimum *S* is determined by the energy distribution of electrons in the source which follows Fermi-Dirac distribution [Fig. 1.2(b)]. Mathematically, *S* is calculated by

$$S = \ln 10 \frac{kT}{q} \left( 1 + \frac{C_D + C_{it}}{C_{OX}} \right) > \ln 10 \frac{kT}{q}, \qquad (1.4)$$


where k is the Boltzmann constant, T is the temperature, q is the electronic charge,  $C_D$  is the depletion capacitance,  $C_{OX}$  is the gate oxide capacitance, and  $C_{it}$  is the

capacitance associated with interface traps. According to this Equation, the minimum *S* of a conventional MOSFET at room temperature (T = 300 K) is 60 mV/decade.



Gate Voltage V<sub>GS</sub> (Linear Scale)

**Fig. 1.1.** The black curve shows the drain current - gate voltage  $(I_{DS} - V_{GS})$  characteristics of an unscaled MOSFET. As  $V_{DD}$  scales down,  $V_{TH}$  needs to be reduced in order to maintain the on-state current  $I_{ON}$  at the same gate overdrive  $(V_{DD} - V_{TH} = V_{DD} - V_{TH})$ . However, scaling-down of  $V_{DD}$  and  $V_{TH}$  without reducing S will cause a high  $I_{OFF}$  as illustrated by the blue curve. The green curve indicates that the S of the transistor has to be reduced to maintain a low  $I_{OFF}$ .




**Fig. 1.2.** (a) Schematic of a conventional n-channel MOSFET. (b) The energy band diagram along the source-to-drain direction when the MOSFET is at on-state. Fermi-Dirac distribution of the electron concentration in the energy scale n(E) in the source region is illustrated. The electrons in the high energy tail can surmount the energy barrier between source and channel, causing the *S* of a MOSFET to be higher than 60 mV/decade at room temperature.  $E_C$  and  $E_V$  are the energies of conduction band edge and valence band edge, respectively.

To achieve S smaller than 60 mV/decade, novel transistors with steep switching characteristics have been proposed and explored recently, such as impactionization metal-oxide-semiconductor (I-MOS) device [4]-[7], feedback field-effect transistor (FB-FET) [8]-[9], mechanical gate field-effect transistor [10]-[12], and tunneling field-effect transistor (TFET) [13]-[67]. However, some disadvantages are identified for the first three candidates, which hinder their application in circuits. For I-MOS, rapid device degradation remains a concern due to the carrier trapping and creation of interface states over time. In FB-FET, the static power consumption is high as the  $p^+$ -i- $n^+$  diode works in the forward bias regime [8]-[9]. For mechanical gate field-effect transistor, the high operating voltage and intrinsic delay limit its potential applications. In contrast to these three device designs, TFET exploits the gate-controlled band-to-band tunneling (BTBT) mechanism to achieve an S less than 60 mV/decade at room temperature. It is projected that  $V_{DD}$  of TFET can be well below 0.5 V based on theoretical calculations [51], [48]-[49], [67]. Besides the low  $V_{DD}$ , TFET can offer extremely low off-state current. These two merits make TFET the most promising candidate for future ultra-low power applications. In this thesis work, TFET is explored as one approach (device with steep switching characteristics) to address the power consumption issue.

#### 1.2.1 Development of Tunneling Field-Effect Transistor


The phenomenon of BTBT was discovered by Leo Esaki in 1957 [68]. Following the discovery, there has been considerable work done since the 1970s to investigate tunneling transistors. The first lateral surface tunnel transistors (STTs) were proposed by Baba and Uemura based on III-V compound semiconductors in 1992 [69]-[70]. Similar STTs based on silicon (Si) were then demonstrated by Reddick [71] in 1995 and by Koga [72] in 1999. However, both I<sub>ON</sub> and S of the fabricated devices were very poor. In 2004, Bhuwalka [13] reported a vertical Si TFET employing a heavily doped  $p^+$  delta layer at the tunneling junction, and demonstrated enhanced I<sub>ON</sub> and steeper S. After that, many studies on Si- or germanium (Ge)-based TFETs have been reported [14],[16]-[17],[20],[22]-[24],[27],[29], [32]-[39] and devices with sub-60 mV/decade S were demonstrated [16],[33],[36]-[37],[39]. At the same time, a number of simulation works on the device design and physical understanding of TFET were performed [15],[18]-[19],[21],[25]-[26],[28], [30]-[31]. Recently, TFETs based on small bandgap III-V materials have attracted attention [47],[50],[52]-[55],[57]-[65]. The transfer characteristics of the key published experimental n-channel and p-channel TFETs are summarized in Fig. 1.3.



**Fig. 1.3.** The transfer characteristics of the key published experimental (a) n-channel TFETs and (b) p-channel TFETs.

#### 1.2.2 Working Principle of TFET and Band-to-Band Tunneling

TFET is essentially a gated p-i-n diode, which works on the principle of gatecontrolled band-to-band tunneling. Fig. 1.4(a) shows the schematic of an n-channel TFET (nTFET). In an nTFET, the source and drain are doped asymmetrically with ptype and n-type dopants, respectively. The gate controls the length of the tunneling



**Fig. 1.4.** (a) Schematic shows the structure of an n-channel TFET. (b) Simulated energy band diagrams at on-state ( $V_{GS} = 1.2$  V) and off-state ( $V_{GS} = 0$  V) along the source-to-drain direction as indicated by the dashed line A-A' in (a). For this simulation, the device parameters used were: acceptor concentration in the source  $N_A = 1 \times 10^{20}$  cm<sup>-3</sup>, donor concentration in drain  $N_D = 1 \times 10^{20}$  cm<sup>-3</sup>, body doping  $N_A = 1 \times 10^{16}$  cm<sup>-3</sup>, equivalent oxide thickness (EOT) = 0.8 nm, and  $L_G = 1 \mu$ m.

path  $L_T$  and hence the tunneling current. Fig. 1.4(b) shows the simulated energy band diagrams of a TFET at both off- and on-states along the line of A - A' in Fig. 1.4(a). In the absence of gate bias,  $L_T$  is large and  $I_{OFF}$  is determined by the reverse biased pi-n leakage current. When a positive gate potential is applied, the energy bands in the channel region are lowered and  $L_T$  is reduced. Thus valence electrons in the source region will tunnel into the conduction band in the channel, forming the tunneling current [Fig. 1.4(b)].

BTBT is a quantum-mechanical phenomenon, where the valence electrons can tunnel through the forbidden energy gap to the conduction band and leave holes in the valence band. The BTBT generation rate  $G_{BTBT}$  can be estimated using Kane's model [73]

$$G_{BTBT} = A \frac{\xi^2}{\sqrt{E_G}} \exp\left(-B \frac{E_G^{3/2}}{\xi}\right), \qquad (1.5)$$

where  $\xi$  is the electric field and  $E_G$  is the bandgap.  $A = \frac{q^2 m_r^{1/2}}{18\pi\hbar^2}$  and  $B = \frac{\pi m_r^{1/2}}{2q\hbar}$ , where  $\hbar$  is the reduced Planck's constant, and  $m_r$  is the reduced tunneling mass.  $m_r$  is related to the electron effective mass  $m_e^*$  and hole effective mass  $m_h^*$  by  $\frac{1}{m_r} = \frac{1}{m_e^*} + \frac{1}{m_h^*}$ .

The tunneling current  $I_{BTBT}$  depends on the  $G_{BTBT}$  and the relationship governing  $I_{BTBT}$  and  $G_{BTBT}$  is given by [74]

$$I_{BTBT} \propto \int_{E_V}^{E_C} [F_V(E) - F_C(E)] g_c(E) g_v(E) \cdot G_{BTBT} \cdot dE, \qquad (1.6)$$

where *E* is the electron energy,  $F_C(E)$  and  $F_V(E)$  are the Fermi-Dirac distribution functions for electrons and holes, respectively;  $g_c(E)$  and  $g_v(E)$  are the density of states in the conduction band and the valence band, respectively. Therefore, a high electric field at the tunneling junction and materials with small bandgap are required to achieve high  $G_{BTBT}$  and  $I_{BTBT}$ .

#### 1.2.3 Design Considerations of TFET

Although TFETs have been experimentally realized by many groups, the  $I_{ON}$  of TFETs still cannot meet the drive current requirement in the International Technology Roadmap for Semiconductors (ITRS) for low power logic applications [75]. Research efforts to further improve the  $I_{ON}$  of TFETs and, at the same time, realize sub-60 mV/decade *S* are required. The key design considerations of TFET are summarized in Fig. 1.5. In the following sub-sections, each of the key design considerations will be discussed.





Fig. 1.5. Schematic illustrates the key challenges and design considerations for TFET.

#### 1.2.3.1 Material Engineering

According to Kane's model in Equation (1.5),  $G_{BTBT}$  has an exponential dependence on the  $E_G$  of the material at the tunneling junction. To achieve high  $G_{BTBT}$  and  $I_{ON}$ , a material with small  $E_G$  is preferred, such as Ge ( $E_G = 0.66 \text{ eV}$ ) and III-V materials (for example, InAs with  $E_G$  of 0.35 eV). However,  $E_G$  of the channel material should not be too small; otherwise, the TFET may suffer from a high off-state leakage current.

Considering the requirements discussed above, employing a heterostructure with staggered (or type II) band alignment at the tunneling junction is a promising approach to realize TFET with high  $I_{ON}$  and small S. Compared with a homostructure, a heterostructure with staggered band alignment can reduce the  $L_T$ , leading to a higher tunneling current as illustrated in Fig. 1.6. In addition, a low  $I_{OFF}$  can be achieved by using a channel material with a large  $E_G$ . In this thesis, TFETs with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub>/Si and Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructures are fabricated and their electrical characteristics are investigated in detail.

Besides the staggered band alignment, direct BTBT is also desired to achieve a high *I*<sub>ON</sub>. It was reported that the tunneling probability of direct BTBT is higher than that of indirect BTBT [76]. This is because indirect BTBT requires the assistance of phonons for the conservation of momentum. For the TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructure, direct BTBT is achieved as the In<sub>0.53</sub>Ga<sub>0.47</sub>As in the channel is a direct bandgap material. Therefore, valence band electrons in the Ge source can tunnel directly into the conduction band in In<sub>0.53</sub>Ga<sub>0.47</sub>As channel without the assistance of phonons.



**Fig. 1.6.** Schematic of energy band diagrams along source-to-drain direction at the tunneling junction regions in two TFETs. The first TFET has a homojunction where the tunneling path length is  $L_{T,1}$ . The second TFET has a heterojunction with staggered band alignment, and the tunneling path length  $L_{T,2}$  is smaller than  $L_{T,1}$  under the same bias condition.

### 1.2.3.2 Source Engineering

In addition to the requirement of small  $E_G$ , a high electric field at the tunneling junction is also required to achieve a high  $I_{ON}$ . Processing techniques, such as dopant steepening implant [32] and dopant segregation [33], have been demonstrated to realize an abrupt source doping profile and a high electric field at the tunneling junction. In addition, the p<sup>+</sup> doping concentration in the source should be sufficiently high to achieve a small *S* and a high  $I_{ON}$  [19]. In the design of TFETs with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub>/Si and Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructures, the requirements of abrupt doping profile and high source doping concentration are taken into consideration. Strain engineering of the source/channel interface can also be employed to boost the  $I_{ON}$  of TFETs, as strain causes the splitting of the energy bands and reduces  $L_T$  [29],[77]. In this thesis, the strain dependence of the tunneling current is investigated, which provides important guidance on how TFETs should be strain-engineered.

#### 1.2.3.3 Drain Engineering

The doping concentration in the drain region needs to be carefully designed. A high doping concentration is required to achieve a low series resistance in the drain region. However, high doping concentration can cause ambipolar phenomenon due to the drain-side tunneling, leading to a high  $I_{OFF}$  [19],[24],[78]. Therefore, drain doping concentration should be optimized to suppress the ambipolar behavior and yet achieve acceptable series resistance. In addition, the defect density at the drain-body junction should be minimized to suppress  $I_{OFF}$ .

#### **1.3** Transistor with High-Mobility Channel Material

As discussed in Section 1.1, the other technical approach to achieve  $V_{DD}$  reduction without compromising  $I_{ON}$  is to adopt MOSFETs with high-mobility channel materials. As transistors are scaled into deep sub-100 nm regime, quasi-ballistic transport dominates the drive current of the devices. In quasi-ballistic regime, the saturation drain current  $I_{Dsat}$  of a MOSFET is limited by the thermal injection velocity and is given by [79]

$$I_{Dsat} = C_{OX} W v_T \left( \frac{1 - r_c}{1 + r_c} \right) (V_{GS} - V_{TH}), \qquad (1.7)$$

where *W* is the gate width of a transistor,  $v_T$  is the thermal injection velocity, and  $r_c$  is the backscattering coefficient. It has been found that a higher low field effective mobility  $\mu_{eff}$  contributes to a larger  $v_T$  [80]. Therefore, it is desired to incorporate materials with high  $\mu_{eff}$  to achieve a high  $I_{Dsat}$  as transistors scale down. For example, Ge and III-V compound semiconductors are good candidates for this approach.

The bulk carrier mobilities of some common semiconductors are listed in Table 1.1. Among all the semiconductors, Ge offers the highest hole mobility (1900 cm<sup>2</sup>/V·s) and decent electron mobility (3900 cm<sup>2</sup>/V·s). Recently, germanium-tin (Ge<sub>1-x</sub>Sn<sub>x</sub>) has attracted great interests as it has even higher carrier mobility than Ge due to the incorporation of substitutional tin (Sn) [81]. Ge- or Ge<sub>1-x</sub>Sn<sub>x</sub>-based group IV materials have better compatibilities with the current Si CMOS processing technologies, as compared to III-V compound semiconductors. This enables easier integration of Ge or Ge<sub>1-x</sub>Sn<sub>x</sub> into current Si platform and helps to reduce the cost of

Material Properties	Si	Ge	GaAs	InAs	InSb
Electron Mobility (cm²/V·s)	1600	3900	9200	40000	77000
Hole Mobility (cm²/V·s)	430	1900	400	500	850

 Table 1.1.
 Electron and hole mobilities of some common semiconductors at room temperature.

introducing new materials. Therefore,  $Ge_{1-x}Sn_x$  MOSFETs are developed as another technical option (device with high-mobility channel material) to reduce the high power consumption of an IC chip.

For  $Ge_{1-x}Sn_x$  MOSFETs, one of the most critical issues is the poor quality of the native oxides of  $Ge_{1-x}Sn_x$  as compared with silicon dioxide (SiO<sub>2</sub>) in Si MOSFETs. The high interface trap density  $D_{it}$  in the gate stack causes Fermi-level pinning, increases *S*, degrades the carrier mobility, and creates reliability issues. To fully exploit the benefits of  $Ge_{1-x}Sn_x$  alloy, a high-quality and thermodynamically stable gate stack has to be realized.

Surface passivation techniques have been developed to improve the gate dielectric and Ge<sub>1-x</sub>Sn<sub>x</sub> interface quality. Ge<sub>1-x</sub>Sn<sub>x</sub> p-channel MOSFETs (pMOSFETs) with low-temperature Si surface passivation have been demonstrated [82]-[84]. For Si passivated Ge<sub>0.947</sub>Sn<sub>0.053</sub> pMOSFETs, a hole mobility of 220 cm<sup>2</sup>/V·s at an effective vertical electric field  $\xi_{eff}$  of 1 MV/cm has been achieved, which is ~55% higher than that of Ge pMOSFETs [82]. Ge<sub>0.958</sub>Sn<sub>0.042</sub> pMOSFETs with aqueous ammonia sulfide [(NH<sub>4</sub>)<sub>2</sub>S] passivation were also reported with a high peak hole mobility of 509 cm<sup>2</sup>/V·s [85]. However, the hole mobility of GeSn pMOSFET with (NH<sub>4</sub>)<sub>2</sub>S passivation at high electric field is much lower than that with Si passivation.

Therefore, Si passivation is a promising surface treatment technique for  $Ge_{1-x}Sn_x$  pMOSFETs. In this thesis, further optimization of the electrical performance of Si passivated  $Ge_{1-x}Sn_x$  pMOSFETs is explored by varying the Si passivation layer thickness and post metal annealing condition.

Although  $Ge_{1-x}Sn_x$  pMOSFETs with high drive current have been realized, the performance of  $Ge_{1-x}Sn_x$  nMOSFETs is still poor and surface passivation techniques are still not well developed. There are only few studies on  $Ge_{1-x}Sn_x$  nMOSFETs to The Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFET demonstrated by Han et al. [86] employed date. GeSnO<sub>2</sub> surface passivation formed by a rapid thermal oxidation (RTO) process at  $400^{\circ}$ C. However, Sn condensation may occur in this process, which can affect the inversion carrier mobility and the S of the transistor. GeSn nMOSFETs with Ge capping layer and ozone oxidation were also demonstrated [87]-[88]. Although  $D_{it}$  is reduced significantly with the addition of the Ge capping layer, the drive currents of the reported  $Ge_{1-x}Sn_x$  nMOSFETs are still much lower than that of  $Ge_{1-x}Sn_x$ pMOSFETs. Therefore, further improvement in the drive current of  $Ge_{1-x}Sn_x$ nMOSFETs is needed. This requires the development of advanced surface passivation techniques to achieve high-quality gate stack.

### **1.4 Objectives of Research**

The main objective of this thesis is to explore various technology options to enable the reduction of  $V_{DD}$  in an IC chip for future technology nodes. This is achieved by employing transistors with novel structure (TFET) and high-mobility MOSFETs (Ge<sub>1-x</sub>Sn<sub>x</sub> MOSFETs). In TFET, the device physics such as the temperature and strain dependence of the tunneling current is studied. TFETs with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub>/Si and Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructures are fabricated and characterized, which are promising structures to achieve high  $I_{ON}$  and steep *S*. In Ge<sub>1-x</sub>Sn<sub>x</sub> MOSFETs, gate stack optimization for Si passivated Ge<sub>1-x</sub>Sn<sub>x</sub> pMOSFETs is investigated by varying the Si passivation layer thickness and post metal annealing condition. Ge<sub>1-x</sub>Sn<sub>x</sub> nMOSFETs with Si passivation are also demonstrated. The results of this thesis are part of the research efforts in  $V_{DD}$  reduction to sustain the continuous development of the semiconductor industry.

# **1.5** Outline of Thesis

The main technical contents discussed in this thesis are documented in four Chapters.

Chapter 2 reports the effects of strain and temperature on the tunneling current and discusses the underlying device physics. Based on the unique temperature dependence of the tunneling current, a current biasing circuit employing TFET is proposed, which can achieve a low temperature sensitivity. Chapter 3 explores the source/channel interface engineering for TFETs with  $Si_{0.5}Ge_{0.5}$ -source and Si-channel by inserting an undoped  $Si_{0.989}C_{0.011}$  layer underneath the  $Si_{0.5}Ge_{0.5}$ -source. Finite element simulation is employed to examine the strain distribution in the  $Si_{0.989}C_{0.011}$  layer and the effects of this layer on the  $I_{ON}$  and S of TFETs are investigated. The presence of the strain in the  $Si_{0.989}C_{0.011}$  layer increases the conduction band offset between  $Si_{0.5}Ge_{0.5}$  and  $Si_{0.989}C_{0.011}$  layer, which effectively reduces the tunneling barrier. In addition, the  $Si_{0.989}C_{0.011}$  layer suppresses boron diffusion, which helps to realize a steeper boron profile. Electrical results of the fabricated transistors are discussed in detail to affirm the effectiveness of the inserted  $Si_{0.989}C_{0.011}$  layer.

Chapter 4 investigates TFETs with novel Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterojunction as the tunneling junction. Device concept is explained and the advantages of TFETs with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterojunction are demonstrated using simulation. Process integration and fabrication of such TFETs are described. The band alignment between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As is measured to identify the band offset between these two materials. The electrical performance of the devices is discussed and the device physics is analyzed by performing multi-temperature measurements.

Chapter 5 summarizes the results of  $\text{Ge}_{1-x}\text{Sn}_x$  MOSFETs with low-temperature Si passivation. The effects of Si passivation layer thickness and post metal annealing temperature on the *I*<sub>ON</sub>, *S*, and  $\mu_{eff}$  of Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs are discussed. Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs with low-temperature Si passivation are demonstrated for the first time. The device performance is benchmarked with those passivated using GeSnO<sub>2</sub>. The main issues of the Ge<sub>1-x</sub>Sn<sub>x</sub> nMOSFETs and possible methods to further improve the  $I_{ON}$  of the devices are discussed.

An overall conclusion and possible future work are furnished in Chapter 6.

# Chapter 2

# Study of Strain and Temperature Dependence of Tunneling Current for Tunneling Field-Effect Transistor (TFET)

# 2.1 Introduction

As discussed in Chapter 1, the device physics of tunneling field-effect transistor (TFET) is different from that of metal-oxide-semiconductor field-effect transistor (MOSFET). Efforts have been devoted to device structure and material optimization the ION of TFET to boost on-state current [14]-[16],[19],[21],[44],[71],[89]-[92], but there is still a lack of investigation into TFET device physics. There are only a few reports of the dependence of TFET characteristics on stress or strain [30], [77], [93]-[94]. There is also lack of systematic study on the temperature dependence of the electrical characteristics of TFET [50].


In this Chapter, we report the first study of the dependence of the electrical characteristics of TFET on strain under various bias conditions, as well as an examination of the underlying physics of the TFET device by observing the dependence of its current on temperature [29]. Knowing the dependence of TFET performance on applied stress would provide important guidance on how it can be

strain-engineered and also lead to improved understanding of the band-to-band tunneling mechanism. In addition, a temperature independent current biasing circuit, which exploits the unique temperature dependence of TFET, was explored. The proposed circuit can achieve a low temperature sensitivity within  $\pm$  120 ppm/K.

# 2.2 Strain Dependence of Tunneling Current

Double-gate n-channel TFETs as shown in Fig. 2.1 were used for this study. The TFETs were fabricated by a former Ph.D student (Dr. Eng-Huat Toh) in Prof. Yeo's group. For the work in Sections 2.2 and 2.3, the contribution of the author of this thesis is in the characterization and physical study, and not in the device fabrication.


The TFETs were fabricated on 8-inch (001)-oriented silicon (Si)-on-insulator (SOI) substrates, and have gate lengths  $L_G$  ranging from 1 to 5 µm. After a reactive ion etch step to define the Si fins, a portion of the silicon dioxide (SiO<sub>2</sub>) beneath the fin was etched to facilitate the formation of top-and-bottom gates. After pre-gate cleaning, thermal oxidation at 850 °C was used to form 3 nm SiO<sub>2</sub> gate dielectric. A 100 nm poly-Si film was then deposited by low-pressure chemical vapor deposition system and patterned to form the gate electrode. Photolithography was performed to open the source region. BF<sub>2</sub><sup>+</sup> implantation with a dose of  $1 \times 10^{15}$  cm<sup>-2</sup> and an energy of 7 keV was done to form the source. Drain was formed by masked As<sup>+</sup> implantation with a dose of  $5 \times 10^{14}$  cm<sup>-2</sup> and an energy of 6 keV. Dopant activation




**Fig. 2.1.** (a) Schematic of a double-gate TFET. (b) TEM image of a TFET device with  $L_G$  of 1 µm measured in this experiment. The source-to-drain orientation of the TFET is along [110] direction. Thickness of thermal SiO<sub>2</sub> gate dielectric  $T_{OX}$  is 3 nm. 100 nm poly-Si gate electrode was formed by low-pressure chemical vapor deposition. (c) TEM image of the gate stack indicated by the dashed box in (b). The thickness of the body Si is 25 nm as measured from the TEM image. The top and bottom gates are connected together.

was carried out using rapid thermal annealing (RTA) system at 950 °C for 30 s. After that, 20 nm thick silicon nitride layer was deposited to form the gate spacers. Nickel silicide was formed by depositing 10 nm nickel and annealing at 450 °C for 30 s.

Finally, aluminum contacts were formed. Fig. 2.1(a) shows the schematic of a double-gate TFET measured in this experiment. Transmission electron microscope (TEM) analysis was performed along A-A' direction and the cross-sectional view of the TFET is shown in Fig. 2.1(b). The channel orientation of the TFET is along [110] direction. Fig. 2.1(c) shows the zoomed-in view of the gate stack indicated by the dashed box in Fig. 2.1(b), from which the top and bottom gates can be clearly observed. The thickness of the body Si is 25 nm as measured from the TEM image.



**(a)** 



**(b)** 


**Fig. 2.2.** (a) Image of the four-point wafer bending apparatus. (b) Schematic of the wafer bending apparatus along A-A' direction as indicated in (a). Tensile stress is applied to the wafer strip as illustrated. With the same setup, compressive stress can also be applied by bending the wafer strip in opposite direction. The dimension of the wafer strip that this setup can accommodate is  $5 \sim 8$  cm in length and less than 2 cm in width.

To evaluate the impact of strain on TFET  $I_{DS}$  -  $V_{GS}$  characteristics, mechanical stress along the channel direction [110] was applied through a four-point wafer bending apparatus as illustrated in Fig. 2.2. The stress  $\sigma$  in the horizontal direction can be calculated by measuring the vertical displacement of the wafer strip using


$$\sigma = \frac{YLty}{4a^2 \left(\frac{L}{2} - \frac{2a}{3}\right)},\tag{2.1}$$

where Y is the Young's modulus, L is the distance between the two outer rods, a is the distance between the inner and outer rods, t is the total thickness of the sample and y is the vertical displacement of the wafer strip, which was measured during the experiment. The stress applied ranged from - 500 MPa (compressive) to 500 MPa (tensile).

Strain dependence of the tunneling current is shown in Fig. 2.3. Fig. 2.3(a) shows the  $I_{DS}$  -  $V_{GS}$  characteristics of a TFET with  $L_G$  of 1 µm under different strain conditions at a drain voltage  $V_{DS} = 1$  V. Fig. 2.3(b) is a zoomed-in view of the  $I_{DS}$  -  $V_{GS}$  curves indicated by the dashed box in Fig. 2.3(a). The  $\Delta I_{DS} / I_{DS}$  in Fig. 2.4 represents the fractional change in  $I_{DS}$  due to stress. When tensile stress is applied,  $\Delta I_{DS} / I_{DS}$  decreases in the low stress regime followed by a large increase at larger stress. A 4%  $I_{DS}$  enhancement is observed at a tensile stress of 500 MPa. However, a decrease in  $I_{DS}$  is observed when compressive stress is applied.



**Fig. 2.3.** (a) Linear and log-linear plot shows the  $I_{DS}$  -  $V_{GS}$  characteristics of a TFET at different strain conditions for  $V_{DS} = 1$  V. (b) Zoomed-in view of the  $I_{DS}$  -  $V_{GS}$  curves indicated by the dashed box in (a). The legend for each curve is shown in (b). Negative and positive signs are used for compressive and tensile stress, respectively. (a) and (b) have the same legend for each curve.



**Fig. 2.4.** Variation of  $I_{DS}$  under uniaxial compressive or tensile stress. Each symbol represents a single device under different stress conditions and 8 devices are shown in this figure. Devices with  $L_G$  from 1 µm to 5 µm were characterized at room temperature. For each  $L_G$ , the same device was used for all stress values.


To explain the stress effect, we need to consider energy band splitting and carrier redistribution. Tensile stress or strain lifts the six-fold degeneracy at the conduction band minima in Si by lowering the two-fold perpendicular valleys ( $\Delta_2$ ) with respect to the four-fold in-plane valleys ( $\Delta_4$ ). At the same time, the strain also splits the degenerate valence band into heavy-hole (HH), light-hole (LH) and spin-orbit-split-hole (SO) bands with the LH band being shifted up [95]. Therefore, the bandgap  $E_G$  of Si is effectively reduced. Fig 2.5 plots the indirect  $E_G$  of Si as a function of strain. The reduction in  $E_G$  at stress of 500 MPa along [110] direction can be estimated to be around 40 meV [96]-[98], which contributes to the enhancement of  $I_{DS}$ . As the TFET devices being characterized have long channels, the effect of strain

on the channel region should also be considered. In the channel region, splitting in the conduction band causes the carriers to preferentially occupy  $\Delta_2$  valley which has a light mass for carrier transport on the (100) surface [99], resulting in enhanced electron mobility and hence a larger  $I_{DS}$ . The  $I_{ON}$  for a TFET is directly related to band-to-band tunneling generation rate  $G_{BTBT}$ , as given by Kane's model [73],

$$G_{BTBT} = A \frac{\xi^2}{\sqrt{E_G}} \exp\left(-B \frac{E_G^{3/2}}{\xi}\right), \qquad (2.2)$$

where  $\xi$  is the electric field,  $E_G$  is the bandgap.  $A = \frac{e^2 m_r^{1/2}}{18\pi\hbar^2}$  and  $B = \frac{\pi m_r^{1/2}}{2e\hbar}$ , where *e* is the electronic charge,  $\hbar$  is the reduced Planck's constant, and  $m_r$  is the reduced tunneling mass. A relationship governing  $m_r$  and the electron effective mass  $m_e^*$  and hole effective mass  $m_h^*$  is given by  $\frac{1}{m_r} = \frac{1}{m_e^*} + \frac{1}{m_h^*}$ . Stress affects  $G_{BTBT}$  mainly through its impact on *B* and  $E_G$ , since *A* is a pre-factor while both *B* and  $E_G$  are in the exponent in Equation (2.2). Reduction in  $m_e^*$  and  $m_h^*$  causes *B* to decrease, which also contributes to  $I_{DS}$  enhancement. However, there is an initial decrease in  $I_{DS}$  at tensile stress below 300 MPa. This may be caused by a reduction in carrier densityof-states (DOS) [100], which can reduce the number of available carriers for tunneling from the source side. This mechanism could possibly cause a  $I_{DS}$  reduction

at low tensile stress.




**Fig. 2.5.** Theoretical results indicate that uniaxial tensile strain reduces the  $E_G$  of Si. The inset is a schematic illustration of strain induced conduction band splitting and carrier repopulation among six valleys in Si conduction band under uniaxial tensile strain ( $\varepsilon_{tension}$ ) along [110] direction. The strain makes the carriers preferentially populate in valley 5 and 6, where the effective mass is lower.

Similarly,  $E_G$  is also reduced with uniaxial compressive strain as discussed in [101]-[102]. However, DOS is reduced in the presence of compressive strain along the [110] direction. More importantly, the  $\Delta_4$  valleys with a higher effective mass move down in energy, leading to reduced electron mobility. Consequently, for a given  $I_{DS}$ , the voltage drop across the channel increases. This causes the electric field at the tunneling junction and hence the tunneling current to decrease for a given  $V_{DS}$ .


# 2.3 Temperature Dependence of Tunneling Current

The working principle of TFET is different from that of MOSFET, thus it is a very interesting study to investigate the effect of temperature on the electrical characteristics of TFET. This study is very important for understanding the physics of TFET. The devices employed for this study are from the same batch as those for the study of strain effect. Electrical characterization was performed at temperatures ranging from 183 to 423 K in steps of 30 K.

Fig. 2.6 shows the  $I_{DS} - V_{GS}$  characteristics of a TFET under various temperatures at  $V_{DS}$  of 1 V, 1.3 V, and 1.5 V. At  $V_{DS}$  of 1 V,  $I_{DS}$  increases monotonically with increasing temperature. However, when  $V_{DS}$  is 1.5 V,  $I_{DS}$ decreases with increasing temperature. Fig. 2.7 plots the change in  $I_{DS}$  as a function of temperature at various  $V_{GS}$  and  $V_{DS}$ . It clearly indicates that on-state tunneling current exhibits a positive temperature dependence at low drain bias condition ( $V_{DS} =$ 1 V), while the opposite behavior was observed when  $V_{DS} = 1.5$  V. When the device temperature is increased, enhancement of  $I_{DS}$  at  $V_{DS} = 1$  V results from bandgap narrowing of Si, while the reduction in  $I_{DS}$  at  $V_{DS} = 1.5$  V is attributed to a decrease in electric field at the tunneling junction.



**Fig. 2.6.** (a)  $I_{DS} - V_{GS}$  curves at  $V_{DS}$  of 1 V, 1.3 V and 1.5 V measured at temperatures from 183 to 423 K in steps of 30 K. The arrows indicate the direction of the change of  $I_{DS}$  with increasing temperature. (b) The enlarged  $I_{DS} - V_{GS}$  curves in the dashed box in (a) for  $V_{DS}$  of 1.3 V.



**Fig. 2.7.** Change in  $I_{DS}$  as a function of temperature for  $V_{GS}$  of 0 V, 2 V and 3 V. For each bias condition,  $I_{DS}$  at 183 K was taken as reference for comparison. It is observed that  $I_{DS}$  changes in different directions with different  $V_{DS}$  when the temperature is increased.

The temperature dependence of  $I_{DS}$  at  $V_{DS} = 1$  V is discussed first. When the TFET is turned on, e.g. at  $V_{GS}$  of 2 or 3 V,  $I_{DS}$  increases with increasing temperature at  $V_{DS}$  of 1 V. This is attributed to  $E_G$  reduction of Si as temperature changes. The dependence of  $E_G$  on temperature T is given by [74]


$$E_G(T) = E_G(0) - \frac{\alpha T^2}{T + \beta}, \qquad (2.3)$$

where  $\alpha$  and  $\beta$  are material-dependent constants and  $E_G(0)$  is the limiting value of the bandgap at zero Kelvin. For Si,  $\alpha$  and  $\beta$  are  $4.73 \times 10^{-4}$  eV/K and 636 K, respectively. As *T* is increased,  $E_G$  is reduced. When *T* is increased from 183 to 423 K, the reduction of  $E_G$  is 61 meV. The exponential factor in Equation (2.2) predominantly determines the dependence of  $G_{BTBT}$  on  $E_G$  and is responsible for the enhancement in  $I_{DS}$  with  $E_G$  reduction. At an electric field of 2 MV/cm in Equation (2.2),  $G_{BTBT}$  is increased by 3 times when  $E_G$  is reduced from 1.151 to 1.090 eV. This amount of enhancement in  $G_{BTBT}$  agrees with the  $I_{DS}$  enhancement as shown in Fig. 2.6(a). At  $V_{GS} = 0$  V (i.e. off-state),  $I_{DS}$  is constituted by a leakage current and its change with temperature is mainly contributed by thermal generation in the depletion region, and is much smaller than the change in  $I_{DS}$  at  $V_{GS}$  of 2 or 3 V (on-state). In fact, for  $V_{GS}$ below the turn-on or threshold voltage  $V_{TH}$ , tunneling is negligible due to the large tunnel barrier width, and  $I_{DS}$  is insensitive to temperature.  $E_G$  reduction due to temperature does not effectively modulate a non-tunneling  $I_{DS}$ . Conversely, for  $V_{GS}$ above  $V_{TH}$ , carriers tunnel from the valence band to the conduction band through a tunnel barrier, and a reduced  $E_G$  leads to appreciable increase in tunneling probability and  $I_{DS}$ .


The temperature dependence of  $I_{DS}$  at  $V_{DS} = 1.5$  V is discussed next, in which  $I_{DS}$  decreases with temperature at on-state. It should be noted that the on-state  $I_{DS}$  or  $I_{ON}$  is several times higher at  $V_{DS} = 1.5$  V than that at  $V_{DS} = 1.0$  V [Fig. 2.6(a)], and therefore the resistance due to carrier transport through the channel becomes important. Since at  $V_{DS} = 1.5$  V,  $I_{ON}$  is larger than that at  $V_{DS} = 1$  V, the voltage drop across the resistance of the channel  $R_{Channel}$  is also greater. We have to consider the series resistance associated with the tunneling junction  $R_{Tunnel}$  and  $R_{Channel}$  as illustrated in Fig. 2.8. At sufficiently large  $I_{ON}$ , the voltage drop across  $R_{Channel}$  can affect the tunneling current and its effect becomes significant as  $V_{DS}$  gets larger. As temperature increases,  $R_{Channel}$  increases due to a decrease in carrier mobility, resulting in a reduced voltage drop and peak electric field at the tunneling junction.

This reduces the tunneling current and can dominate over the effect of bandgap reduction. The  $I_{DS}$  at  $V_{DS} = 1.5$  V in Fig. 2.7 shows this phenomenon.

We further investigate the temperature sensitivity of  $I_{DS}$  for TFETs with different  $L_G$ , which is represented by  $\Delta I_{DS} / \Delta T$ . Fig. 2.9 plots  $\Delta I_{DS} / \Delta T$  as a function of  $L_G$  at  $V_{DS}$  of 1 V. We found that  $\Delta I_{DS} / \Delta T$  decreases as  $L_G$  increases. This is consistent with the fact that  $R_{Channel}$  is proportional to  $L_G$  and its effect on  $I_{DS}$  becomes more significant as  $L_G$  increases. The voltage drop across  $R_{Channel}$  increases with  $L_G$ , which lowers the electric field at the tunneling junction for a given  $V_{DS}$ . Therefore, the temperature sensitivity of  $I_{DS}$  drops with increasing  $L_G$ .



**Fig. 2.8.** Schematic of a TFET showing the resistance components between source and drain terminals:  $R_{Tunnel}$ ,  $R_{Channel}$ , source resistance  $R_S$ , and drain resistance  $R_D$ . The temperature dependence of the tunneling current is mainly affected by the voltage drop on  $R_{Tunnel}$  and  $R_{Channel}$ .




**Fig. 2.9.**  $\Delta I_{DS} / \Delta T$  as a function of  $L_G$  at  $V_{DS} = 1$  V.  $\Delta I_{DS} / \Delta T$  decreases with  $L_G$ , and is attributed to an increased  $R_{Channel}$  which reduces the electric field at the tunneling junction for a given  $V_{DS}$ .

### 2.4 Temperature Independent Current Biasing Employing TFET


Compared with MOSFET, electrical characteristics of TFET has a different temperature dependence as discussed in the last section. For low  $V_{DS}$ , on-state  $I_{DS}$  is mainly determined by the tunneling behavior which exhibits positive temperature coefficient, while at high  $V_{DS}$ , the TFET channel resistance presents significant voltage drop and reduces the electric field at the tunneling junction. As increasing temperature leads to increasing channel resistance due to lowering of the carrier mobility, this reduces the available tunneling potential and results in decreasing tunneling current, leading to a negative temperature coefficient. Therefore, there exists an optimum  $V_{DS}$  where the positive and negative temperature coefficients due to different mechanisms cancel out each other and attains zero temperature dependency. This property can be potentially exploited to provide a temperature independent current biasing.

To verify the concept, a circuit employing TFET is proposed as shown in Fig. 2.10. In the proposed circuit, the  $V_{DS}$  across the TFET device is accurately controlled through a feedback loop employing an operational amplifier and p-channel MOSFET device (MP<sub>1</sub>). The resulting  $I_{DS}$  of the TFET is then mirrored to another p-channel MOSFET device (MP<sub>2</sub>) to create the temperature independent current biasing. It should be pointed out that the magnitude of the temperature independent current can be varied by simply changing the  $V_{GS}$  of the TFET. However, this might lead to different optimum  $V_{DS}$  to achieve zero temperature dependency.



**Fig. 2.10.** Proposed temperature independent current biasing circuit.  $V_{GS}$  of the TFET is controlled by a voltage divider and  $V_{DS}$  is approximately equal to  $V_{DS}$ <sup>'</sup>. The output current was measured using a high-precision current meter at the drain terminal of MP<sub>2</sub>. TFET device in this circuit has  $L_G$  of 5.15 µm and width of 180 nm.

A prototype was constructed where the operational amplifier is realized with Texas Instruments OPA2340PA, the p-channel MOSFETs are realized with Advanced Linear Devices ALD1107, and the in-house TFET device has  $L_G$  of 5.15 µm and total width of 180 nm. The circuit is subject to a heating chamber for accurately controlling the temperature. The temperature dependency of the current biasing with  $V_{GS} = 1.5$  V is shown in Fig. 2.11. As illustrated, at higher  $V_{DS}$  ( $V_{DS} = 1.7$  V), the current biasing exhibits negative temperature coefficient, whereas it exhibits positive temperature coefficient at lower  $V_{DS}$  ( $V_{DS} = 1.3$  V, the current biasing exhibits almost zero temperature dependency as shown by the horizontal line.



**Fig. 2.11.** Temperature dependency of the current biasing with various  $V_{DS}$  at  $V_{GS} = 1.5$  V. At  $V_{DS} = 1.7$  V, the current biasing exhibits negative temperature coefficient, whereas it exhibits positive temperature coefficient at  $V_{DS} = 1$  V. The output current is almost independent on temperature at  $V_{DS} = 1.3$  V.

The zoomed-in view of the output current together with the temperature sensitivity for  $V_{DS} = 1.3$  V and  $V_{GS} = 1.5$  V are shown in Fig. 2.12. A third-order polynomial, which results in least square errors, is employed to fit the measurement data in order to estimate the temperature sensitivity. The resulting polynomial is as follows

$$I_{DS} = c_1 \times T^3 + c_2 \times T^2 + c_3 \times T + c_4, \qquad (2.4)$$


where *T* is the absolute temperature,  $c_1 = 3.2083 \times 10^{-8}$ ,  $c_2 = -3.3178 \times 10^{-5}$ ,  $c_3 = 1.1275 \times 10^{-2}$ , and  $c_4 = 1.1986 \times 10^{-1}$ . Using Equation (2.4), the temperature sensitivity is found to be within  $\pm 120$  ppm/K as shown in Fig. 2.12.

The effective temperature sensitivity  $S_{T,eff}$  over the entire temperature range

can be found using the following expression [103]

$$S_{T,eff} = \frac{1}{I_{DS,nom}} \frac{I_{DS,\max} - I_{DS,\min}}{T_{\max} - T_{\min}},$$
(2.5)

where  $I_{DS,max}$  and  $I_{DS,min}$  are the largest and smallest output current observed over the entire temperature range, respectively, and  $T_{max} - T_{min}$  is the temperature range measured,  $I_{DS,nom}$  is the nominal output current. The  $S_{T,eff}$  in this study is calculated to be about 55 ppm/K. With further fine tuning of the  $V_{DS}$ , smaller temperature sensitivity can be achieved. This proves the feasibility of the proposed circuit employing TFET to achieve temperature independent current biasing.



**Fig. 2.12.** Temperature dependency (left) and temperature sensitivity (right) of the current biasing at  $V_{DS} = 1.3$  V and  $V_{GS} = 1.5$  V. A low temperature sensitivity of  $\pm 120$  ppm/K is achieved.

By exploiting the temperature dependency of the tunneling current, a current biasing with low temperature sensitivity within  $\pm$  120 ppm/K and effective temperature sensitivity of 55 ppm/K has been achieved. Compared with conventional bandgap biasing technique, our proposed solution provides temperature independent current biasing instead of voltage biasing. In addition, the proposed solution does not need a bipolar junction transistor (BJT). Since the current gain of a BJT is not exactly constant and depends on temperature and collector current, temperature insensitive biasing circuit employing BJT tends to have high temperature sensitivity, which requires complex design to achieve a small temperature sensitivity [103]. Furthermore, the TFET device can be easily integrated into the existing MOSFET fabrication process flow as it has a similar device structure as a conventional MOSFET. These features make the proposed current biasing circuit interesting and attractive.

# 2.5 Summary

The strain and temperature dependence of TFET  $I_{DS}$  -  $V_{GS}$  characteristics were studied and the underlying mechanisms were analyzed. In general,  $E_G$  narrowing due to uniaxial tensile stress leads to  $I_{DS}$  enhancement. On the other hand, uniaxial compressive stress reduces  $I_{DS}$ . Methods to induce high tensile strain in TFETs include source/drain stressors [104], strain-transfer structure [104], and high-stress liners [105]. The positive temperature coefficient of  $I_{ON}$  at low  $V_{DS}$  is due to temperature-induced  $E_G$  reduction, and the negative temperature coefficient at higher  $V_{DS}$  is due to increased  $R_{Channel}$  which reduces the effective electric field at the tunneling junction for a given  $V_{DS}$ . Results presented here could be useful for the design of strained short-channel TFETs where the temperature sensitivity is larger and localized strain can be large.

In addition, a temperature independent current biasing circuit, which exploits the unique temperature dependence of the TFET, was proposed. By exploiting the TFET temperature dependence on drain voltage bias, current biasing with low temperature sensitivity within  $\pm$  120 ppm/K and effective temperature sensitivity of 55 ppm/K has been achieved. In contrast to the conventional bandgap biasing technique, the proposed solution provides temperature independent current biasing rather than voltage biasing. It also eliminates the need for BJT in the biasing circuit whose quality (current gain) is limited.

# **Chapter 3**

# Source-Channel Interface Engineering for Tunneling Field-Effect Transistor (TFET) with p<sup>+</sup> Si<sub>0.5</sub>Ge<sub>0.5</sub> Source: Insertion of Strained Si<sub>0.989</sub>C<sub>0.011</sub> Layer for Enhancement of Tunneling Current and Subthreshold Swing


# 3.1 Introduction

Silicon (Si)-based tunneling field-effect transistors (TFETs) have attracted great interests due to the advances of Si processing technology and the ease of integration into the current complementary metal-oxide-semiconductor (CMOS) fabrication process. Simulation [18],[25]-[26],[28],[30]-[31],[66],[107],[112] and experimental [13],[16]-[17],[20],[22]-[23],[29],[32]-[33],[35]-[39],[106],[108]-[111] work on Si-based TFETs have been reported. However, one key disadvantage of Si-based TFETs is the low on-state current  $I_{ON}$  caused by the large tunneling barrier as determined by the bandgap  $E_G$  of Si. Table 3.1 summarizes the experimental data on Si-based TFETs. Typical  $I_{ON}$  values reported range from 0.17 to 12  $\mu$ A/ $\mu$ m at drain voltage  $V_{DS}$  of 1 V and gate voltage  $V_{GS}$  of 1 V [16],[33],[37],[39],[106],[110]. To increase  $I_{ON}$ , the valence band edge energy  $E_V$  in the source can be raised and the

conduction band edge energy  $E_C$  in the channel can be lowered to reduce the length of the tunneling path  $L_T$  as illustrated in Fig. 3.1. This can be achieved using Si<sub>1-x</sub>Ge<sub>x</sub>/Si or Ge/Si source/channel structure design. The Si<sub>1-x</sub>Ge<sub>x</sub>/Si and Ge/Si heterojunctions are promising source/channel structures for improving the  $I_{ON}$  of Si-based TFETs while preserving a very low off-state current  $I_{OFF}$ .

References	$V_{DS}\left(\mathbf{V} ight)$	$V_{GS}\left(\mathbf{V} ight)$	S (mV/decade)	<i>I</i> <sub>ON</sub> (μΑ/μm)	I <sub>OFF</sub> (nA/µm)
K. Bhuwalka [13]	1.5	8	285	0.1	10 <sup>-2</sup>
W. Y. Choi [16]	1	1	52.8	12	1
W. Y. Choi [17]	1	1.2	220	0.05	$3 \times 10^{-2}$
V. Nagavarapu [20]	1	0.6	~100	15	0.1
S. H. Kim [22]	0.5	0.2	~40	3	< 10 <sup>-3</sup>
F. Mayer [23]	0.8	3	42	0.02	10-4
G. Han [32]	0.9	2	200	12	10-2
K. Jeon [33]	1	1	46	1.2	10-4
G. Han [35]	1	2	85	10	$4 \times 10^{-3}$
R. Gandhi [36]	1.2	2	50	0.023	$1.6 \times 10^{-4}$
D. Leonelli [37]	-1.2	-2	160	5	$3 \times 10^{-3}$
A. Villalon [38]	-1	-2.5	150	428	10-2
Q. Huang [39]	0.05	1	36	$2.5 \times 10^{-2}$	10-4
Q. Huang [110]	0.6	0.8	67	0.22	$1.5  imes 10^{-3}$

**Table 3.1.**Summary of device characteristics of Si-based TFETs.



**Fig. 3.1.** (a) Cross-sectional view of a TFET. (b) Energy band diagram along A-A' direction in the tunneling junction region of a TFET as indicated in (a). Increasing  $E_V$  in the source and lowering  $E_C$  in the channel can lead to a shorter tunneling path ( $L_{T,1} < L_{T,2}$ ), contributing to an improved drive current.

In addition, an abrupt source doping profile can also contribute to a high  $I_{ON}$ . According to the Kane's model [73], the band-to-band tunneling (BTBT) generation rate  $G_{BTBT}$  in TFET strongly depends on the electric field at the tunneling junction. A very abrupt source doping profile can reduce the width of the depletion region at the source/channel interface and increase the electric field at the tunneling junction, leading to a high  $G_{BTBT}$  and  $I_{ON}$ . Techniques to achieve an abrupt source doping profile, such as dopant steepening implant [32] and dopant segregation [33], have been utilized to fabricate all-Si TFETs.


In this Chapter, we demonstrated *in situ* boron-doped p<sup>+</sup> Si<sub>0.5</sub>Ge<sub>0.5</sub> source vertical TFETs with a thin layer of strained Si<sub>0.989</sub>C<sub>0.011</sub> (~8 nm) inserted at the tunneling junction and investigated the impact of this Si<sub>0.989</sub>C<sub>0.011</sub> layer on the electrical characteristics of TFETs. It was found that Si<sub>0.989</sub>C<sub>0.011</sub> layer could help to lower the  $E_C$  on the channel side. At the same time, it also contributes to a steep p<sup>+</sup> doping profile in the source by suppressing boron diffusion [113]-[117]. Si<sub>0.5</sub>Ge<sub>0.5</sub> source (denoted as TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source) exhibits higher  $I_{ON}$  and steeper subthreshold swing *S* as compared with the one without the Si<sub>0.989</sub>C<sub>0.011</sub> layer (denoted as TFET control device).

### **3.2** Device Concept and Design


Fig. 3.2 shows the schematics of a TFET control device [Fig. 3.2(a)] and a TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source structure [Fig. 3.2(b)]. In the on-state, valence band electrons tunnel from the p<sup>+</sup>  $Si_{0.5}Ge_{0.5}$  region and emerge in the strained  $Si_{0.989}C_{0.011}$  region in the TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source.

Finite element simulation was employed to examine the distribution of lateral strain  $\varepsilon_{xx}$  in the tunneling junction region of TFETs, as shown in Fig. 3.3. Lateral compressive strain is induced in the Si<sub>0.5</sub>Ge<sub>0.5</sub> layer, while the Si channel is under lateral tensile strain [Fig. 3.3(a)]. With the insertion of a Si<sub>0.989</sub>C<sub>0.011</sub> layer, the lateral tensile strain in the channel region becomes larger [Fig. 3.3(b)]. The average strain in a 12 nm × 10 nm region of the Si<sub>0.989</sub>C<sub>0.011</sub> layer, as indicated by the red dashed box in

(a) **TFET Control Device** 




(b) TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  Source




**Fig. 3.2.** Schematics of (a) vertical TFET with  $p^+$  Si<sub>0.5</sub>Ge<sub>0.5</sub> source and (b) TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source. The thin Si<sub>0.989</sub>C<sub>0.011</sub> layer underneath the Si<sub>0.5</sub>Ge<sub>0.5</sub> is undoped.

Fig. 3.3(b), is ~0.5%. This is larger than that in the Si channel of a TFET control device (~0.4%). The compressive strain in the  $Si_{0.5}Ge_{0.5}$  lifts the valence band edge of  $Si_{0.5}Ge_{0.5}$ , while the tensile strain in the  $Si_{0.989}C_{0.011}$  and Si lowers the conduction band edges of  $Si_{0.989}C_{0.011}$  and Si, respectively. Due to the larger tensile strain in the  $Si_{0.989}C_{0.011}$  layer, the conduction band energy in the channel region of the TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source is lower than that of the TFET control device. As a result, the effective tunneling barrier that valence electrons in the  $Si_{0.5}Ge_{0.5}$  need to surmount is reduced, thus contributing to an enhancement of  $I_{ON}$ .

The energy band alignments of the Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si and Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub>/Si structures at thermal equilibrium are simulated and shown in Fig. 3.4. A customized simulator was used, which implements a non-local algorithm for accurate calculation of the band-to-band tunneling current [122]-[123]. The presence of substitutional carbon (C) lowers the  $E_C$  of Si<sub>0.989</sub>C<sub>0.011</sub> by 45 meV as compared with Si. This amount of  $E_C$  lowering is further increased to 79 meV in the presence of ~0.5% biaxial tensile strain [118]-[121]. The resulting conduction band offset  $\Delta E_C$  between Si<sub>0.5</sub>Ge<sub>0.5</sub> and Si<sub>0.989</sub>C<sub>0.011</sub> or bandgap reduction is expected to contribute to  $I_{ON}$  enhancement as the tunneling probability has a near exponential dependence on the bandgap.




**Fig. 3.3.** Lateral strain  $\varepsilon_{xx}$  distribution for (a) TFET control device and (b) TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source for the dashed regions as indicated in Fig. 3.2. The channel regions of these two structures are highlighted in light yellow. Compressive strain is denoted by negative sign. A higher tensile strain is induced in the Si<sub>0.989</sub>C<sub>0.011</sub> layer as compared to the Si channel in the TFET control device. The tensile strain in Si<sub>0.989</sub>C<sub>0.011</sub> reduces the tunnel barrier and enhances the tunneling probability.



**Fig. 3.4.** Energy band alignments of (a)  $Si_{0.5}Ge_{0.5}/Si$  and (b)  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}/Si$  structures. The presence of substitutional C lowers the  $E_C$  of  $Si_{0.989}C_{0.011}$  by 79 meV by taking consideration of the ~0.5% biaxial tensile strain in the  $Si_{0.989}C_{0.011}$  layer, which can contribute to  $I_{ON}$  enhancement of TFET.


The insertion of an undoped Si<sub>0.989</sub>C<sub>0.011</sub> layer underneath the p<sup>+</sup> Si<sub>0.5</sub>Ge<sub>0.5</sub> source can also contribute to a steep p<sup>+</sup> dopant profile at the tunneling junction by suppressing boron diffusion. The impact of source doping profile on the tunneling current was investigated. Fig. 3.5 shows the simulated  $I_{DS} - V_{GS}$  curves of Si<sub>0.5</sub>Ge<sub>0.5</sub> source TFETs with different source doping profiles at  $V_{DS}$  of 0.8 V. For this simulation, the device parameters used were: source doping  $N_A = 8 \times 10^{20}$  cm<sup>-3</sup>, drain doping  $N_D = 1 \times 10^{20}$  cm<sup>-3</sup> with a profile of 10 nm/decade into the channel, body doping  $N_A = 1 \times 10^{16}$  cm<sup>-3</sup>, equivalent oxide thickness (EOT) = 0.8 nm, gate length  $L_G$ 



**Fig. 3.5.** Simulated  $I_{DS}$  -  $V_{GS}$  curves of Si<sub>0.5</sub>Ge<sub>0.5</sub> source TFETs with different source doping profiles. The inset shows the minimum point *S* as a function of source doping profile. The diffusion of boron into the channel affects the  $I_{ON}$  and *S* of the TFET.

= 1  $\mu$ m. Fig. 3.5 reveals that both  $I_{DS}$  and S degrade as the source doping profile becomes less steep, e.g. varying from 0 nm/decade to 5 nm/decade.


Fig. 3.6 shows the energy band diagrams along the source-to-channel direction at thermal equilibrium for the devices in Fig. 3.5. The local electric field, which is affected by the doping profile, decreases as the doping profile becomes more gradual. As a result, the tunneling width increases, causing both  $I_{ON}$  and S to degrade.



**Fig. 3.6.** The energy band diagrams along source-to-channel direction for the devices in Fig. 3.5. As the source doping profile changes from 0 to 5 nm/decade, the tunneling width increases, which is responsible for the degradation of  $I_{ON}$  and S.

Simulation was performed to compare the performance of TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source and TFET control device. In the control device, the source doping profile was 5 nm/decade into the channel. In the TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source, the  $Si_{0.989}C_{0.011}$  layer thickness was 10 nm and the source doping profile was 3 nm/decade. The other device parameters used in this simulation were the same as those in Figs. 3.5 and 3.6. The simulated transfer characteristics of the two TFETs are shown in Fig. 3.7. We define  $V_{leak_floor}$  to be the maximum gate voltage in the off-state leakage floor region of the  $I_{DS}$  -  $V_{GS}$  curve, i.e. just before  $I_{DS}$  rises sharply with increasing  $V_{GS}$ . Different gate work functions were

chosen for the two devices so that the values of  $V_{leak_floor}$  were the same. It can be observed that TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source exhibits a higher  $I_{DS}$  and smaller S.




**Fig. 3.7.** Simulated transfer characteristics of TFET control device and TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source. A higher  $I_{DS}$  is obtained by inserting a  $Si_{0.989}C_{0.011}$  layer.

#### **3.3** Fabrication of TFETs with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> Source


Fig. 3.8 illustrates the key processing steps for the fabrication of TFETs with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source. A gate-last process was used. The devices were fabricated on 6-inch (100)-oriented p-type Si substrates. Thermal oxide with a thickness of 400 nm was grown and subsequently etched in buffered oxide etch (BOE) solution to define the active area. Next, photolithography was performed to expose the drain region, which was implanted with As<sup>+</sup> at an implant energy of 50 keV and a dose of  $1 \times 10^{15}$  cm<sup>-2</sup>. Drain dopant activation was done at 1000 °C for 60 s in a rapid thermal annealing (RTA) system [Fig. 3.8(a)]. This high temperature step was performed before a subsequent p<sup>+</sup> Si\_{0.5}Ge\_{0.5} epitaxial growth to avoid excessive boron diffusion.

(a) Drain Formation

(b) Source Growth



**Fig. 3.8.** Key processing steps used to fabricate TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source. TFET control device went through the same processing steps without the growth of the undoped  $Si_{0.989}C_{0.011}$  layer.




**Fig. 3.9.** High-resolution XRD spectrum of a blanket Si sample with 40 nm thick Si:C layer. The substitutional carbon concentration was determined to be 1.1%. The well-defined Si<sub>0.989</sub>C<sub>0.011</sub> peak indicates the high crystalline quality of the epitaxial Si<sub>0.989</sub>C<sub>0.011</sub> film on Si.

After drain formation, the wafers were cleaned in sulfuric peroxide mixture (SPM) solution for 10 minutes and in dilute hydrofluoric acid (DHF) (HF:H<sub>2</sub>O = 1:100) for 3 minutes sequentially before being loaded into an ultra-high-vacuum chemical vapor deposition (UHVCVD) system for source structure growth [Fig. 3.8(b)]. On one wafer, an undoped Si<sub>0.989</sub>C<sub>0.011</sub> film was grown at 650 °C followed by *in situ* boron-doped Si<sub>0.5</sub>Ge<sub>0.5</sub> growth at 470 °C to form the source. Si<sub>2</sub>H<sub>6</sub>, SiH<sub>3</sub>CH<sub>3</sub>, GeH<sub>4</sub> and B<sub>2</sub>H<sub>6</sub> gas sources were used as the precursors for Si, C, Ge and boron, respectively. Fig. 3.9 shows the high-resolution x-ray diffraction (XRD) spectrum of the Si<sub>0.989</sub>C<sub>0.011</sub> grown on a blanket Si substrate. The substitutional C concentration was found to be 1.1%. The well-defined Si<sub>0.989</sub>C<sub>0.011</sub> peak indicates the excellent crystalline quality of the epitaxial film. On another wafer for the control device, the Si<sub>0.989</sub>C<sub>0.011</sub> growth was not performed and only p<sup>+</sup> Si<sub>0.5</sub>Ge<sub>0.5</sub> was grown. The active

boron concentration in the Si\_{0.5}Ge\_{0.5} layer was determined to be  $2\times10^{20}$  cm^{-3} from Hall measurement.

Recipe Name	RF Power (W)	Substrate Bias (V)	Pressure (mTorr)	Cl <sub>2</sub> Flow Rate (sccm)
А	400	-200	10	200
В	300	-150	10	200


**Table 3.2.** Recipes used for  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  etch using a reactive ion etcher.




**Fig. 3.10.** AFM measurements of the Si surface roughness after the Cl<sub>2</sub>-based plasma etch that forms the elevated source. (a) RMS surface roughness for a 5  $\mu$ m × 5  $\mu$ m area is 2.46 nm using recipe A. (b) A smooth Si surface with RMS surface roughness of 0.19 nm was obtained by reducing the RF power and substrate bias.


After the epitaxial growth step, a 60 nm thick SiO<sub>2</sub> hard mask was deposited on all wafer splits using plasma enhanced chemical vapor deposition (PECVD) at 280 °C. A source mask pattern was then lithographically defined to cover the source region, and a vertical step etch using Cl<sub>2</sub>-based plasma was performed to remove the  $Si_{0.5}Ge_{0.5}$  and  $Si_{0.989}C_{0.011}$  layers in the channel and drain regions. This formed the elevated Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source structure [Fig. 3.8(c)]. Table 3.2 reveals the contents of the two recipes (recipe A and B) used in this etch. The surface roughness of the Si channel after etch was measured using atomic force microscopy (AFM) as shown in Fig. 3.10. Recipe A causes a high surface roughness to the Si surface as shown in Fig. 3.10(a). By reducing the RF power and substrate bias, a low rootmean-square (RMS) surface roughness of 0.19 nm over a 5  $\mu$ m × 5  $\mu$ m scan area was obtained [Fig. 3.10(b)]. The wafers were then treated in SPM and DHF before gate stack formation. 5 nm thick Al<sub>2</sub>O<sub>3</sub> gate dielectric by atomic layer deposition (ALD) and 180 nm thick TaN by reactive sputtering were deposited to form the gate stack. The wafers were then etched in Cl<sub>2</sub>-based plasma to form the gate electrode [Fig. 3.8(d)].

Fig. 3.11(a) shows a top-view scanning electron microscope (SEM) image of a ring-type TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source. The SEM image in Fig. 3.11(b) shows the zoomed-in view of the region highlighted by the dashed box in Fig. 3.11(a). Fig. 3.12 depicts the transmission electron microscope (TEM) images of a fabricated TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source. The thicknesses of the Si<sub>0.5</sub>Ge<sub>0.5</sub> and Si<sub>0.989</sub>C<sub>0.011</sub> layers are 13 nm and 8 nm, respectively [Fig. 3.12(b)]. Fig. 3.12(c) shows the excellent crystalline quality of the epitaxial  $Si_{0.5}Ge_{0.5}$  and  $Si_{0.989}C_{0.011}$  layers with no observable defects at the  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  and  $Si_{0.989}C_{0.011}/Si$  interfaces.




**Fig. 3.11.** (a) Top-view SEM image of a ring-type TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source. (b) Zoomed-in view of the region highlighted by the dashed box in (a), which shows the source pattern of the TFET.






### 3.4 Electrical Characterization of TFETs

Fig. 3.13 compares the secondary ion mass spectrometry (SIMS) profiles for boron along the vertical direction in the source regions of TFETs with and without Si<sub>0.989</sub>C<sub>0.011</sub> layer at the tunneling junction. A low energy  $Ar^+$  beam was used in the SIMS analysis to improve the depth resolution of the boron profile. It can be observed that TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source achieves a steeper boron profile of ~3 nm/decade than the TFET control device. This is because the inserted Si<sub>0.989</sub>C<sub>0.011</sub> layer helps to suppress boron diffusion. Boron diffuses by an interstitialcy mechanism in Si [124]. The presence of substitutional C consumes silicon interstitials, which leads to a reduced diffusivity of boron [113] and contributes to a steeper boron profile.




**Fig. 3.13.** SIMS profiles for boron along the vertical direction in the source regions of TFETs with and without  $Si_{0.989}C_{0.011}$  layer. TFET with  $Si_{0.989}C_{0.011}$  layer achieves a steeper boron profile as compared to the TFET control device.




**Fig. 3.14.** (a) Comparison of the transfer characteristics of TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source and TFET control device. Both devices have  $L_G$  of 7 µm. (b) The output characteristics of the same pair of devices as shown in (a).

Fig. 3.14(a) shows the transfer characteristics of a TFET control device and a TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source structure. The insertion of the Si<sub>0.989</sub>C<sub>0.011</sub> layer helps to achieve a higher  $I_{DS}$  at the same gate overdrive ( $V_{GS} - V_{TH}$ ) and a steeper *S*. The threshold voltage  $V_{TH}$  was defined as the  $V_{GS}$  for  $I_{DS} = 1 \times 10^{-9}$  A/µm at  $V_{DS} = 0.5$  V. The output characteristics of the same pair of devices are shown in Fig. 3.14(b). As discussed in Section 2.3 of Chapter 2, the TFET has a resistance component associated with the tunneling junction  $R_{Tunnel}$ , which is dependent on  $V_{DS}$  as shown by the energy band diagrams in Fig. 3.15. Therefore, the slope of the  $I_{DS} - V_{DS}$  curve in the linear region is not the series resistance as the  $R_{Tunnel}$  component also affects this slope.




**Fig. 3.15.** Energy band diagram of a TFET along source-to-drain direction for  $V_{DS} = 0.05$  V and  $V_{DS} = 0.6$  V. The tunneling barrier width changes with  $V_{DS}$  as shown by the black and red arrows.



**Fig. 3.16.** Statistical plot of  $I_{ON}$  for TFET with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source and TFET control device. A ~20% enhancement of  $I_{ON}$  is obtained due to the insertion of the Si<sub>0.989</sub>C<sub>0.011</sub> layer between p<sup>+</sup> Si<sub>0.5</sub>Ge<sub>0.5</sub> source and Si channel.

Fig. 3.16 is a statistical plot of  $I_{ON}$  for the two splits.  $I_{ON}$  was defined as the  $I_{DS}$  at  $V_{DS} = V_{GS} - V_{TH} = 1$  V. A ~20% enhancement of  $I_{ON}$  was observed by inserting a Si<sub>0.989</sub>C<sub>0.011</sub> layer underneath the p<sup>+</sup> Si<sub>0.5</sub>Ge<sub>0.5</sub> source. This current enhancement is mainly attributed to the presence of the stress/strain in the Si<sub>0.989</sub>C<sub>0.011</sub> layer, leading to the increase of conduction band offset between Si<sub>0.5</sub>Ge<sub>0.5</sub> and Si<sub>0.989</sub>C<sub>0.011</sub>. In addition, the insertion of Si<sub>0.989</sub>C<sub>0.011</sub> layer can suppress boron diffusion and help to achieve a steeper boron profile, which also contributes to the  $I_{ON}$  enhancement. Due to the existence of defects at the Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub>/Si interfaces, the measured result shows a lower  $I_{ON}$  enhancement as compared to the simulated one (Fig. 3.7). Nevertheless, both simulation and experimental results show that  $I_{ON}$  is enhanced by inserting a Si<sub>0.989</sub>C<sub>0.011</sub> layer.

The steeper boron profile due to the insertion of Si<sub>0.989</sub>C<sub>0.011</sub> layer also contributes to a smaller *S* [20],[32]. Fig. 3.17 is a cumulative probability plot of the average *S* in TFETs with and without Si<sub>0.989</sub>C<sub>0.011</sub> layer. The average *S* was found for  $I_{DS}$  changing from 5 × 10<sup>-12</sup> to 5 × 10<sup>-11</sup> A/µm at  $V_{DS} = 0.5$  V. By inserting a Si<sub>0.989</sub>C<sub>0.011</sub> layer, the median *S* of the TFETs reduces from 177 mV/decade to 131 mV/decade. Compared to the control devices, TFETs with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub> source achieve a ~26% improvement in the median *S*.



**Fig. 3.17.** Cumulative probability plot shows the enhancement of *S* due to the insertion of a  $Si_{0.989}C_{0.011}$  layer. The median *S* of TFETs with and without  $Si_{0.989}C_{0.011}$  layer are 131 mV/decade and 177 mV/decade, respectively. The  $Si_{0.989}C_{0.011}$  layer can suppress the boron diffusion and form an abrupt p<sup>+</sup> dopant profile, which contributes to a steeper *S*.

### 3.5 Summary

In this Chapter, source engineering for TFET with *in situ* boron-doped  $Si_{0.5}Ge_{0.5}$  source was investigated and the impact of inserting a strained  $Si_{0.989}C_{0.011}$  layer underneath the  $Si_{0.5}Ge_{0.5}$  source was explored. Compared with a control device, TFET with  $Si_{0.5}Ge_{0.5}/Si_{0.989}C_{0.011}$  source exhibits an enhanced  $I_{ON}$  and S. The presence of strain in the  $Si_{0.989}C_{0.011}$  layer increases the conduction band offset between  $Si_{0.5}Ge_{0.5}$  and  $Si_{0.989}C_{0.011}$ , which effectively reduces the tunneling barrier. In addition, the  $Si_{0.989}C_{0.011}$  layer suppresses boron diffusion, which helps to realize a steeper boron profile. These factors contribute to the enhanced TFET performance. It is anticipated that higher level of substitutional C concentration in the Si:C layer can be used to further enhance the  $I_{ON}$  and S of TFETs.

# **Chapter 4**


# Tunneling Field-Effect Transistor (TFET) with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As Heterostructure as Tunneling Junction

# 4.1 Introduction

According to Kane's model [73] (Section 1.2.2 of Chapter 1), the band-toband tunneling generation rate  $G_{BTBT}$  in tunneling field-effect transistor (TFET) has a near exponential dependence on the bandgap  $E_G$  of the material at the tunneling junction. Although silicon (Si)-based TFETs are more manufacturable due to the advances of Si processing technology as discussed in Chapter 3, the large  $E_G$  of Si limits its application in TFET as  $G_{BTBT}$  is generally small for Si. Various techniques to boost the on-state current  $I_{ON}$  of Si-based TFETs have been proposed, such as use of dopant steepening implant [32], dopant segregation [33], nanowire structure [36],[125]-[126], and strain engineering [30],[77],[93]-[94]. However, none of these techniques has enabled TFETs to achieve a drive current that meets the requirement set in the International Technology Roadmap for Semiconductors (ITRS) for low power logic applications [75]. To achieve a high  $G_{BTBT}$  and  $I_{ON}$ , small bandgap materials such as germanium (Ge) and III-V materials with  $E_G$  less than ~0.7 eV should be employed. Simulation showed that InAs ( $E_G = 0.35$  eV) TFET can achieve a  $I_{ON}$  that is ~2 orders of magnitude higher than that of Si TFET [51]. Research effort is now focused on III-V TFETs [47],[50],[52]-[65]. In<sub>0.53</sub>Ga<sub>0.47</sub>As TFET, as reported by Mookerjea *et al.*[47], achieved a  $I_{ON}$  of 20 µA/µm with a subthreshold swing S of 250 mV/decade at gate voltage  $V_{GS}$  of 2.5 V and drain voltage  $V_{DS}$  of 0.75 V. Zhao *et al.* [52] further improved the  $I_{ON}$  of InGaAs TFET to 40 µA/µm ( $V_{GS} = V_{DS} = 1$  V) with an S of 84 mV/decade by using In<sub>0.7</sub>Ga<sub>0.3</sub>As, which has a smaller  $E_G$  than In<sub>0.53</sub>Ga<sub>0.47</sub>As.

Another approach to achieve high  $I_{ON}$  is by using heterostructures with a staggered band alignment at the tunneling junction as discussed in Section 1.2.3 of Chapter 1. With the staggered band alignment, the length of the tunneling path is effectively reduced, increasing  $G_{BTBT}$  and therefore  $I_{ON}$ . It was reported that TFET with In<sub>0.53</sub>Ga<sub>0.47</sub>As/In<sub>0.7</sub>Ga<sub>0.3</sub>As heterostructure outperforms In<sub>0.53</sub>Ga<sub>0.47</sub>As/homostructure TFET in terms of  $I_{ON}$  and S [61]. Recently, TFET with a high  $I_{ON}$  of ~190 µA/µm at  $V_{GS}$  of 2.5 V and  $V_{DS}$  of 0.75 V was achieved using GaAs<sub>0.35</sub>Sb<sub>0.65</sub>/In<sub>0.7</sub>Ga<sub>0.3</sub>As heterostructure tunneling junction [62]. TFET with InAs/Al<sub>0.45</sub>Ga<sub>0.55</sub>Sb tunneling junction having a staggered band alignment was also experimentally demonstrated [64].

In this Chapter, lateral TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As tunneling junction was experimentally realized for the first time (Fig. 4.1). The device concept and experimental results are discussed in detail. To fabricate such a TFET, the process module of Ge growth on  $In_{0.53}Ga_{0.47}As$  substrate is needed. Ge growth on In<sub>0.53</sub>Ga<sub>0.47</sub>As is an interesting topic because of its potential applications in highmobility channel metal-oxide-semiconductor field-effect transistors (MOSFETs) and optical devices [127]-[130]. However, it remains a challenge to grow high quality Ge on In<sub>0.53</sub>Ga<sub>0.47</sub>As substrate due to the large lattice mismatch of ~3.7% between them. High quality Ge was successfully grown on In<sub>0.53</sub>Ga<sub>0.47</sub>As using a metal-organic chemical vapor deposition (MOCVD) tool in this work.




**Fig. 4.1.** Schematic showing the key features of a TFET with  $Ge/In_{0.53}Ga_{0.47}As$  tunneling junction.

# 4.2 Device Concept and Design

Fig. 4.1 shows a schematic of a lateral TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As tunneling junction. This structure has several advantages. Firstly, the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface has a staggered band alignment. The energy of the valence band edge in Ge is higher than that in In<sub>0.53</sub>Ga<sub>0.47</sub>As, which can help to reduce the length of the tunneling path  $L_T$ . In TFET, the tunneling current is exponentially dependent on the  $L_T$ . With a shorter tunneling path as compared to a homojunction under the same bias condition, a heterostructure tunneling junction with a staggered band alignment can achieve a higher  $I_{ON}$ .

Secondly, an abrupt p-type dopant profile at the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface can be formed. The p-type dopant gallium (Ga) in Ge is not a dopant in In<sub>0.53</sub>Ga<sub>0.47</sub>As; therefore, it is not a problem even if the Ga atoms diffuse from Ge into In<sub>0.53</sub>Ga<sub>0.47</sub>As. In addition, the diffusion of Ge into In<sub>0.53</sub>Ga<sub>0.47</sub>As can result in an ntype In<sub>0.53</sub>Ga<sub>0.47</sub>As layer at the tunneling junction since the diffused Ge atoms are ntype dopants in In<sub>0.53</sub>Ga<sub>0.47</sub>As. The presence of n-type In<sub>0.53</sub>Ga<sub>0.47</sub>As layer adjacent to the p<sup>+</sup> Ge source can boost the electric field at the tunneling junction and increase the *I*<sub>ON</sub> as illustrated in Fig. 4.2(a) [20],[32].




**Fig. 4.2.** (a) Schematic of energy band diagrams along source-to-drain direction at the tunneling junction regions of two homostructure TFETs. The first TFET has an n-type layer between the p<sup>+</sup> source and the channel, whereas the second TFET does not have such an n-type layer.  $E_C$  and  $E_V$  are the energies of the conduction band edge and valence band edge, respectively. The presence of the n-type layer in the first TFET contributes to a higher electric field at the tunneling junction as indicated by the steeper slope of the  $E_C$ . This higher electric field leads to a shorter  $L_{T,1}$  as compared to  $L_{T,2}$ . (b) Schematic of energy band diagrams along source-to-drain direction at the tunneling junction regions of TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructure. Electrons directly tunnel from the  $\Gamma$  point of the valence band in Ge to the  $\Gamma$  point of the conduction band in In<sub>0.53</sub>Ga<sub>0.47</sub>As.

Thirdly, the tunneling current in this structure is determined by direct band-toband tunneling (BTBT), where electrons tunnel from the  $\Gamma$  point of the valence band in Ge to the  $\Gamma$  point of the conduction band in In<sub>0.53</sub>Ga<sub>0.47</sub>As [Fig. 4.2(b)]. This is because In<sub>0.53</sub>Ga<sub>0.47</sub>As in the channel is a direct bandgap material. This direct  $\Gamma$ -to- $\Gamma$ point tunneling does not require the assistance of phonons and is expected to have a higher tunneling probability than indirect tunneling [76].

Lastly, the epitaxial Ge grown on  $In_{0.53}Ga_{0.47}As$  can be *in situ* Ga-doped to form p<sup>+</sup> Ge. The *in situ* doping contributes to a high doping concentration in the Ge source region, which can also help to increase the drive current. Fig. 4.1 summarizes the key features of the device design in this work. Fig. 4.3 compares the simulated  $I_{DS} - V_{GS}$  characteristics of a homojunction In<sub>0.53</sub>Ga<sub>0.47</sub>As TFET and a TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterojunction at  $V_{DS} = 0.5$  V. In this simulation, the simulator used implements a non-local algorithm for accurate calculation of the BTBT current across a heterojunction. The details of the simulator can be found elsewhere [122]-[123]. For this simulation, the device parameters used were: source acceptor concentration  $N_A = 1 \times 10^{20}$  cm<sup>-3</sup>, drain donor concentration  $N_D = 1 \times 10^{19}$  cm<sup>-3</sup> with a profile of 10 nm/decade into the channel, body doping  $N_A = 1 \times 10^{16}$  cm<sup>-3</sup>, equivalent oxide thickness (EOT) = 0.8 nm, gate length  $L_G = 200$  nm, the length of gate-to-source overlap  $L_{OV,GS}$  and gate-to-drain overlap  $L_{OV,GD} = 10$  nm. A 5 nm thick n-type In<sub>0.53</sub>Ga<sub>0.47</sub>As layer ( $N_D = 1 \times 10^{18}$  cm<sup>-3</sup>) with an abrupt doping profile was inserted at the tunneling junction. A homostructure In<sub>0.53</sub>Ga<sub>0.47</sub>As TFET was simulated as reference using the same set of parameters without the n-type layer at the tunneling junction.

The *S* of the TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As tunneling junction is much smaller than that of the In<sub>0.53</sub>Ga<sub>0.47</sub>As TFET. We define  $V_{leak\_floor}$  to be the maximum gate voltage in the off-state leakage floor region of the  $I_{DS} - V_{GS}$  curve, i.e. just before  $I_{DS}$ rises sharply with increasing  $V_{GS}$ . For a fair comparison, the gate work functions of TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As tunneling junction and In<sub>0.53</sub>Ga<sub>0.47</sub>As homojunction TFET were set to be 4.3 eV and 4.1 eV, respectively, so that the values of  $V_{leak\_floor}$ were the same. It can be observed that TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As tunneling junction can achieve a higher  $I_{ON}$  as compared to the In<sub>0.53</sub>Ga<sub>0.47</sub>As TFET.




**Fig. 4.3.**  $I_{DS}$  -  $V_{GS}$  curves for In<sub>0.53</sub>Ga<sub>0.47</sub>As TFET and TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As tunneling junction at  $V_{DS} = 0.5$  V. Both  $I_{ON}$  and S of TFET are improved by employing Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterojunction as the tunneling junction.

#### 4.3 **Device Fabrication**

Fig. 4.4 illustrates some of the processing steps for the fabrication of  $In_{0.53}Ga_{0.47}As$ -channel TFET with lateral Ge source using a gate-last process. A 2inch (100)-oriented semi-insulating InP wafer with an overlying 500 nm thick epitaxial p-type  $In_{0.53}Ga_{0.47}As$  layer ( $N_A = -5 \times 10^{16}$  cm<sup>-3</sup>) was used as the starting substrate. After degreasing in acetone, isopropanol, and de-ionized water, a 20 nm thick sacrificial aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) was deposited using an atomic layer deposition (ALD) tool to protect the wafer surface during subsequent processing steps [Fig. 4.4(a)].

Drain was formed by a masked Si<sup>+</sup> implantation at an energy of 40 keV and a dose of  $1 \times 10^{14}$  cm<sup>-2</sup> [Fig. 4.4(b)]. The dopants would be subsequently activated during a Ge epitaxial growth at 650 °C. A layer of 200 nm thick silicon dioxide (SiO<sub>2</sub>) was then deposited by a plasma-enhanced chemical vapor deposition (PECVD) and patterned to expose the source region. This SiO<sub>2</sub> layer acts as a mask for recess etch of In<sub>0.53</sub>Ga<sub>0.47</sub>As by a chlorine (Cl<sub>2</sub>)-based plasma process. The wafer was then treated in dilute sulfuric peroxide mixture (SPM) for 10 s to remove a thin layer of In<sub>0.53</sub>Ga<sub>0.47</sub>As that was damaged during plasma etching. Pre-epitaxial cleaning using concentrated sulfuric acid (H<sub>2</sub>SO<sub>4</sub>) (96%) for 1 minute was performed before the wafer was loaded into an MOCVD system for Ge epitaxial growth. A blanket In<sub>0.53</sub>Ga<sub>0.47</sub>As/InP sample was also included for characterization of the epitaxial Ge film.



**Fig. 4.4.** Processing steps used in the fabrication of Ge-source  $In_{0.53}Ga_{0.47}As$ -channel TFET: (a) deposition of a 20 nm thick sacrificial ALD  $Al_2O_3$ ; (b) Si<sup>+</sup> implantation to form n<sup>+</sup> doped drain region; (c) recess etching into  $In_{0.53}Ga_{0.47}As$  followed by selective growth of p<sup>+</sup> Ge by MOCVD; (d) formation of gate stack comprising TaN on  $Al_2O_3$ .

After loading the samples into the MOCVD system, the substrate temperature was ramped up to about 380 °C when arsine (AsH<sub>3</sub>) was flowed to suppress arsenic (As) out-diffusion. The wafers were then baked at 650 °C for 3.5 minutes to remove residual native oxide before Ge growth. Germane (GeH<sub>4</sub>) with a flow rate of 20 sccm was used for Ge epitaxial growth. 10 sccm of trimethylgallium (TMGa) was introduced for *in situ* Ga-doping to form  $p^+$  Ge. The pressure of the chamber was 100 mbar during growth [Fig. 4.4(c)].

The thickness of the as-grown Ge epitaxial layer was 50 nm. However, a thin layer of Ge also grew on the  $SiO_2$  in the channel and drain regions. After Ge epitaxial growth, the wafers were treated in the mixture of ammonium hydroxide (NH<sub>4</sub>OH,


31% by weight), hydrogen peroxide (H<sub>2</sub>O<sub>2</sub>, 28% by weight) and H<sub>2</sub>O solution (NH<sub>4</sub>OH:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O = 1:2:160) for 10 s before the sacrificial Al<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> on the channel and drain regions were removed using dilute hydrofluoric acid (HF). The final thickness of the epitaxial Ge layer on the source region was 29 nm.

Pre-gate cleaning process comprises native oxide and excess elemental arsenic removal using hydrochloric acid (HCl) and NH<sub>4</sub>OH, respectively, and *ex situ* surface passivation using ammonium sulfide [(NH<sub>4</sub>)<sub>2</sub>S] [131]. Gate stack comprising of 5.6 nm of ALD Al<sub>2</sub>O<sub>3</sub> and 120 nm of reactive-sputtered tantalum nitride (TaN) was formed. A Cl<sub>2</sub>-based plasma was used to define the gate electrode [Fig. 4.4(d)]. Finally, a 10 nm thick nickel (Ni) layer was deposited and annealed at 350 °C for 30 s using a lift-off process to form the contact. This completed the device fabrication process.

# 4.4 **Results and Discussion**

#### 4.4.1 Material Analysis

X-ray diffraction (XRD) characterization was performed on a blanket Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As sample. Fig. 4.5 shows the XRD results. The well-defined Ge peak indicates the good quality of the epitaxial Ge film. Fig. 4.6 shows the surface roughness measured using atomic force microscopy (AFM). The Ge surface has a low surface roughness with a root mean square (RMS) value of 0.54 nm over a 5  $\mu$ m  $\times$  5  $\mu$ m scan area.



**Fig. 4.5.** High-resolution XRD curve of a blanket  $Ge/In_{0.53}Ga_{0.47}As$  sample. The inset shows the layer structure of this sample. The Ge peak is clearly observed. The peaks from  $In_{0.53}Ga_{0.47}As$  and InP substrate appear at the same Bragg angle as they have the same lattice constant.





Fig. 4.6. The RMS surface roughness for a 5  $\mu$ m × 5  $\mu$ m area is 0.54 nm, indicating that a smooth Ge surface was obtained.




**Fig. 4.7.** (a) High-resolution TEM image of 50 nm thick Ge epitaxially grown on  $In_{0.53}Ga_{0.47}As$  substrate. (b) TEM image at the Ge/In\_{0.53}Ga\_{0.47}As interface indicated by the dashed box in (a). High quality Ge film was formed and defects were only observed at the interface.

Fig. 4.7 shows the high-resolution transmission electron microscope (TEM) images of a 50 nm thick epitaxial Ge film grown on  $In_{0.53}Ga_{0.47}As$  substrate. Fig. 4.7(b) is a zoomed-in view of the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface. High quality Ge with no observable defects was successfully grown. However, some defects are observed at the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface due to the large lattice mismatch between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As. As a result, the Ge film is almost fully relaxed as determined using Raman spectroscopy.


Fig. 4.8 shows the Raman spectra for the  $In_{0.53}Ga_{0.47}As$  sample with a 50 nm thick epitaxial Ge layer and for a bulk Ge reference sample obtained using 532 nm laser. The Raman spectra were taken at room temperature in a (001) backscattering geometry. The amount of strain in the epitaxial Ge layer can be calculated from the Raman shift ( $\Delta \omega$ ) relative to the bulk Ge peak using

$$\Delta \omega = b \varepsilon_{\prime\prime}, \qquad (4.1)$$

where  $\varepsilon_{II}$  is the biaxial tensile strain and  $b = [q - p(C_{12}/C_{11})]/\omega_o$ . q and p are the optical photon anharmonic parameters,  $\omega_o$  is the Raman frequency in bulk Ge,  $C_{11}$  and  $C_{12}$  are the elastic constants of bulk Ge [132]. Parameter b has a value of - (415 ± 40) cm<sup>-1</sup> according to Refs. [130] and [133]. The small  $\Delta \omega$  of -0.85 cm<sup>-1</sup> corresponds to a tensile strain of only ~0.2%, indicating that the Ge film is almost fully relaxed.




**Fig. 4.8.** Raman spectra of a bulk Ge sample and an  $In_{0.53}Ga_{0.47}As$  sample topped by 50 nm thick Ge film. Lorentzian functions were fitted to the spectra. The small shift of the Ge peak with respect to that of bulk Ge indicates the epitaxial Ge film is almost fully relaxed.



**Fig. 4.9.** SIMS analysis of the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As sample indicates that Ge atoms diffuse into In<sub>0.53</sub>Ga<sub>0.47</sub>As. As a result, an n-type In<sub>0.53</sub>Ga<sub>0.47</sub>As layer is formed at the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface. This n-type layer enhances the lateral electric field at the tunneling junction, which can contribute to a higher TFET drive current.

Secondary ion mass spectrometry (SIMS) was performed to examine the Ge profile at the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface, as shown in Fig. 4.9. A low energy Ar<sup>+</sup> beam was used in the SIMS analysis to improve the depth resolution of the Ge profile. It is clearly observed that the Ge profile decays into the In<sub>0.53</sub>Ga<sub>0.47</sub>As layer with a slope of 15 nm/decade. It is well known that inter-diffusion of Ge, Ga, and As atoms occurs easily at the Ge/GaAs interface [134]-[136]. As the growth temperature for Ge on In<sub>0.53</sub>Ga<sub>0.47</sub>As used in this work is 650 °C, it is expected that Ge atoms will diffuse into In<sub>0.53</sub>Ga<sub>0.47</sub>As substrate. Since Ge atoms are n-type dopants in In<sub>0.53</sub>Ga<sub>0.47</sub>As, a p<sup>+</sup> Ge/n-type In<sub>0.53</sub>Ga<sub>0.47</sub>As/p-type In<sub>0.53</sub>Ga<sub>0.47</sub>As/n<sup>+</sup> In<sub>0.53</sub>Ga<sub>0.47</sub>As



**Fig. 4.10.** (a) Top-view SEM image of a fabricated TFET. (b) Zoomed-in view of the same device in (a). The gate-to-source overlap  $L_{OV,GS}$  of 5 µm is clearly observed. The channel length  $L_{CH}$  is 8 µm. (c) TEM image of a fabricated TFET device showing the tunneling junction region.

Hall measurement was carried out on a blanket Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As sample. A hole concentration as high as  $3 \times 10^{20}$  cm<sup>-3</sup> was achieved in the Ge layer. This high doping concentration shortens the tunneling distance and helps to increase the tunneling rate in a TFET.

Fig. 4.10(a) is a top-view scanning electron microscope (SEM) image of a fabricated Ge-source  $In_{0.53}Ga_{0.47}As$ -channel TFET. The SEM image in Fig. 4.10(b) clearly shows the gate-to-source overlap region. The channel length  $L_{CH}$  of the device is 8 µm. Fig. 4.10(c) is a TEM image of a TFET device showing the tunneling junction region. The thickness of the Al<sub>2</sub>O<sub>3</sub> gate dielectric layer is ~5.6 nm. From Fig. 4.10(c), it is observed that the Ge surface is very rough in the tunneling junction region. However, in the source region that is away from the tunneling junction, the Ge surface is still quite smooth as shown by the TEM image in Fig. 4.11. The rough Ge surface in the tunneling junction region could be caused by the rough  $In_{0.53}Ga_{0.47}As$  surface due to recess etching in Cl<sub>2</sub>-based plasma. In addition, the thinning-down of the Ge layer after epitaxial growth can also roughen the Ge surface. This rough Ge surface may cause a high gate leakage current as the surface roughness can enhance the average electric field inside the gate dielectric [137]-[138]. However, it should not have a large impact on the tunneling current of the device.




Fig. 4.11. TEM image of the gate-to-source overlap region. Ge film has a smooth surface on the etched  $In_{0.53}Ga_{0.47}As$  surface.

#### 4.4.2 Band Alignment Study

The band alignment between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As is an important device design consideration. However, the band alignment at the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface has not been reported. In this Chapter, the band alignment at the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface was investigated using high-resolution x-ray photoelectron spectroscopy (XPS). Two samples were used to measure the valence band offset  $\Delta E_V$  between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As. The first comprises 50 nm thick Ge grown on 500 nm thick In<sub>0.53</sub>Ga<sub>0.47</sub>As. The second is a 500 nm thick In<sub>0.53</sub>Ga<sub>0.47</sub>As reference sample.


The measurements were performed on a VG ESCALAB 200i-XL system equipped with a monochromatic Al  $K\alpha$  (1486.6 eV) x-ray source. All of the highresolution spectra were collected in the constant pass energy mode with pass energy of 20 eV. Pure gold (Au), silver (Ag), copper (Cu), and Ni standard samples were used to calibrate the binding energy by setting the Au  $4f_{7/2}$ , Ag  $3d_{5/2}$ , Cu  $2p_{3/2}$  peaks, and Ni Fermi edge at binding energies of  $83.98 \pm 0.02$  eV,  $368.26 \pm 0.02$  eV, 932.67  $\pm$  0.02 eV, and 0.00  $\pm$  0.02 eV, respectively. Before XPS measurement was performed, both samples were subjected to Ar ion sputtering to remove the native oxide. By comparing the XPS spectra before and after sputtering, we note that the XPS peaks corresponding to native oxide disappeared. However, there are no significant changes in the shape and binding energies of the XPS spectra. Hence, the damage due to sputtering does not affect the XPS measurement in this study.

The technique proposed by Kraut *et al.* [139]-[140] has been widely used to study the valence band offset for heterojunction systems [141]-[145]. In this technique, the  $\Delta E_V$  and conduction band offset  $\Delta E_C$  between material X and Y can be obtained from

$$\Delta E_{V} = (E_{CL}^{X} - E_{V}^{X}) - (E_{CL}^{Y} - E_{V}^{Y}) + \Delta E_{CL}^{i}, \qquad (4.2)$$

$$\Delta E_C = (E_G^X + \Delta E_V) - E_G^Y, \qquad (4.3)$$


where  $E_{CL}$  and  $E_V$  are the binding energies of the core-level electron and valence band edge, respectively; the superscripts X and Y in  $E_{CL}$ ,  $E_V$  and  $E_G$  refer to material X and Y, respectively;  $\Delta E_{CL}^i$  is the core-level binding energy difference between the two materials at the interface and it can be found using  $\Delta E_{CL}^i = E_{CL}^X - E_{CL}^Y$  from the XPS spectra obtained at the interface between material X and Y as illustrated in Fig. 4.12.



**Fig. 4.12.** Schematic illustrates the band alignment between material X and Y.  $\Delta E_V$  and  $\Delta E_C$  between these two materials can be calculated using the technique proposed by Kraut *et al.* [139]-[140].

The core-level spectra of Ge 3*d* from the top Ge film and As  $3d_{5/2}$  from In<sub>0.53</sub>Ga<sub>0.47</sub>As were used for the calculation of band offset because of their large information depth (lower binding energy). Therefore, strong signals from the interface and less experimental error are expected. The valence band offset between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As can be obtained using Equation (4.2) by substituting material X with Ge and Y with In<sub>0.53</sub>Ga<sub>0.47</sub>As:


$$\Delta E_V = (E_{CL}^{Ge3d} - E_V)^{Ge} - (E_{CL}^{As3d_{5/2}} - E_V)^{In_{0.53}Ga_{0.47}A_S} + \Delta E_{CL}^i.$$
(4.4)



**Fig. 4.13.** (a) The Ge 3*d* core-level and valence band spectra for 50 nm thick Ge on  $In_{0.53}Ga_{0.47}As$ . (b) The As 3*d* core-level and valence band spectra for  $In_{0.53}Ga_{0.47}As$  reference sample. The valence band maximum is extrapolated from the intersection point between the leading edge of the valence band spectrum and the base line.


Fig. 4.13 shows the valence band (VB) and core-level spectra obtained from the Ge film grown on In<sub>0.53</sub>Ga<sub>0.47</sub>As [(Fig. 4.13(a)] and the In<sub>0.53</sub>Ga<sub>0.47</sub>As reference sample [(Fig. 4.13(b)]. In Fig. 4.13(a), the valence band edge of the Ge film was determined by the intersection of the regression determined line segments defining the edge and the flat energy distribution curve in the energy gap region. It was found to be around 0 eV as the Ge film has a high concentration of holes. After careful curve fitting, the energy difference between valence band edge and the Ge 3d peak was found to be 29.56 eV. The valence band and core-level As 3d spectra of In<sub>0.53</sub>Ga<sub>0.47</sub>As are shown in Fig. 4.13(b). The As  $3d_{5/2}$  and  $3d_{3/2}$  doublets were determined to be 40.67 eV and 41.36 eV, respectively. The valence band edge of In<sub>0.53</sub>Ga<sub>0.47</sub>As was found to be 0.11 eV. Based on the doping concentration of In<sub>0.53</sub>Ga<sub>0.47</sub>As ( $N_A = -5 \times 10^{16}$  cm<sup>-3</sup>), the valence band maximum is calculated to be 0.13 eV below the Fermi-level, which agrees well with the XPS results. The energy difference between valence band edge and the As  $3d_{5/2}$  peak from In<sub>0.53</sub>Ga<sub>0.47</sub>As was determined to be 40.56 eV as indicated in Fig. 4.13(b).

To calculate the valence band offset, the interfacial core-level binding energy difference  $\Delta E_{CL}^{i}$  between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As is needed. The 50 nm thick Ge on the In<sub>0.53</sub>Ga<sub>0.47</sub>As sample was thinned down using Ar ion.  $\Delta E_{CL}^{i}$  was obtained when the Ge layer was thin enough so that signals from both Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As were obtained. The value of  $\Delta E_{CL}^{i}$  was found to be 11.50 eV as shown in Fig. 4.14.



**Fig. 4.14.** The Ge 3*d* and As 3*d* core-level spectra from the Ge on  $In_{0.53}Ga_{0.47}As$  sample after Ge was thinned down by Ar ion. Energy difference between the two core-levels is shown.

Therefore, the  $\Delta E_V$  between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As was calculated to be 0.5 ± 0.1 eV. The error was due to the system limitations of the XPS tool. It is worthy to note that there is a small accumulation region in the p<sup>+</sup> Ge film. However, the measured valence band edge of Ge is in fact from the charge neutral region in Ge. This causes the obtained valence band offset to be slightly underestimated by the amount of band bending in Ge, which is very small (~0.02 eV) as compared to the error due to tool limitation.



**Fig. 4.15.** The energy band alignment between Ge and  $In_{0.53}Ga_{0.47}As$  is illustrated, showing the conduction band offset of  $0.2 \pm 0.1$  eV and valence band offset of  $0.5 \pm 0.1$  eV. The bandgap narrowing effect due to high doping concentration in Ge was taken into consideration.

The conduction band offset  $\Delta E_C$  is determined next. From Hall measurement, the hole concentration in the Ge film was determined to be ~3 × 10<sup>20</sup> cm<sup>-3</sup>. The bandgap of Ge was estimated to be 0.47 eV taking the bandgap narrowing effect into consideration using

$$\Delta E_G = 8.21 \times (N_A \times 10^{-18})^{1/3} + 9.18 \times (N_A \times 10^{-18})^{1/4} + 5.77 \times (N_A \times 10^{-18})^{1/2} (\text{meV}), \quad (4.5)$$


where  $\Delta E_G$  is the amount of bandgap narrowing and  $N_A$  is the doping concentration in the p-type Ge [146]. The  $\Delta E_G$  is calculated to be 0.19 eV for  $N_A = 3 \times 10^{20}$  cm<sup>-3</sup>. The  $\Delta E_C$  between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As can be obtained by a simple subtraction of the bandgap of In<sub>0.53</sub>Ga<sub>0.47</sub>As (0.74 eV) from the sum of the valence band offset and bandgap of Ge (~0.47 eV). Therefore, the conduction band offset is found to be ~0.2  $\pm$  0.1 eV. Fig. 4.15 illustrates the band alignment at the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface.

#### 4.4.3 Electrical Characterization of TFETs


The staggered band alignment between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As makes this heterostructure a suitable candidate for the tunneling junction in a TFET. The large valence band offset contributes to a small tunneling path length, which is beneficial for the drive current of TFET. Fig. 4.16(a) shows the measured transfer characteristics of a fabricated TFET with  $L_{CH}$  of 8 µm. The  $L_{OV,GS}$  and  $L_{OV,GD}$  are 9 µm and 2 µm, respectively. The *S* of this device is ~177 mV/decade. All the *S* in this work was found at the steepest part of the  $I_{DS}$  -  $V_{GS}$  curve at  $V_{DS}$  = 0.2 V. The output characteristics of the same device are shown in Fig. 4.16(b).

Fig. 4.17 shows the  $I_{DS}$  -  $V_{GS}$  characteristics of a TFET measured under various temperatures ranging from 240 to 330 K in steps of 30 K at  $V_{DS}$  of 0.2 V. When  $V_{GS}$  is less than ~0.25 V, the device is in the off-state. The off-state leakage current  $I_{OFF}$  of the device was defined as the  $I_{DS}$  at  $V_{GS} = -1.0$  V.


Fig. 4.18 is an Arrhenius plot of  $\ln(I_{OFF}/T^{3/2})$  versus 1/kT, where *k* is the Boltzmann constant and *T* is the temperature. The linear relationship between  $\ln(I_{OFF}/T^{3/2})$  and 1/kT indicates that the  $I_{OFF}$  is mainly due to Shockley-Read-Hall (SRH) generation-recombination current. SRH-dominated leakage current floor is a function of the intrinsic carrier concentration  $n_i$ , which is proportional to  $e^{-E_G/2kT}$ . The slope of the fitted curve is 0.27 eV, which is about half the bandgap of Ga-doped Ge, considering the bandgap narrowing effect. This indicates that the leakage current is dominated by the SRH current from the source side. Furthermore, it is observed that the leakage current is insensitive to the gate voltage, which also suggests the leakage current is dominated by the source-side leakage.




**Fig. 4.16.**  $I_{DS}$  -  $V_{GS}$  characteristics of a Ge-source In<sub>0.53</sub>Ga<sub>0.47</sub>As-channel TFET with  $L_{CH}$  of 8 µm. The  $L_{OV,GS}$  and  $L_{OV,GD}$  are 9 µm and 2 µm, respectively. The minimum point S is ~177 mV/decade. (b)  $I_{DS}$  -  $V_{DS}$  characteristics of the same device in (a). The device performance can be further improved by optimizing the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As tunneling junction.



**Fig. 4.17.**  $I_{DS}$  -  $V_{GS}$  characteristics of a fabricated TFET under various temperatures ranging from 240 to 330 K in steps of 30 K.



**Fig. 4.18.** Arrhenius plot of  $\ln(I_{OFF}/T^{3/2})$  versus 1/kT. The slope of the fitted line is ~0.27 eV, which corresponds to the half bandgap of Ge, indicating the off-state leakage current floor is dominated by the SRH generation-recombination current in the source side.



**Fig. 4.19.** Plot of  $I_{DS}$  and S as a function of temperature. The  $I_{DS}$  increases as temperature changes from 240 to 330 K, which is mainly due to the bandgap reduction. Due to the trapassisted tunneling, S has a positive temperature dependence. The discrepancy of the S at room temperature between this transistor and the one in Fig. 4.16 is due to device-to-device variation.

Fig. 4.19 plots the  $I_{DS}$  at  $V_{GS} = 1.0$  V and  $V_{DS} = 0.2$  V as a function of temperature. The device is in the on-state under this bias condition and the  $I_{DS}$  is determined by the band-to-band tunneling current. In TFET, the  $G_{BTBT}$  is modeled using Kane's model [73]

$$G_{BTBT} = A \frac{\xi^2}{E_G^{1/2}} \exp\left(-B \frac{E_G^{1/2}}{\xi}\right),$$
 (4.6)

where  $E_G$  is the energy bandgap of the material in the tunneling region and  $\xi$  is the magnitude of the electric field. Parameters *A* and *B* are dependent on the properties of the material used and are functions of carrier effective mass. As temperature

increases from 240 to 330 K, there is a monotonic increase in  $I_{ON}$ , which is mainly due to the reduction of the bandgap in both Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As at the tunneling junction. From 240 to 330 K, the bandgap of both Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As is reduced by ~33 meV. This amount of bandgap reduction causes the increase in the *G*<sub>BTBT</sub>, leading to an increase in the *I*<sub>ON</sub>.

The temperature dependence of the minimum point *S* characteristics is also depicted in Fig. 4.19. *S* increases from 133 mV/decade to 228 mV/decade when temperature increases from 240 to 300 K. The positive temperature dependence of *S* could be caused by the trap-assisted tunneling current [50],[58],[147]-[148]. As reported in Ref. [50], trap-assisted tunneling has a strong positive temperature dependence and causes degradation in *S*. The large lattice mismatch between Ge and In<sub>0.53</sub>Ga<sub>0.47</sub>As gives rise to defects at the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface, leading to the formation of trap states in the bandgap. Electrons can tunnel from the Ge source region to the In<sub>0.53</sub>Ga<sub>0.47</sub>As channel via these trap states, causing the degradation of the *S*. Interface trap states at Al<sub>2</sub>O<sub>3</sub>/Ge and Al<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As interfaces in the tunneling junction region may also increase the *S* of the TFET due to trap-assisted tunneling. There is a sharp increase in *S* when temperature reaches 330 K, which is because *S* was calculated at a relatively large *I*<sub>DS</sub> due to the high leakage floor.

Despite the various advantages of the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructure, the fabricated TFET suffers from low  $I_{ON}$  as compared to the reported InGaAs-based TFETs [47],[52]. Based on the reported contact resistance values of NiGe [149] and Ni-In<sub>0.53</sub>Ga<sub>0.47</sub>As [150] formed under similar experimental conditions as this work, we estimated the total resistance in the source and drain regions to be ~140  $\Omega$ .

However, the total resistance between source and drain of the TFET in Fig. 4.16 is ~2  $\times 10^4 \Omega$ , which was calculated using  $V_{DS}/I_{DS}$  at  $V_{DS} = 0.2$  V and  $V_{GS} = 2$  V. As discussed in Section 2.3 of Chapter 2, the resistance components between the source and drain terminals of a TFET are source resistance  $R_S$ , drain resistance  $R_D$ , tunneling junction resistance  $R_{Tunnel}$ , and channel resistance  $R_{Channel}$ . Since  $R_S$  and  $R_D$  are much lower than the total resistance of the TFET, we believe the low *I*<sub>ON</sub> is mainly caused by the high  $R_{Tunnel}$  and  $R_{Channel}$  of the transistor. The  $I_{ON}$  can be further improved. From the TEM image of the tunneling junction region in Fig. 4.10(c), the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface under the gate inclines to the source side, which is not favorable for achieving high  $I_{ON}$ . Both simulation and experiment have demonstrated that an extended source structure, i.e. the source/channel interface inclining to the channel, would lead to the establishment of more tunneling paths with shorter lengths, which increases the tunneling current and reduces S of the device [33],[66]. Therefore, the source geometry has to be improved to enhance the device performance. The poor  $I_{ON}$  and S could also be related to the poor interface between  $Al_2O_3$  and  $In_{0.53}Ga_{0.47}As$  channel. The trap states at the  $Al_2O_3/In_{0.53}Ga_{0.47}As$  interface can retard the Fermi-level movement of the channel modulated by  $V_{GS}$ , which effectively affects the S of the TFET. When the TFET is at the on-state, these interface trap states can cause high carrier scattering, leading to a degraded mobility and low I<sub>ON</sub>. To improve the gate stack quality, Si passivation [131] or InP [151] capping can be employed, which can help to reduce interface trap density and improve the mobility and *S* of the TFET.

In addition, the Ge growth process can also be further improved to reduce the

defect density at the Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface, which will suppress the current due to trap-assisted tunneling and contribute to a steeper *S*. The Ge growth conditions can be adjusted, such as reducing the growth temperature and the Ge layer thickness, to achieve a strained Ge layer with lower the defect density at the interface.

# 4.5 Summary

In this Chapter, high quality Ge grown on  $In_{0.53}Ga_{0.47}As$  substrate by MOCVD was achieved. XPS analysis revealed that Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface has a staggered band alignment and the energy of the valence band energy in Ge is higher than that in  $In_{0.53}Ga_{0.47}As$  by 0.5 ± 0.1 eV. Such a staggered band alignment is useful for application in an n-channel TFET. An  $In_{0.53}Ga_{0.47}As$ -channel TFET with p<sup>+</sup> Gesource was fabricated and characterized. Its electrical performance was investigated and the dominant conduction mechanisms in both on- and off-states were studied using multi-temperature measurement. The  $I_{ON}$  of the fabricated TFETs can be enhanced by improving the source/channel profile and reducing the interface trap density of the gate stack. In addition, the *S* can be further improved by using a strained Ge epitaxial layer with low defect density.

# Chapter 5

# Germanium-Tin (Ge<sub>1-x</sub>Sn<sub>x</sub>) MOSFETs with Low-Temperature Silicon Surface Passivation

## 5.1 Introduction

As discussed in Chapter 1, germanium-tin ( $Ge_{1-x}Sn_x$ ) has attracted great interests as an alternative channel material as it has higher carrier mobilities than silicon (Si) and germanium (Ge) [81]-[82],[152]-[153]. Passivation of  $Ge_{1-x}Sn_x$ surface and development of a high-quality and thermodynamically stable gate stack are important for realizing high performance  $Ge_{1-x}Sn_x$  metal-oxide-semiconductor field-effect transistors (MOSFETs).

Ge<sub>1-x</sub>Sn<sub>x</sub> p-channel MOSFETs (pMOSFETs) with low-temperature (~370 °C) Si surface passivation have been demonstrated [82]-[84],[154]. The insertion of a thin Si layer between high-*k* gate dielectric and Ge<sub>1-x</sub>Sn<sub>x</sub> can help to reduce the interface trap density  $D_{it}$  in the gate stack of Ge<sub>1-x</sub>Sn<sub>x</sub> pMOSFETs. In addition, the large valence band offset  $\Delta E_V$  between Ge<sub>1-x</sub>Sn<sub>x</sub> and Si confines the inversion carriers (holes) in the Ge<sub>1-x</sub>Sn<sub>x</sub> channel and contributes to reduced carrier scattering and higher hole mobility.

Si passivation technique has been investigated for Ge pMOSFETs [155]-[168]. It was reported that the interfacial Si layer thickness has significant impact on the performance of Ge pMOSFETs [164]-[165]. It was found that the hole mobility and drive current of the transistors increase as the thickness of the Si passivation layer is increased from 3 to 8 monolayers (ML). However, when the Si layer is thicker than its critical thickness, crystalline defects such as dislocations or stacking faults can be introduced at the Si/Ge interface or in the Si layer due to the large lattice mismatch between Si and Ge [166]-[167]. Such defects are detrimental to the mobility of carriers. Similar to Ge pMOSFETs, it is worthwhile to study the impact of Si surface passivation layer thickness on the electrical performance of Ge<sub>1-x</sub>Sn<sub>x</sub> pMOSFETs. This has not been reported before and is documented in Section 5.2. In addition, the effects of post metal annealing (PMA) on the electrical characteristics of Si passivated Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs are also investigated. By performing PMA for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs, the interface trap density is reduced, leading to enhanced intrinsic transconductance  $G_{m,int}$ , smaller subthreshold swing *S*, and improved effective hole mobility  $\mu_{eff}$  as compared to transistors without PMA.

Although  $Ge_{1-x}Sn_x$  pMOSFETs with good drive current have been demonstrated, there are only few studies on  $Ge_{1-x}Sn_x$  n-channel MOSFETs (nMOSFETs) to date [86]-[88]. Moreover, the drive currents of the reported  $Ge_{1-x}Sn_x$  nMOSFETs are much lower than those of  $Ge_{1-x}Sn_x$  pMOSFETs. Therefore, further improvement in the drive current of  $Ge_{1-x}Sn_x$  nMOSFETs is required to enable the realization of complementary logic devices with  $Ge_{1-x}Sn_x$  channel material. This requires the development of advanced surface passivation techniques to achieve highquality gate stack with high electron mobility. Section 5.3 documents the first demonstration of  $Ge_{0.976}Sn_{0.024}$  nMOSFETs with Si surface passivation. Si-passivated devices achieve a higher drive current than those passivated by  $GeSnO_2$  [86]. Moreover, the effects of forming gas annealing (FGA) on the electrical characteristics of  $Ge_{0.976}Sn_{0.024}$  nMOSFETs are also investigated.


# 5.2 GeSn pMOSFETs with Si Surface Passivation

In this Section, the fabrication of Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with lowtemperature Si surface passivation to investigate the impact of Si passivation layer thickness on the transistor electrical characteristics is documented. By increasing the thickness of Si passivation layer from 4 to 7 ML,  $\mu_{eff}$  at an inversion carrier density  $N_{inv}$  of 1 × 10<sup>13</sup> cm<sup>-2</sup> was improved by ~19% ± 4%. This is attributed to reduced carrier scattering by charges found at the interface between the Si layer and the gate dielectric. In addition, the effects of PMA were also investigated. It was observed that the mid-gap interface trap density  $D_{it}$  was reduced in devices with PMA. Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with PMA have improved  $G_{m,int}$ , S, and  $\mu_{eff}$  as compared to the control devices without PMA.


### 5.2.1 Fabrication of GeSn pMOSFETs

Fig. 5.1(a) shows the key processing steps for the fabrication of  $Ge_{0.97}Sn_{0.03}$ pMOSFETs. 4-inch (100)-oriented n-type Ge (donor concentration  $N_D = \sim 1 \times 10^{17}$  cm<sup>-3</sup>) wafers were used as the starting substrates. After cyclic cleaning using dilute hydrofluoric acid (DHF) (HF:H<sub>2</sub>O = 1:50) and deionized water, the wafers were loaded into a molecular beam epitaxy (MBE) system for  $Ge_{0.97}Sn_{0.03}$  growth at 180 °C. The base pressure of the growth chamber was  $3 \times 10^{-8}$  Pa. 99.9999% pure Ge and 99.9999% pure tin (Sn) were used as Ge and Sn sources, respectively. The as-grown GeSn films were p-type with an unintentional doping concentration of  $\sim 5 \times 10^{16}$  cm<sup>-3</sup> as obtained by Hall measurement. A 20 nm thick high-quality strained Ge<sub>0.97</sub>Sn<sub>0.03</sub> channel layer was grown. The film was fully strained and the substitutional Sn composition was determined to be 3% using high-resolution x-ray diffraction (XRD).

Phosphorus well implantation was carried out at an energy of 20 keV and a dose of  $5 \times 10^{12}$  cm<sup>-2</sup>. Dopant activation was then performed at 450 °C for 3 minutes in nitrogen  $(N_2)$  ambient using rapid thermal annealing (RTA). The wafers were then treated in DHF (HF:H<sub>2</sub>O = 1:50) before being loaded into an ultra-high-vacuum chemical vapor deposition (UHVCVD) system for Si surface passivation. The UHVCVD system is equipped with a high-vacuum transfer module to prevent the formation of native oxide as illustrated in Fig. 5.2. Sulfur hexafluoride  $(SF_6)$  plasma treatment was performed in the first chamber of the UHVCVD system at ~320 °C for 50 s to remove any residual native oxide which may be formed before the samples were loaded. Next, Si surface passivation was performed in a second chamber at ~370 °C. Disilane (Si<sub>2</sub>H<sub>6</sub>) with a flow rate of 10 standard cubic centimeters per minute (sccm) was used as the precursor. A low process temperature used for Si surface likelihood passivation could help to reduce the of Ge incorporation/segregation in the Si passivation layer [155]-[156]. The thickness of the Si passivation layer was controlled by varying the Si<sub>2</sub>H<sub>6</sub> treatment duration. In this experiment, the  $Si_2H_6$  treatment durations used were 90 and 150 minutes for two experimental splits.



**Fig. 5.1.** (a) Key processing steps for the fabrication of a metallic S/D  $Ge_{0.97}Sn_{0.03}$  pMOSFET with low-temperature Si passivation. (b) Schematic shows the cross-sectional view of a GeSn pMOSFET. (c) Top-view SEM image of a fabricated GeSn pMOSFET with Si surface passivation.




**Fig. 5.2.** Schematic illustration of an UHVCVD system for Si surface passivation. After pre-gate cleaning, wafers were quickly loaded into the UHVCVD system. In the first chamber, the wafers were cleaned in  $SF_6$  plasma for native oxide removal and Si passivation was performed in the second chamber. The high vacuum transfer module serves to prevent native oxide formation during wafer transfer.

After Si passivation, gate stack comprising ~4.3 nm thick hafnium dioxide (HfO<sub>2</sub>) by atomic layer deposition (ALD) and 120 nm thick tantalum nitride (TaN) by reactive sputtering was formed. PMA was then performed at 450 °C or 500 °C for 1 minute in N<sub>2</sub> ambient. For the control sample, PMA was not done. Gate lithography was carried out and TaN was patterned using chlorine (Cl<sub>2</sub>)-based plasma to form the gate electrode. A 50 nm thick silicon dioxide (SiO<sub>2</sub>) layer was sputtered and the active region was then exposed. After that, a 10 nm thick nickel (Ni) layer was sputtered and annealed at 350 °C for 30 s using RTA to form the self-aligned nickel stanogermanide [Ni(GeSn)] metallic source/drain (S/D). Concentrated sulfuric acid (H<sub>2</sub>SO<sub>4</sub>) (96%) was used to remove the unreacted Ni film to complete the device fabrication. The schematic in Fig. 5.1(b) illustrates the structure of a Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFET with Si surface passivation. A top-view scanning electron microscope (SEM) image of a completed device is shown in Fig. 5.1(c).

#### 5.2.2 Impact of Si Passivation Layer Thickness

High-resolution transmission electron microscope (TEM) images in Fig. 5.3 show the gate stack of the samples with 90 minutes and 150 minutes Si surface passivation. The thickness of the HfO<sub>2</sub> was ~4.3 nm as measured from the TEM images. An ultrathin layer of SiO<sub>2</sub> was formed due to the partial oxidation of the Si passivation layer [84].




**Fig. 5.3.** High-resolution cross-sectional TEM images of TaN/HfO<sub>2</sub> stack formed on Si passivated  $Ge_{0.97}Sn_{0.03}$  substrates with (a) 90 minutes and (b) 150 minutes Si passivation. An ultrathin SiO<sub>2</sub> was formed due to the partial oxidation of the Si passivation layer. The thickness of the HfO<sub>2</sub> is ~4.3 nm.

Fig. 5.4 shows the split capacitance-voltage (C - V) characteristics of the Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with different Si passivation layer thicknesses, in the inversion regime (where C was measured between gate and source/drain terminals) and in the accumulation regime (where C was measured between gate and body terminals). The energy band diagrams along the gate-to-channel direction of a Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFET in the strong inversion and accumulation regimes are also shown in Fig. 5.4. The valence band offset  $\Delta E_V$  between Si and Ge<sub>0.97</sub>Sn<sub>0.03</sub> is estimated to be 0.59 eV [175], and this large  $\Delta E_V$  forms an energy barrier for holes. As a result, holes are confined in Ge<sub>0.97</sub>Sn<sub>0.03</sub> when the transistor is in the strong inversion regime. Under inversion bias, the total inversion capacitance comprises a series combination of capacitance components due to HfO<sub>2</sub> ( $C_{HfO_2}$ ), SiO<sub>2</sub> ( $C_{SiO_2}$ ), Si passivation layer ( $C_{Si}$ ), and the capacitance in the hole inversion layer ( $C_{inv}$ ). With a thicker Si passivation layer, the total inversion capacitance is lower. Under

accumulation bias, electrons appear in the Si passivation layer and/or the Ge<sub>0.97</sub>Sn<sub>0.03</sub> layer due to the negligible conduction band offset  $\Delta E_C$  between Si and Ge<sub>0.97</sub>Sn<sub>0.03</sub>; therefore, the total capacitance comprises a series combination of  $C_{HfO_2}$ ,  $C_{SiO_2}$ , and the capacitance in the electron accumulation layer ( $C_{acc}$ ), and is independent of the Si passivation layer thickness.

For Si-capped silicon-germanium (SiGe) or Ge channel pMOSFETs, analysis of the inversion and accumulation capacitances is usually done to extract the Si cap thickness [168],[176]-[177]. To extract the Si passivation layer thickness from the *C* - *V* curves, the equivalent oxide thickness (EOT) of the HfO<sub>2</sub>/SiO<sub>2</sub>/Si gate stack has to be obtained. A quantum-mechanical *C* - *V* simulator was used to fit the measured *C* - *V* curves as shown in Fig. 5.4. In the simulator, the hole and electron distributions were calculated by solving the Schrödinger and Poisson equations self-consistently with the Fermi-Dirac distribution. From the simulated inversion *C* - *V* curves, the EOT of the HfO<sub>2</sub>/SiO<sub>2</sub>/Si gate stack in the transistors with 150 minutes and 90 minutes Si passivation are extracted to be 1.49 nm and 1.36 nm, respectively. Similarly, the EOT of the gate dielectric (comprising only of HfO<sub>2</sub> and SiO<sub>2</sub>) in these two splits is determined to be 1.23 nm from the simulated accumulation *C* - *V* curve. Since the EOT of HfO<sub>2</sub> is 0.86 nm, the thickness of the SiO<sub>2</sub> layer can be estimated to be 0.37 nm (this was formed from 0.16 nm of Si).


As discussed above, the un-oxidized Si layer only contributes to a reduction in the inversion capacitance but not the accumulation capacitance. Thus, the thickness of the un-oxidized Si layer can be obtained from the difference in EOT of the gate stack under inversion and accumulation biases. For the device with 150 minutes Si passivation, the thickness of the un-oxidized Si is 0.78 nm. Therefore, the as-grown Si layer thickness for 150 minutes Si passivation is 0.94 nm or 7 ML. Using the same method, the total Si layer thickness for the 90 minutes Si passivation can be estimated to be 4 ML. Table 4.1 summarizes the values of the extracted parameters. Fig. 5.5



**Fig. 5.4.** (a) Split *C* - *V* characteristics of the Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with 4 and 7 ML Si surface passivation layer. Characterization frequency *f* was 300 kHz. Measured data points are plotted as symbols. The solid curves were obtained using a quantum-mechanical *C* - *V* simulator. The energy band diagrams along gate-to-channel direction of a Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFET in the strong inversion and accumulation regimes are shown.  $E_C$  and  $E_V$  in the energy band diagrams are the conduction band edge and valence band edge, respectively.

**Table 4.1.**Extraction of the Si layer thicknesses for 90 and 150 minutes Si passivation.

Passivation Time (minutes)	EOT of HfO2+SiO2+Si (nm)	EOT of HfO2+SiO2 (nm)	Thickness of SiO2 (nm)	EOT of Un- oxidized Si (nm)	Oxidized Si Thickness (nm)	As- Grown Si Thickness (ML)
90	1.36	1.23	0.37	0.13	0.16	4
150	1.49	1.23	0.37	0.26	0.16	7




**Fig. 5.5.** Plot of the Si layer thickness as a function of passivation time, from which the growth rate of the Si layer is calculated to be 2.7 ML per hour.


plots the Si layer thickness versus growth time. The growth rate of the Si passivation layer is 2.7 ML per hour.

Fig. 5.6(a) plots the drain-to-source current - gate voltage ( $I_{DS} - V_{GS}$ ) characteristics of Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with different Si passivation layer thicknesses at drain bias  $V_{DS}$  of - 0.1 V and - 0.5 V. The off-state leakage currents  $I_{OFF}$  of the two transistors are similar. In addition, it is observed that the threshold voltage  $V_{TH}$ , as determined by the maximum transconductance method, does not appreciably change with the Si passivation layer thickness, which agrees with the results for Ge pMOSFETs [178]. The  $I_{DS} - V_{DS}$  curves of the same pair of devices are shown in Fig. 5.6(b). The results indicate that drive current of the device with 7 ML Si passivation layer is 10% higher than that with 4 ML Si passivation layer at a gate overdrive ( $V_{GS} - V_{TH}$ ) of - 2 V and  $V_{DS}$  of - 2 V. Fig. 5.6(c) shows the  $G_{m,int}$  versus

 $V_{GS}$  at  $V_{DS}$  of - 0.1 V and - 0.5 V for the devices in Fig. 5.6(a). Device with 7 ML Si passivation layer exhibits significant improvement in  $G_{m,int}$  as compared to that with 4 ML Si passivation layer. This improvement of  $G_{m,int}$  with a larger Si layer thickness is indicative of hole mobility enhancement.




**Fig. 5.6.** (a)  $I_{DS} - V_{GS}$  transfer characteristics of a pair of Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with 4 and 7 ML Si passivation layer. (b)  $I_{DS} - V_{DS}$  characteristics of the same pair of devices in (a). Device with 7 ML Si passivation layer exhibit a 10% enhancement in  $I_{DS}$  at  $V_{GS} - V_{TH} = V_{DS}$ = - 2 V as compared to that with 4 ML Si passivation layer. (c)  $G_{m,int}$  versus  $V_{GS}$  at  $V_{DS}$  of - 0.1 V and - 0.5 V for the same device in (a). Device with 7 ML Si passivation layer exhibits a significant improvement in  $G_{m,int}$  as compared to that with 4 ML Si passivation layer.



**Fig. 5.7.** (a) Statistical plots of  $I_{ON}$  for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with different Si passivation layer thicknesses.  $I_{ON}$  is improved as the thickness of Si passivation layer increases from 4 to 7 ML. 10 devices were measured for each split. (b)  $V_{TH}$  does not change with the Si passivation layer thickness. This could possibly be explained by a higher density of negative charges in the gate stack for devices with 7 ML Si passivation layer.

Fig. 5.7(a) is a statistical plot of the on-state current  $I_{ON}$  for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with different Si passivation layer thicknesses.  $I_{ON}$  was defined as  $I_{DS}$  at

 $V_{DS}$  of - 2.0 V and  $V_{GS} - V_{TH}$  of - 2.0 V. All the transistors in this plot have gate length  $L_G$  of 3 µm and gate width W of 100 µm. Devices with 7 ML Si passivation layer exhibit 12% improvement in median  $I_{ON}$  as compared to those with 4 ML Si passivation layer, which is attributed to the improvement in hole mobility. Fig. 5.7(b) compares the  $V_{TH}$  for the two device splits, showing that  $V_{TH}$  is almost independent of the Si passivation layer thickness. A smaller gate capacitance in the inversion bias regime due to a thicker Si passivation layer is expected to shift the  $V_{TH}$  in the negative direction, but this was not observed. This could possibly be explained by a higher density of negative charges in the HfO<sub>2</sub>/SiO<sub>2</sub>/Si gate stack for the device with a thicker Si passivation layer, as negative charges will shift  $V_{TH}$  in the positive direction. Ref. [178] also reported a similar observation and explanation for Ge pMOSFETs formed using a low-temperature trisilane (Si<sub>3</sub>H<sub>8</sub>) passivation process.



**Fig. 5.8.** Plot of  $\mu_{eff}$  versus  $N_{inv}$  for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs. Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with 7 ML Si passivation layer achieve 19% ± 4% enhancement in  $\mu_{eff}$  at  $N_{inv}$  of 1 × 10<sup>13</sup> cm<sup>-2</sup> as compared to devices with 4 ML Si passivation layer. The  $\mu_{eff}$  was extracted using on a total resistance slope-based approach [179]. The mobility curves were extracted using a few pair of devices.

Fig. 5.8 compares the mobility of the transistors with different Si passivation layer thicknesses. The  $\mu_{eff}$  was extracted using a total resistance slope-based approach [179]:

$$\mu_{eff} = \frac{1}{WqN_{inv}} \frac{\Delta R_{total}}{\Delta L_G},$$
(5.1)

where  $N_{inv}$  is the inversion carrier density obtained from the inversion C - Vmeasurement, q is the elementary charge,  $\Delta R_{total}$  and  $\Delta L_G$  are the differences in the total resistance and the  $L_G$ , respectively, of two Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs used for mobility extraction. Fig. 5.8 shows that the  $\mu_{eff}$  of the transistor with 7 ML Si passivation layer is 19% ± 4% higher than that with 4 ML Si passivation layer at  $N_{inv}$ of  $1 \times 10^{13}$  cm<sup>-2</sup>.

Both physical surface roughness at the Si/GeSn interface and electrically active defects in the gate stack can affect  $\mu_{eff}$  at high inversion carrier density. It is unlikely that the physical surface roughness at the 7 ML Si/GeSn interface is smaller than that at the 4 ML Si/GeSn interface. If  $\mu_{eff}$  is limited by the surface roughness scattering, it is expected that the mobility values for the devices with 7 ML Si passivation layer will decrease rapidly with increasing  $N_{inv}$  and become closer to those for devices with 4 ML Si layer. However, this behavior is not observed in Fig. 5.8. Therefore, we believe the mobility enhancement is mainly due to reduced carrier scattering contributed by the electrically active defects in the gate stack. With 7 ML Si passivation layer, the interface state charges in the HfO<sub>2</sub>/SiO<sub>2</sub>/Si stack are further away from the hole inversion layer in Ge<sub>0.97</sub>Sn<sub>0.03</sub> as compared to the case with 4 ML Si passivation layer. The larger separation between interface states and inversion

carriers is expected to reduce remote Coulomb scattering in the channel and contribute to an enhanced hole mobility [165],[169].

#### 5.2.3 Effects of Post Metal Annealing


The effects of PMA on the electrical characteristics of  $Ge_{0.97}Sn_{0.03}$  pMOSFETs with 7 ML Si passivation layer were investigated. The 7 ML Si passivation layer was selected for further study as it led to a higher mobility and drive current performance as compared to the 4 ML Si passivation layer.

To investigate the change in the interfacial chemical bonding between high-*k* dielectric and Ge<sub>0.97</sub>Sn<sub>0.03</sub> before and after PMA, a Si passivated blanket or unpatterned Ge<sub>0.97</sub>Sn<sub>0.03</sub> sample with a thin ALD HfO<sub>2</sub> layer (~2 nm) was prepared for x-ray photoelectron spectroscopy (XPS). The measurement was performed using a VG ESCALAB 220i-XL imaging XPS. Monochromatic aluminum (Al) *Ka* x-ray (1486.6 eV) was employed for analysis with photoelectron take-off angle of 90° with respect to the surface plane. Pass energy was set to be 20 eV. The binding energy scale was calibrated with pure Ni, gold (Au), silver (Ag), and copper (Cu) standard samples by setting the Ni Fermi edge, Au  $4f_{7/2}$ , Ag  $3d_{5/2}$ , and Cu  $2p_{3/2}$  peaks at binding energies of 0.00 ± 0.02, 83.96 ± 0.02, 368.21 ± 0.02, and 932.62 ± 0.02 eV, respectively.


The Ge  $2p_{3/2}$  and Sn  $3d_{5/2}$  core level spectra for the HfO<sub>2</sub>/SiO<sub>2</sub>/Si/Ge<sub>0.97</sub>Sn<sub>0.03</sub> sample before anneal are shown in Fig. 5.9(a) and (b), which provide clear evidence that Si surface passivation eliminates the formation of Ge-O and Sn-O bonds, indicating that the Si passivation layer is effective in preventing the oxidation of the

underlying  $Ge_{0.97}Sn_{0.03}$  surface. Both Si-O and Si-Si bonds were observed from the Si 2p spectrum [Fig. 5.9(c)], showing that the Si layer was partially oxidized before or during HfO<sub>2</sub> deposition.

The same sample was annealed at 450 °C for 1 minute in N<sub>2</sub> ambient, and XPS analysis was performed again. No Ge-O and Sn-O bonds were observed in the sample after anneal, indicating the good thermal stability of the HfO<sub>2</sub>/SiO<sub>2</sub>/Si/GeSn stack. In addition, the thicknesses of the SiO<sub>2</sub> and Si layer did not change after 450 °C annealing as the ratio of the area under SiO<sub>2</sub> peak to that under Si peak remained almost constant before and after anneal. This is further confirmed by using inversion C - V measurement (Fig. 5.10), which shows that the gate capacitance of the transistor with 450 °C PMA in the inversion regime is similar to that of the transistor with 500 °C PMA.




**Fig. 5.9.** High-resolution XPS spectra reveal the bonding structure at the  $HfO_2/SiO_2/Si/GeSn$  interfaces. The grey circles show the raw data and the blue and red symbols are obtained by curve fitting. Ge  $2p_{3/2}$  spectra in (a) and Sn  $3d_{5/2}$  spectra in (b) show the suppression of Ge-O and Sn-O bonds, contributing to the improved interfacial quality. (c) The existence of both Si-Si and Si-O bonds indicates the Si passivation layer was partially oxidized.




**Fig. 5.10.** Comparison of inversion C - V curves among the Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with and without PMA. Negligible differences in the gate capacitance in the inversion regime are observed.


Fig. 5.11 shows the  $I_{DS}$  -  $V_{GS}$  transfer characteristics of the Si passivated Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with no PMA, 450 °C PMA and 500 °C PMA. The  $L_G$  and W of these devices are 3 µm and 100 µm, respectively. The drive current of the device with 450 °C PMA is higher than that without PMA, and it is further improved by increasing the PMA temperature from 450 °C to 500 °C. It is also observed that PMA reduces *S*, and this is mainly attributed to a reduction of  $D_{it}$ . In addition, it is noted that  $V_{TH}$ , as determined by the maximum transconductance method, shifts towards positive direction for the devices with PMA. In the following paragraphs, the effects of PMA on  $G_{m,int}$ , *S* and  $V_{TH}$  will be discussed in detail.



**Fig. 5.11.**  $I_{DS}$  -  $V_{GS}$  characteristics of the Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with no PMA, 450 °C PMA, and 500 °C PMA. The  $L_G$  and W of these devices are 3 µm and 100 µm, respectively. Both drive current and S are improved for devices with PMA. In addition, PMA causes  $V_{TH}$  to shift towards positive direction.



**Fig. 5.12.**  $R_{Total}$  as a function of  $L_G$  at  $V_G - V_{TH}$  of - 1.2 V and  $V_{DS}$  of - 0.1 V. Experimental data points are plotted using symbols. Fitted lines are drawn using dashed lines. The slight difference in the S/D series resistance could be due to process variations.




**Fig. 5.13.**  $G_{m,int}$  for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with no PMA, 450 °C PMA, and 500 °C PMA. Peak  $G_{m,int}$  was enhanced for the devices with PMA, indicating the improvement of the gate stack quality.


The total resistance  $R_{Total}$  extracted at  $V_{GS} - V_{TH}$  of - 1.2 V and  $V_{DS}$  of - 0.1 V as a function of  $L_G$  is shown in Fig. 5.12. The slight difference in the S/D series resistance  $R_{SD}$  could be due to process variations. To correct the effect of  $R_{SD}$ ,  $G_{m,int}$ at  $V_{DS} = -0.1$  V and - 0.5 V for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with and without PMA was extracted (Fig. 5.13). A ~25% enhancement in the peak  $G_{m,int}$  was observed for the devices with 450 °C PMA as compared to those without PMA at  $V_{DS} = -0.5$  V. By increasing the PMA temperature from 450 °C to 500 °C, the peak  $G_{m,int}$  was further enhanced.

Fig. 5.14 shows the statistical plot of *S* for  $Ge_{0.97}Sn_{0.03}$  pMOSFETs with and without PMA. The median *S* for the devices without PMA is 227 mV/decade, and it reduces to 158 mV/decade in the devices with 450 °C PMA. Median *S* further

improves to 148 mV/decade when the PMA temperature increases to 500 °C. The reduction in *S* indicates that the mid-gap  $D_{it}$  decreases due to PMA.



**Fig. 5.14.** Statistical plot of *S* for  $Ge_{0.97}Sn_{0.03}$  pMOSFETs with and without PMA. The median *S* for the devices without PMA is 227 mV/decade. For the devices with 450 °C PMA, the median *S* reduces to 158 mV/decade and it further improves to 148 mV/decade when the PMA temperature increases to 500 °C. The reduction in *S* indicates that the mid-gap interface state density decreases due to PMA.




**Fig. 5.15.**  $I_{CP}/f$  as a function of  $\ln[(t_r \cdot t_f)^{1/2}]$  provides the mean  $D_{it}$  of Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs. A gentler slope in  $I_{CP}/f$  as a function of  $\ln[(t_r \cdot t_f)^{1/2}]$  indicates a lower  $D_{it}$  level. The mean  $D_{it}$  of the sample without PMA is  $9.2 \times 10^{12}$  cm<sup>-2</sup>·eV<sup>-1</sup> and it reduces to  $6.9 \times 10^{12}$  cm<sup>-2</sup>·eV<sup>-1</sup> and  $5.8 \times 10^{12}$  cm<sup>-2</sup>·eV<sup>-1</sup> in the devices with 450 °C PMA and 500 °C PMA, respectively.

Charge pumping analysis was performed to evaluate the  $D_{it}$  in the HfO<sub>2</sub>/SiO<sub>2</sub>/Si/GeSn stack using the method in Ref. [180]. The characterization was performed by sweeping the base level voltage  $V_{base}$  of constant-amplitude trapezoidal gate pulse train from accumulation level to inversion level, while keeping the S/D terminals grounded. The voltage amplitude  $V_a$  and frequency f of the gate pulses were 1 V and 200 kHz, respectively. Equal trapezoidal pulse with variable rise time  $(t_r)$  and fall time  $(t_f)$  ranging from 200 to 800 ns were applied. The charge pumping current  $(I_{CP})$  for trapezoidal gate pulse waveform is expressed as


$$I_{CP} = 2qD_{it} fA_G kT \left[ \ln \sqrt{t_r t_f} + \ln \left( \frac{|V_{FB} - V_{TH}|}{V_a} v_T n_s \sqrt{\sigma_n \sigma_p} \right) \right],$$
(5.2)

where *T* is the temperature,  $A_G$  is the gate area of the transistor, *k* is Boltzmann constant,  $V_{FB}$  is the flatband voltage,  $V_{TH}$  is the threshold voltage,  $v_T$  is the thermal velocity of the carriers,  $n_s$  is the surface concentration of minority carriers,  $\sigma_n$  and  $\sigma_p$ are the capture cross sections of electrons and holes, respectively. Based on the above Equation, the mean  $D_{it}$  can be extracted from the slope of  $I_{CP}/f$  versus  $\ln[(t_r \cdot t_f)^{1/2}]$  as shown in Fig. 5.15. The mid-gap  $D_{it}$  of the sample without PMA is 9.2  $\times 10^{12}$  cm<sup>-2</sup>·eV<sup>-1</sup>. It reduces to  $6.9 \times 10^{12}$  cm<sup>-2</sup>·eV<sup>-1</sup> and  $5.8 \times 10^{12}$  cm<sup>-2</sup>·eV<sup>-1</sup> for the devices with 450 °C PMA and 500 °C PMA, respectively. It should be noted that the  $D_{it}$  measured is contributed by all the interface traps that are electrically active in the HfO<sub>2</sub>/SiO<sub>2</sub>/Si/GeSn stack. Similar results of  $D_{it}$  reduction by PMA in N<sub>2</sub> ambient for Ge pMOSFETs has been reported in Refs. [161] and [181], which are consistent with our observations.

Fig. 5.16 is a statistical plot of  $V_{TH}$  for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with  $L_G$  ranging from 3 µm to 10 µm. The  $V_{TH}$  of the devices with 450 °C PMA is 0.1 V, which is higher than that of the devices without PMA. It further increases to 0.2 V for the devices with 500 °C PMA. The positive shift of threshold voltage could be due to the reduction in positive fixed oxide charges  $Q_f$  in HfO<sub>2</sub> layer caused by the oxygen vacancies [183]. The reduction in  $Q_f$  is possibly attributed to the passivation of oxygen vacancies by N<sub>2</sub> during annealing. This threshold voltage shift is not likely to be caused by a change in the work function of TaN gate as it was reported that work function of TaN remains almost constant for processing temperatures below 700 °C [184].




**Fig. 5.16.** Statistical plot of  $V_{TH}$  shows the effects of PMA for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs with  $L_G$  ranging from 3 µm to 10 µm. The positive shift in  $V_{TH}$  is possibly attributed to the reduction of  $Q_f$  in HfO<sub>2</sub>.



**Fig. 5.17.** Plot of  $\mu_{eff}$  versus  $N_{inv}$ , showing that PMA enhances the hole mobility for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs.

Fig. 5.17 compares the extracted  $\mu_{eff}$  versus  $N_{inv}$ , showing that mobility is enhanced in devices with PMA. Comparing the devices with and without PMA, it was observed that  $\mu_{eff}$  at  $N_{inv}$  of  $1 \times 10^{13}$  cm<sup>-2</sup> was improved by  $17\% \pm 4\%$  for the device with PMA at 450 °C. The  $\mu_{eff}$  of device with 500 °C PMA was further improved by  $6\% \pm 3\%$  as compared to that with 450 °C PMA. The enhancement in mobility is mainly attributed to the reduction of  $D_{it}$ . With a lower interface charge density, the Coulomb scattering of holes is reduced, leading to an improvement of carrier mobility.



**Fig. 5.18.** Summary of the hole mobilities extracted at  $N_{inv}$  of  $1 \times 10^{13}$  cm<sup>-2</sup> for Si passivated Ge<sub>1-x</sub>Sn<sub>x</sub> pMOSFETs with different Sn compositions. The conditions for Si passivation (Si<sub>2</sub>H<sub>6</sub> flow rates and durations) are shown. The chamber pressure was  $5 \times 10^{-7}$  Torr during processing. In general, the hole mobility increases with increasing Sn composition in the GeSn channel. PMA was not performed for the pMOSFETs in Refs. [82] and [84].

Fig. 5.18 summarizes the hole mobilities of Si passivated  $Ge_{1-x}Sn_x$  pMOSFETs with different Sn compositions at  $N_{inv}$  of  $1 \times 10^{13}$  cm<sup>-2</sup>. The hole mobilities of the  $Ge_{0.97}Sn_{0.03}$  pMOSFETs in this work follow the trend that hole mobility improves as Sn composition increases. In addition, the benefit of PMA is also observed.

# 5.3 GeSn nMOSFETs with Si Surface Passivation


In this Section, the results of  $Ge_{0.976}Sn_{0.024}$  nMOSFETs with low-temperature (~370 °C) Si surface passivation are documented. This was the first time that Si passivation was employed for GeSn nMOSFET fabrication. With Si passivation, a higher drive current was achieved as compared to devices with GeSnO<sub>2</sub> passivation [86]. In addition, the effects of FGA on the electrical characteristics of Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs were investigated. It was found that FGA improves the gate stack quality due to the passivation of interfacial dangling bonds and bulk traps in HfO<sub>2</sub> by hydrogen, leading to an improvement in *S*.


## 5.3.1 Fabrication of GeSn nMOSFETs

Fig. 5.19(a) shows the key processing steps for the fabrication of Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs. A gate-last process was used. P-type Ga-doped (100)-oriented Ge wafers with a doping concentration of  $5 \times 10^{17}$  cm<sup>-3</sup> were used as the starting substrate. A Ge<sub>0.976</sub>Sn<sub>0.024</sub> film with a thickness of 170 nm was epitaxially grown using a solid source MBE system at 180 °C. This film was fully strained and the substitutional Sn composition was 2.4% (0.35% lattice mismatch with Ge) as determined from high-resolution XRD. The root mean square (RMS) surface roughness of the Ge<sub>0.976</sub>Sn<sub>0.024</sub> film for a 10 µm × 10 µm area is 0.37 nm as shown by the atomic force microscopy (AFM) image in Fig. 5.20. Fig. 5.21(a) shows the cross-sectional TEM image of the Ge<sub>0.976</sub>Sn<sub>0.024</sub> on Ge substrate. High-resolution TEM image in Fig. 5.21(b) shows the high crystalline quality of the Ge<sub>0.976</sub>Sn<sub>0.024</sub> film and

defect-free Ge<sub>0.976</sub>Sn<sub>0.024</sub>/Ge interface. The as-grown Ge<sub>0.976</sub>Sn<sub>0.024</sub> film is p-type with an unintentional doping concentration of ~ $5 \times 10^{16}$  cm<sup>-3</sup> as obtained by Hall measurement.

The Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs fabrication started with alignment mark patterning, after which photolithography was done to expose the S/D regions. Phosphorus was implanted into the S/D regions with a dose of  $2 \times 10^{15}$  cm<sup>-2</sup> and an energy of 20 keV using photoresist as the mask. After photoresist removal, a 50 nm thick SiO<sub>2</sub> capping layer was deposited by sputtering. Activation anneal was then performed at 400 °C for 5 minutes in N<sub>2</sub> ambient using a RTA tool. Pre-gate clean using cyclic DHF (HF:H<sub>2</sub>O = 1:50) was performed before the wafers were loaded into the UHVCVD system for Si surface passivation. The Si passivation process was the same as the one described in Section 5.2.1. This was followed by the deposition of 5.4 nm thick HfO<sub>2</sub> by ALD and 100 nm thick TaN by sputtering. The TaN gate was then patterned using a Cl<sub>2</sub>-based plasma etching. Finally, the S/D regions were opened and metal contacts were formed by evaporating 100 nm thick aluminum (Al) using a lift-off process. Fig. 5.19(b) shows the schematic of a GeSn nMOSFET with Si passivation. A top-view SEM image of a completed device is shown in Fig. 5.19(c).










Fig. 5.20. AFM image shows that the RMS surface roughness of the  $Ge_{0.976}Sn_{0.024}$  film is 0.37 nm over a 10  $\mu$ m × 10  $\mu$ m scanning area.



**Fig. 5.21.** (a) The cross-sectional TEM image of the epitaxial  $Ge_{0.976}Sn_{0.024}$  film grown on Ge substrate. The thickness of the  $Ge_{0.976}Sn_{0.024}$  film is 170 nm. (b) High-resolution TEM image depicts the high crystalline quality of the GeSn film and defect-free  $Ge_{0.976}Sn_{0.024}/Ge$  interface.


## 5.3.2 Electrical Characterization of GeSn nMOSFETs

XPS analysis was performed to examine the interfacial chemical bonding between high-*k* gate dielectric and Ge<sub>0.976</sub>Sn<sub>0.024</sub>. A Si-passivated p-type Ge<sub>0.976</sub>Sn<sub>0.024</sub> sample with 2 nm thick ALD HfO<sub>2</sub> layer was prepared and a Ge<sub>0.976</sub>Sn<sub>0.024</sub> sample without Si passivation was also included as a reference. Fig. 5.22 shows the Ge  $2p_{3/2}$  and Sn  $3d_{5/2}$  core level spectra. No Ge-O bonds are observed from the Ge  $2p_{3/2}$  spectrum of the Si passivated sample, which provides clear evidence that Si passivation suppresses the formation of Ge-O bonds. However, no Sn-O peak is observed from the Sn  $3d_{5/2}$  spectra for GeSn samples with and without Si passivation. This could be because the concentration of Sn-O bonds is too low to be detected by the XPS system.




**Fig. 5.22.** (a) Ge  $2p_{3/2}$  and (b) Sn  $3d_{5/2}$  spectra obtained from XPS to investigate the interfacial chemical bonding between high-*k* dielectric and Ge<sub>0.976</sub>Sn<sub>0.024</sub>. The open squares show the raw data and the solid lines are the fitting curves. Ge-O bonds are observed in the Ge  $2p_{3/2}$  spectrum from the sample without Si passivation, whereas no Ge-O is observed in the sample with Si passivation. This provides clear evidence that Si passivation eliminates the formation of Ge-O bond. No Sn-O peak is observed from the Sn  $3d_{5/2}$  spectra for Ge<sub>0.976</sub>Sn<sub>0.024</sub> samples with and without Si passivation.

Fig. 5.23 shows the inversion C - V characteristics of a Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFET. A large frequency dispersion is observed when the frequency f varies from 50 kHz to 500 kHz. This suggests that a high level of fast trap charges near the conduction band edge are present in the gate stack. The capacitance equivalent thickness (CET) of the device is estimated to be ~1.8 nm based on the inversion capacitance value measured at f of 100 kHz.



**Fig. 5.23.** Inversion *C* - *V* characteristics of a  $Ge_{0.976}Sn_{0.024}$  nMOSFET. The large frequency dispersion indicates the existence of high density of fast trap charges in the gate stack.




**Fig. 5.24.** (a)  $I_D - V_{GS}$  and  $|I_S| - V_{GS}$  transfer characteristics of a typical Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFET with  $L_{CH}$  of 4.5 µm. The S of this device is ~230 mV/decade. (b) The  $|I_S| - V_{DS}$  characteristics of the same device in (a). Good saturation behavior is observed. (c) Device with Si passivation shows a higher  $I_{ON}$  as compared to that with GeSnO<sub>2</sub> passivation at the same bias conditions.

Fig. 5.24(a) shows the drain current  $I_D$  -  $V_{GS}$  and source current  $|I_S|$  -  $V_{GS}$ transfer characteristics of a typical Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFET with channel length  $L_{CH}$  of 4.5 µm. The *S* of this device is ~230 mV/decade. The leakage floor of  $I_D$  is ~2 orders higher than that of  $|I_S|$  under the same  $V_{DS}$ . This high leakage floor of  $I_D$  is mainly due to the large drain-to-body junction leakage current, which is possibly caused by the defects at this n<sup>+</sup>/p junction. The  $|I_S| - V_{DS}$  characteristics of the same device are shown in Fig. 5.24(b). The gate overdrive ( $V_{GS} - V_{TH}$ ) was varied from 0 to 1 V in steps of 0.2 V. Excellent saturation behavior is observed. The  $I_{ON}$  of this device is 3 µA/µm at  $V_{DS} = V_{GS} - V_{TH} = 1$  V. For another device with  $L_{CH}$  of 6.5 µm, the  $I_{ON}$  is 1.94 µA/µm at the same bias condition. Fig. 5.24(c) compares the  $I_{ON}$  of Si passivated Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFET with that of GeSnO<sub>2</sub> passivated device [86]. At the same bias conditions, device with Si passivation exhibits a higher drive current as compared to that with GeSnO<sub>2</sub> passivation (0.4 µA/µm), which could be due to the better interface quality achieved by using Si passivation.


### 5.3.3 Effects of FGA on the Electrical Characteristics of GeSn nMOSFETs

FGA is widely used to passivate the dangling bonds at the Si/SiO<sub>2</sub> interface in Si CMOS technology. It has also been shown that FGA is effective in reducing the interface trap density and improving the device performance of Ge MOSFETs [161],[186]-[188]. In this experiment, FGA with 10% H<sub>2</sub> and 90% N<sub>2</sub> was performed at 300 °C for 20 minutes to investigate its effects on the gate dielectric/Ge<sub>0.976</sub>Sn<sub>0.024</sub> interface quality. It was reported that significant amount of Al can diffuse into Ge at a temperature higher than 370 K [189]. If the Al atoms diffuse beyond the n<sup>+</sup> GeSn region, it will cause an electrical short between the source and drain by forming ohmic contact to the p-type body. To avoid this problem, FGA was performed before the Al contact formation.


Fig. 5.25 shows the inversion C - V characteristics of a Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFET with FGA. A smaller frequency dispersion is observed as compared to device without FGA (Fig. 5.23). This is attributed to the passivation of interfacial dangling bonds and bulk traps in HfO<sub>2</sub> by hydrogen during the FGA process. Fig. 5.26 compares the transfer characteristics of Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs with and without FGA. It is observed that by performing FGA, *S* of the transistor is improved from ~230 mV/decade to ~190 mV/decade. The statistical plot of *S* in Fig. 5.27 shows that the Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs with FGA exhibit 10% improvement in *S* as compared to those without FGA. The improvement in *S* indicates that the mid-gap  $D_{it}$  is reduced.




**Fig. 5.25.** Inversion C - V characteristics of a Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFET with FGA. Passivation of interfacial dangling bonds and bulk traps in HfO<sub>2</sub> by hydrogen during FGA contributes to a smaller frequency dispersion as compared to device without FGA (Fig. 5.23).



**Fig. 5.26.** The transfer characteristics of  $Ge_{0.976}Sn_{0.024}$  nMOSFETs with and without FGA. It is observed that *S* improves from ~230 mV/decade to ~190 mV/decade by performing FGA.



**Fig. 5.27.** Statistical plot shows the *S* enhancement due to FGA. The mean *S* of the  $Ge_{0.976}Sn_{0.024}$  nMOSFETs with FGA is 200 mV/decade. This is 10% lower as compared to that of devices without FGA.




**Fig. 5.28.** Schematic of the energy band diagram along the gate-to-channel direction of a  $Ge_{0.976}Sn_{0.024}$  nMOSFET in the strong inversion regime. The trapped charges can degrade the electron mobility due to Coulomb scattering.

It is noted that the  $I_{ON}$  of the Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs with Si passivation in this work is still quite low. The high interface state density near the conduction band edge could be responsible for the low drive current. It was reported that the  $D_{it}$  near the conduction band edge in Si-passivated Ge MOSFETs is high, which affects the electron mobility [190]. In addition, the negligible conduction band offset between Ge<sub>0.976</sub>Sn<sub>0.024</sub> and Si will cause charge trapping at the SiO<sub>2</sub>/Si interfaces as well as in the bulk of SiO<sub>2</sub> and HfO<sub>2</sub>, which will degrade the carrier mobility due to remote Coulomb scattering as illustrated in Fig. 5.28.

The large S/D resistance is another reason for the low drive current. Fig. 5.29 plots the total resistance  $R_{Total}$  between source and drain terminals versus  $L_{CH}$  for Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs at  $V_{DS} = 0.1$  V and  $V_{GS} - V_{TH} = 1$  V. The intercept of the fitted line with the vertical axis yields a high S/D resistance (~50 k $\Omega \cdot \mu m$ ), which limits the drive current. To reduce the S/D resistance, the n-type dopant concentration in the S/D regions has to be improved. This can be achieved by using

raised S/D structure with *in situ* doping [191]-[192], laser annealing [193] and coimplantation techniques [194].

In addition, the compressive strain in the epitaxial  $Ge_{0.976}Sn_{0.024}$  film is also responsible for the low drive current. This is because the compressive strain will cause a reduction in the effective electron mobility [88]. To further improve the drive current of  $Ge_{1-x}Sn_x$  nMOSFET, relaxed or tensile strained  $Ge_{1-x}Sn_x$  substrate should be employed. Advanced technique to realize fully relaxed and tensile strained  $Ge_xSn_{1-x}$  film has been recently demonstrated [195]. This can enable the realization of high mobility  $Ge_{1-x}Sn_x$  n-channel transistors.



**Fig. 5.29.** Plot of  $R_{total}$  versus  $L_{CH}$  for Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs at  $V_{DS} = 0.1$  V and  $V_{GS} - V_{TH} = -1$  V. The high S/D resistance limits the drive current of the transistors.

# 5.4 Summary

In this Chapter, the impact of Si passivation layer thickness on the  $I_{ON}$  and  $\mu_{eff}$  of Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs was studied. The hole mobility of Ge<sub>0.97</sub>Sn<sub>0.03</sub> is improved by increasing the Si passivation layer thickness from 4 to 7 ML, and this is attributed to the reduced Coulomb scattering by trapped charges in the gate stack. In addition, the effects of PMA on  $G_{m,int}$ , S, and  $\mu_{eff}$  of the Si passivated Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs were investigated. By performing PMA for Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs, the  $D_{it}$  was reduced, leading to enhanced  $G_{m,int}$ , S, and  $\mu_{eff}$ . The Si passivation layer thickness and PMA conditions are important parameters for the performance enhancement of Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs.

Ge<sub>0.976</sub>Sn<sub>0.024</sub> nMOSFETs with low-temperature Si surface passivation were also demonstrated. Devices with Si surface passivation exhibit higher drive current as compared to those with GeSnO<sub>2</sub> passivation. FGA reduces the frequency dispersion of the inversion *C* - *V* characteristics and improves the *S*. This is attributed to the passivation of interfacial dangling bonds and bulk traps in HfO<sub>2</sub> by hydrogen during FGA. Further reduction of  $D_{it}$  near the conduction band edge and S/D resistance would be needed to achieve a higher drive current. Relaxed or tensile strained Ge<sub>1-x</sub>Sn<sub>x</sub> substrate can also help to further increase the drive current by improving the electron mobility.

# **Chapter 6**

# **Conclusion and Future Work**

## 6.1 Conclusion

The power consumption of complementary metal-oxide-semiconductor (CMOS) circuit increases tremendously and becomes a critical issue as the transistor dimensions continue to scale down over the technology generations. To reduce the power consumption, supply voltage  $V_{DD}$  has to be lowered without compromising the on-state current  $I_{ON}$ . This can be achieved by using advanced transistors with steep switching behavior or employing metal-oxide-semiconductor field-effect transistors (MOSFETs) with high-mobility channel materials.

This thesis focuses on the investigation of potential device candidates, i.e. tunneling field-effect transistor (TFET) and germanium-tin ( $Ge_{1-x}Sn_x$ ) MOSFET, to achieve  $V_{DD}$  reduction in future technology nodes. Unlike a conventional MOSFET, TFET exploits the gate-controlled band-to-band tunneling (BTBT) mechanism to realize a subthreshold swing *S* of less than 60 mV/decade at room temperature. In order to have a more comprehensive understanding of the device physics of TFET, the strain and temperature dependence of the tunneling current was studied in Chapter 2 [29]. As silicon (Si)-based TFETs suffer from low  $I_{ON}$  due to the large bandgap of Si, employing heterostructures in TFETs is an effective method to improve the  $I_{ON}$ .

TFETs with Si<sub>0.5</sub>Ge<sub>0.5</sub>/Si<sub>0.989</sub>C<sub>0.011</sub>/Si (Chapter 2) [197] and Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As (Chapter 3) [198] heterostructures were experimentally demonstrated and the electrical performance of fabricated devices was analyzed in detail. Besides TFET, MOSFET with high-mobility channel material is another technology option to achieve high  $I_{ON}$ at a reduced  $V_{DD}$ . Ge<sub>1-x</sub>Sn<sub>x</sub> is a promising channel material to realize high-mobility MOSFET as it has higher carrier mobilities as compared with Si and germanium (Ge). Both p-channel [199] and n-channel [200] Ge<sub>1-x</sub>Sn<sub>x</sub> MOSFETs using Si surface passivation technique were demonstrated. The contributions of this thesis are listed in next Section.

# 6.2 Contributions of This Thesis

### 6.2.1 Strain and Temperature Dependence of Tunneling Current

For the first time, the dependence of the electrical characteristics of TFET on strain was investigated in Chapter 2 [29]. The results provide guidance on strain engineering of TFET and also understanding of the band-to-band tunneling mechanism. In addition, the underlying physics of the TFET device was probed by observing the dependence of the tunneling current on temperature [29]. Based on the unique temperature dependence of the tunneling current, a temperature independent current biasing circuit employing TFET was proposed and experimentally demonstrated. The demonstrated circuit achieved a low temperature sensitivity within  $\pm 120$  ppm/K [196].

#### 6.2.2 TFET with Si0.5Ge0.5/Si0.989C0.011/Si Heterostructure

Vertical Si<sub>0.5</sub>Ge<sub>0.5</sub> source TFETs with a thin layer of strained Si<sub>0.989</sub>C<sub>0.011</sub> (~8 nm) inserted at the tunneling junction were demonstrated and the impact of this Si<sub>0.989</sub>C<sub>0.011</sub> layer on the electrical characteristics of TFETs was investigated in Chapter 3 of this thesis [197]. The insertion of Si<sub>0.989</sub>C<sub>0.011</sub> layer lowers the energy of the conduction band edge  $E_C$  in the channel. At the same time, it contributes to a steep p<sup>+</sup> dopant profile at the source/channel interface by suppressing boron diffusion. As a result, Si<sub>0.5</sub>Ge<sub>0.5</sub> source TFET with Si<sub>0.989</sub>C<sub>0.011</sub> layer exhibits higher  $I_{ON}$  and steeper *S* as compared to the one without Si<sub>0.989</sub>C<sub>0.011</sub> layer.

### 6.2.3 TFET with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As Heterostructure

High quality Ge was successfully grown on In<sub>0.53</sub>Ga<sub>0.47</sub>As substrate using a metal-organic chemical vapor deposition tool. X-ray photoelectron spectroscopy analysis revealed that Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface has a staggered band alignment and the energy of the valence band edge  $E_V$  in Ge is higher than that in In<sub>0.53</sub>Ga<sub>0.47</sub>As by  $0.5 \pm 0.1$  eV (Section 4.4.2 of Chapter 4). Therefore, Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As is a promising source/channel structure for TFET. Lateral TFETs with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As tunneling junction were experimentally realized for the first time (Chapter 4) [198]. The device concept and experimental results were discussed in detail.

### 6.2.4 Ge<sub>1-x</sub>Sn<sub>x</sub> MOSFET with Si Surface Passivation

In Chapter 5, the fabrication of  $Ge_{0.97}Sn_{0.03}$  p-channel MOSFETs (pMOSFETs) with low-temperature Si surface passivation was documented. The impact of Si

surface passivation layer thickness on the electrical performance of Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs was studied [199]. The effects of post metal annealing on the  $I_{ON}$ , S, and hole mobility  $\mu_{eff}$  of Si passivated Ge<sub>0.97</sub>Sn<sub>0.03</sub> pMOSFETs were investigated. In addition, Ge<sub>0.976</sub>Sn<sub>0.024</sub> n-channel MOSFETs (nMOSFETs) with Si surface passivation, achieving a higher drive current than devices passivated by GeSnO<sub>2</sub>, were demonstrated [200]. This was the first demonstration of Si surface passivation for GeSn nMOSFET. Moreover, the effects of forming gas annealing were also investigated.

## 6.3 **Future Directions**

#### 6.3.1 *I*<sub>ON</sub> Enhancement for TFETs

Novel heterostructures were proposed for TFETs as discussed in Chapter 3 and 4. However, the fabricated TFETs still suffer from low *I*<sub>ON</sub> and poor *S* as compared to the state-of-the-art Si MOSFETs. III-V materials with highly staggered band alignment or broken-gap alignment [57],[201], such as AlGaSb/InGaAs [55],[202] and AlGaAsSb/InGaAs [203] heterostructures, should be considered to further improve the device performance. In addition, innovative source structure designs can also be further explored, such as extended source structure [66] and structure with tunneling in-line with gate field [56],[64].

#### 6.3.2 P-Channel TFETs

Until now, research efforts have been devoted to n-channel TFETs. However, there is still a lack of research in p-channel TFETs. Recently,  $Ge_{1-x}Sn_x$ -based p-

channel TFET with promising results has been demonstrated [204]. The substitutional tin (Sn) composition of the  $Ge_{1-x}Sn_x$  alloy can be optimized to achieve high band-to-band tunneling rate while preserving a low off-state leakage current  $I_{OFF}$ . III-V heterostructure, such as InAs/AlGaSb [55], can also be explored for the fabrication of p-channel TFET.

#### 6.3.3 Surface Passivation for GeSn pMOSFETs

The thickness of the Si passivation layer has significant impact on the  $I_{ON}$ , S, and  $\mu_{eff}$  of Si passivated Ge<sub>1-x</sub>Sn<sub>x</sub> pMOSFETs (Chapter 5). It is also worthwhile to study the effects of Si passivation layer growth temperature on the electrical performance of Ge<sub>1-x</sub>Sn<sub>x</sub> pMOSFET. It is anticipated that Ge and tin (Sn) atoms may segregate into the Si layer during the passivation process, which will cause trap states in the gate stack. Si passivation using a lower temperature may help to suppress Ge and Sn segregation. In addition, other novel surface passivation techniques can be explored for Ge<sub>1-x</sub>Sn<sub>x</sub> pMOSFETs, such as high pressure oxidation [205] and plasma post oxidation [206].

#### 6.3.4 Processing Technology of GeSn nMOSFETs

Although GeSn nMOSFETs with Si passivation exhibit a higher  $I_{ON}$  as compared to those with GeSnO<sub>2</sub> passivation, the  $I_{ON}$  of Si passivated GeSn nMOSFETs is still low. There are few possible methods to further improve the drive current of Ge<sub>1-x</sub>Sn<sub>x</sub> nMOSFETs. Firstly, alternative surface passivation techniques that can achieve low interface trap density  $D_{it}$  near the  $E_C$  of Ge<sub>1-x</sub>Sn<sub>x</sub> nMOSFETs should be further explored. The conduction band offset between the surface passivation layer and  $Ge_{1-x}Sn_x$  should preferably be large to suppress the Coulomb scattering due to the interface trap states in the gate stack. Secondly, the source/drain (S/D) doping concentration can be improved to lower the S/D sheet resistance and reduce the contact resistance between metal contact and  $Ge_{1-x}Sn_x$ . This can be achieved by using raised S/D structure with *in situ* doping [191]-[192], laser annealing [193], and co-implantation [194] techniques. Lastly, the Sn composition can be further increased to achieve higher electron mobility. In addition, relaxed or tensile strained  $Ge_{1-x}Sn_x$  should be realized to further enhance the electron mobility. Advanced technique to achieve relaxed  $Ge_{1-x}Sn_x$  has been reported recently [195].

# References

- G. E. Moore, "Cramming more components onto integrated circuits,"
   *Proceedings of the IEEE*, vol. 86, pp. 82 85, 1998.
- [2] T.-C. Chen, "Where CMOS is going: trendy hype vs. real technology," *IEEE Solid-State Circuits Conference (ISSCC)*, 2006, pp. 1 18.
- [3] P. Nilsson, "Arithmetic reduction of the static power consumption in nanoscale CMOS," *IEEE International Conference on Electronics, Circuits, and Systems*, 2006, pp. 656 659.
- [4] K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer, "I-MOS: A novel semiconductor device with a subthreshold slope lower than kT/q," *IEEE International Electron Devices Meeting Technical Digest*, 2002, pp. 289 - 292.
- [5] W. Y. Choi, J. D. Lee, and B.-G. Park, "Integration process of impact ionization metal-oxide-semiconductor devices with tunneling field-effect transistors and metal-oxide-semiconductor field-effect transistors," *Japanese Journal of Applied Physics*, vol. 46, pp. 122 - 124, 2007.
- [6] C.-W. Lee, A. N. Nazarov, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, R. T. Doria, and J.-P. Colinge, "Low subthreshold slope in junctionless multigate transistors," *Applied Physics Letters*, vol. 96, 102106, 2010.
- [7] E.-H. Toh, G. H. Wang, L. Chan, D. Weeks, M. Bauer, J. Spear, S. G. Thomas,G. Samudra, and Y.-C. Yeo, "Cointegration of in situ doped silicon-carbide source and silicon-carbon i-region in p-channel silicon nanowire impact-

ionization transistor," *IEEE Electron Device Letters*, vol. 29, pp. 731 - 733, 2008.

- [8] A. Padilla, C. W. Yeung, C. Shin, C. Hu, and T. K. Liu, "Feedback FET: A novel transistor exhibiting steep switching behavior at low bias voltages," *IEEE International Electron Devices Meeting Technical Digest*, 2008, pp. 171 174.
- [9] C. W. Yeung, A. Padilla, T.-J. K. Liu, C. Hu, "Programming characteristics of the steep turn-on/off feedback FET (FBFET)," *Symposium on VLSI Technology*, 2009, pp. 176 - 177.
- [10] H. Nathanson, W. Newell, R. Wickstro, and J. Davis, "Resonant gate transistor," *IEEE Transactions on Electron Devices*, vol. ED-14, pp. 117 133, 1967.
- [11] A. M. Ionescu, V. Pott, R. Fritschi, K. Banerjee, M. J. Declercq, P. Renaud, C. Hilbert, P. Fluckiger, and G. A. Racine, "Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG-MOSFET) with a metal-over-gate architecture," *International Symposium on Quality Electronic Design*, 2002, pp. 496 501.
- [12] H. Kam, D. T. Lee, R. T. Howe, and T.-J. King, "A new nano-electromechanical field effect transistor (NEMFET) design for low-power electronics," *IEEE International Electron Devices Meeting Technical Digest*, 2005, pp. 463 - 466.

- K. K. Bhuwalka, S. Sedlmaier, A. K. Ludsteck, C. Tolksdorf, J. Schulze, and I. Eisele, "Vertical tunnel field-effect transistor," *IEEE Transactions on Electron Devices*, vol. 51, pp. 279 282, 2004.
- [14] P. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weis, L. Schmitt, and W. Hansch, "Complementary tunneling transistor for low power application," *Solid-State Electronics*, vol. 48, pp. 2281 2286, 2004.
- [15] Q. Zhang, W. Zhao, and A. Seabaugh, "Low-subthreshold-swing tunnel transistor," *IEEE Electron Device Letters*, vol. 27, pp. 297 300, 2006.
- [16] W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Letters*, vol. 28, pp. 743 - 745, Aug. 2007.
- [17] W. Y. Choi, J. D. Lee, and B.-G. Park, "Novel tunneling devices with multifunctionality," *Japanese Journal of Applied Physics*, vol. 46, pp. 2622 - 2625, 2007.
- [18] A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, "Tunnel field-effect transistor without gate-drain overlap," *Applied Physics Letters*, vol. 91, 053102, 2007.
- [19] E.-H. Toh, G. H. Wang, G. Samudra, and Y.-C. Yeo, "Device physics and design of germanium tunneling field-effect transistor with source and drain engineering for low power and high performance applications," *Journal of Applied Physics*, vol. 103, 104504, 2008.

- [20] V. Nagavarapu, R. Jhaveri, and J. C. S. Woo, "The tunnel source (PNPN) n-MOSFET: A novel high performance transistor," *IEEE Transactions on Electron Devices*, vol. 55, pp. 1013 - 1019, 2008.
- [21] C. Hu, D. Chou, P. Patel, and A. Bowonder, "Green transistor A V<sub>dd</sub> scaling path for future low power ICs," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2008, pp.14 - 15.
- [22] S. H. Kim, H. Kam, C. Hu, and T.-J. K. Liu, "Germanium-source tunnel field effect transistors with record high *I<sub>ON</sub>/I<sub>OFF</sub>*," *Symposium on VLSI Technology*, 2009, pp. 178 - 179.
- [23] F. Mayer, C. Le Royer, J. F. Damlencourt, K. Romanjek, F. Andrieu, C. Tabone, B. Previtali, and S. Deleonbinus, "Impact of SOI, Si<sub>1-x</sub>Ge<sub>x</sub>OI and GeOI substrates on CMOS compatible Tunnel FET performance," *IEEE International Electron Devices Meeting Technical Digest*, 2008, pp. 163 166.
- [24] T. Krishnamohan, D. Kim, S. Raghunathan, and K. Saraswat, "Double-gate strained-Ge heterostructure Tunneling FET (TFET) with record high drive currents and < 60 mV/dec subthreshold slope," *IEEE International Electron Devices Meeting Technical Digest*, 2008, pp. 947 - 949.
- [25] S. Mookerjea, R. Krishnan, S. Datta, and V. Narayanan, "Effective capacitance and drive current for Tunnel FET (TFET) CV/I estimation," *IEEE Transactions on Electron Devices*, vol. 56, pp. 2092 - 2098, 2009.
- [26] N. N. Mojumder and K. Roy, "Band-to-band tunneling ballistic nanowire FET: Circuit-compatible device modeling and design of ultra-low-power digital

circuits and memories," *IEEE Transactions on Electron Devices*, vol. 56, pp. 2193 - 2201, 2009.

- [27] O. M. Nayfeh, J. L. Hoyt, and D. A. Antoniadis, "Strained-Si<sub>1-x</sub>Ge<sub>x</sub> band-toband tunneling transistors: impact of tunnel-junction germanium composition and doping concentration on switching behavior," *IEEE Transactions on Electron Devices*, vol. 56, pp. 2264 - 2269, 2009.
- [28] Y. Khatami and K. Banerjee, "Steep subthreshold slope n- and p- type tunnel-FET devices for low-power and energy-efficient digital circuits," *IEEE Transactions on Electron Devices*, vol. 56, pp. 2752 - 2761, 2009.
- [29] P. Guo, L. Yang, Y. Yang, L. Fan, G. Han, G. S. Samudra, and Y.-C. Yeo, "Tunneling field-effect transistor: effect of strain and temperature on tunneling current," *IEEE Electron Device Letters*, vol. 30, pp. 981 - 983, 2009.
- [30] S. Saurabh and M. J. Kumar, "Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor: theoretical investigation and analysis," *Japanese Journal of Applied Physics*, vol. 48, 064503, 2009.
- [31] Y. Yang, X. Tong, L. Yang, P. Guo, L. Fan, and Y.-C. Yeo, "Tunneling field effect transistor: capacitance components and modeling," *IEEE Electron Device Letters*, vol 31, pp. 752 - 754, 2010.
- [32] G. Han, Y. S. Yee, P. Guo, Y. Yang, L. Fan, C. Zhan, and Y.-C. Yeo, "Enhancement of TFET performance using dopant profile steepening implant and source dopant concentration engineering at tunneling junction," *Si Nanoelectronics Workshop (SNW)*, 2010, pp. 11 - 12.

- [33] K. Jeon. W.-Y. Loh, Pr. Patel, C. Y. Kang, J. Oh, A. Bowonder, C. Park, C. S. Park, C. Smith, P. Majhi, H.-H Tseng, R. Jammy, T.-J. K. Liu, and C. Hu, "Si tunnel transistor with a novel silicided source and 46 mV/dec swing," *Symposium on VLSI Technology*, 2010, pp. 121 122.
- [34] M. H. Lee, S. T. Chang, T.-H. Wu, and W.-N. Tseng, "Driving current enhancement of strained Ge (110) p-type tunnel FETs and anisotropic effect," *IEEE Electron Device Letters*, vol. 32, pp. 1355 - 1357, 2011.
- [35] G. Han, P. Guo, Y. Yang, C. Zhan, Q. Zhou, and Y.-C. Yeo, "Silicon-based tunneling field-effect transistor with elevated germanium source formed on (110) silicon substrate," *Applied Physics Letters*, vol. 98, 153502, 2011.
- [36] R. Gandhi, Z. Chen, N. Singh, K. Banerjee, and S. Lee, "Vertical Si-nanowire n-type tunneling FETs with low subthreshold swing (≤ 50 mV/decade)," *IEEE Electron Device Letters*, vol. 32, pp. 437 - 439, 2011.
- [37] D. Leonelli, A. Vandooren, R. Rooyackers, A. S. Verhulst, S. De. Gendt, M.
   M. Heyns, and G. Groeseneken, "Silicide engineering to boost Si tunnel transistor drive current," *Japanese Journal of Applied Physics*, vol. 50, 04DC05, 2011.
- [38] A. Villalon, C. Le Royer, M. Cassé, D. Cooper, B. Prévitali, C. Tabone, J.-M. Hartmann, P. Perreau, P. Rivallin, J.-F. Damlencourt, F. Allain, F. Andrieu, O. Weber, O. Faynot, and T. Poiroux, "Strained tunnel FETs with record *I*<sub>ON</sub>: first demonstration of ETSOI TFETs with SiGe channel and RSD," *Symposium on VLSI Technology*, 2012, pp. 49 50.

- [39] Q. Huang, R. Huang, Z. Zhan, Y. Qiu, W. Jiang, C. Wu, and Y. Wang, "A novel Si tunnel FET with 36 mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration," *IEEE International Electron Devices Meeting Technical Digest*, 2012, pp. 187 - 190.
- [40] Q. Zhang, T. Fang, H. Xing, A. Seabaugh, and D. Jena, "Graphene nanoribbon tunnel transistor," *IEEE Electron Device Letters*, vol. 29, pp. 1344 1346, 2008.
- [41] G. Fiori and G. Iannaccone, "Ultralow-voltage bilayer graphene Tunnel FET," *IEEE Electron Device Letters*, vol. 30, pp. 1096 - 1098, 2009.
- [42] K.-T. Lam, D. Seah, S.-K. Chin, S. B. Kumar, G. Samudra, Y.-C, Yeo, and G. Liang: "A simulation study of graphene-nanoribbon tunneling FET with heterojunction channel," *IEEE Electron Device Letters*, vol. 31, pp. 555 557, 2010.
- [43] Y. Khatami, M. Krall, H. Li., C. Xu., and K. Banerjee, "Graphene based heterostructure Tunnel-FETs for low-voltage/high-performance ICs," *Proceedings 68<sup>th</sup> Device Research Conference (DRC)*, 2010, pp. 65 - 66.
- [44] J. Appenzeller, Y.-M. Lin, J. Knoch, and Ph. Avouris, "Band-to-band tunneling in carbon nanotube field-effect transistors," *Physical Review Letters*, vol. 93, 196805, 2004.
- [45] S. O. Koswatta, D. E. Nikonov, and M. S. Lundstrom, "Computational study of carbon nanotube p-i-n tunnel FETs," *IEEE International Electron Devices Meeting Technical Digest*, 2005, pp. 518 - 521.

- [46] J. Knoch and J. Appenzeller, "Tunneling phenomena in carbon nanotube field-effect transistors," *Physica Status Solidi A*, vol. 205, pp. 679 694, 2008.
- [47] S. Mookerjea, D. Mohata, R. Krishnan, J. Singh, A. Vallett, A. Ali, T. Mayer, V. Narayanan, D. Schlom, A. Liu, and S. Datta, "Experimental demonstration of 100 nm channel length In<sub>0.53</sub>Ga<sub>0.47</sub>As-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applications," *IEEE International Electron Devices Meeting Technical Digest*, 2009, p. 949 951.
- [48] S. O. Koswatta, M. S. Lundstrom, and D. E. Nikonov, "Performance comparison between p-i-n tunneling transistors and conventional MOSFETs," *IEEE Transactions on Electron Devices*, vol. 56, pp. 456 - 465, 2009.
- [49] S. O. Koswatta, S. J. Koester, and W. Haensch, "1D broken-gap tunnel transistor with MOSFET-like on-current and sub-60 mV/dec subthreshold swing," *IEEE International Electron Devices Meeting Technical Digest*, 2009, pp. 909 - 912.
- [50] S. Mookerjea, D. Mohata, T. Mayer, V. Narayanan, and S. Datta, "Temperature-dependent I-V characteristics of a vertical In<sub>0.53</sub>Ga<sub>0.47</sub>As tunnel FET," *IEEE Electron Device Letters*, vol. 31, pp. 564 - 566, 2010.
- [51] A. C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," *Proceedings of the IEEE*, vol. 98, pp. 2095 - 2110, 2010.
- [52] H. Zhao, Y.-T. Chen, Y. Wang, F. Zhou, F. Xue, and J. C. Lee, "Improving the on-current of In<sub>0.7</sub>Ga<sub>0.3</sub>As tunneling field-effect-transistors by p<sup>++</sup>/n<sup>+</sup> tunneling junction," *Applied Physics Letters*, vol. 98, 093501, 2011.

- [53] B. M. Borg, K. A. Dick, B. Ganjipour, M.-E. Pistol, L.-E. Wernersson, and C. Thelander, "InAs/GaSb heterostructure nanowires for tunnel field-effect transistors," *Nano Letters*, vol. 10, pp. 4080 - 4085, 2010.
- [54] K. Ganapathi, Y. Yoon, and S. Salahuddin, "Analysis of InAs vertical and lateral band-to-band tunneling transistors: leveraging vertical tunneling for improved performance," *Applied Physics Letters*, vol. 97, 033504, 2010.
- [55] J. Knoch and J. Appenzeller, "Modeling of high-performance p-type III-V heterojunction tunnel FETs," *IEEE Electron Device Letters*, vol. 31, pp. 305 -307, 2010.
- [56] S. H. Kim, S. Agarwal, Z. A. Jacobson, P. Matheu, C. Hu, and T.-J. K. Liu, "Tunneling field effect transistor with raised germanium source," *IEEE Electron Device Letters*, vol. 31, pp. 1107 - 1109, 2010.
- [57] J. T. Smith, S. Das, and J. Appenzeller, "Broken-gap tunnel MOSFET: a constant-slope sub-60-mV/decade transistor," *IEEE Electron Device Letters*, vol. 32, pp. 1367 - 1369, 2011.
- [58] H. Zhao, Y. Chen, Y. Wang, F. Zhou, F. Xue, and J. Lee, "In<sub>0.7</sub>Ga<sub>0.3</sub>As tunneling field-effect transistors with an *I<sub>ON</sub>* of 50 μA/μm and a subthreshold swing of 86 mV/dec using HfO<sub>2</sub> gate oxide," *IEEE Electron Device Letters*, vol. 31, pp. 1392 1394, 2010.
- [59] H. Zhao, Y. Chen, Y. Wang, F. Zhou, F. Xue, and J. Lee, "InGaAs tunneling field-effect-transistors with atomic-layer-deposited gate oxides," *IEEE Transactions on Electron Devices*, vol. 58, pp. 2990 - 2995, 2011.

- [60] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, pp. 329 - 337, 2011.
- [61] G. Dewey, B. Chu-Kung, J. Boardman, J. M. Fastenau, J. Kavalieros, R. Kotlyar, W. K. Liu, D. Lubyshev, M. Metz, N. Mukherjee, P. Oakey, R. Pillarisetty, M. Radosavljevic, H. W. Then, and R. Chau, "Fabrication, characterization, and physics of III-V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing," *IEEE International Electron Devices Meeting Technical Digest*, 2011, pp. 785 788.
- [62] D. K. Mohata, R. Bijesh, S. Mujumdar, C. Eaton, R. Engel-Herbert, T. Mayer, V. Narayanan, J. M. Fastenau, D. Loubychev, A. K. Liu, and S. Datta, "Demonstration of MOSFET-like on-current performance in arsenide/antimonide tunnel FETs with staggered hetero-junctions for 300 mV logic applications," *IEEE International Electron Devices Meeting Technical Digest*, 2011, pp. 781 784.
- [63] D. K. Mohata, R. Bijesh, Y. Zhu, M. K. Hudait, R. Southwick, Z. Chbili, D. Gundlach, J. Suehle, J. M. Fastenau, D. Loubychev, A. K. Liu, T. S. Mayer, V. Narayanan, and S. Datta, "Demonstration of improved heteroepitaxy, scaled gate stack and reduced interface states enabling heterojunction tunnel FETs with high drive current and high on-off ratio," *Symposium on VLSI Technology*, 2012, pp. 53 54.
- [64] R. Li, Y. Lu, S. D. Chae, G. Zhou, Q. Liu, C. Chen, M. S. Rahman, T. Vasen,Q. Zhang, P. Fay, T. Kosel, M. Wistey, H. Xing, S. Koswatta, and A. Seabaugh, "InAs/AlGaSb heterojunction tunnel field-effect transistor with

tunneling in-line with the gate field," *Physica Status Solidi C*, vol. 9, pp. 389 - 392, 2012.

- [65] U. E. Avci, S. Hasan, D. E. Nikonov, R. Rios, K. Kuhn, and I. A. Young, "Understanding the feasibility of scaled III-V TFET for logic by bridging atomistic simulations and experimental results," *Symposium on VLSI Technology*, 2012, p. 183 - 184.
- [66] Y. Yang, P. Guo, G. Han, K. L. Low, C. Zhan, and Y.-C. Yeo, "Simulation of tunneling field-effect transistors with extended source structures," *Journal of Applied Physics*, vol. 111, 114514, 2012.
- [67] O. M. Nayfeh, C. N. Chleirigh, J. Hennessy, L. Gomez, J. L. Hoyt, and D. A. Antoniadis, "Design of tunneling field-effect transistors using strainedsilicon/strained-germanium type-II staggered heterojunctions," *IEEE Electron Device Letters*, vol. 29, pp. 1074 - 1077, 2008.
- [68] L. Esaki, "New phenomenon in narrow germanium p-n junctions," *Physical Review*, vol. 109, pp. 603 604, 1958.
- [69] T. Baba, "Proposal for surface tunnel transistor," *Japanese Journal of Applied Physics*, vol. 31, pp. L455 L457, 1992.
- [70] T. Uemura and T. Baba, "Characterization of depletion-type surface tunnel transistors," *Japanese Journal of Applied Physics*, vol. 31, pp. L1727 L1729, 1992.
- [71] W. M. Reddick and G. A. J. Amaratunga, "Silicon surface tunnel transistor," *Applied Physics Letters*, vol. 67, pp. 494 - 496, 1995.

- [72] J. Koga and A. Toriumi, "Three-terminal silicon surface junction tunneling device for room temperature operation," *IEEE Electron Device Letters*, vol. 20, pp. 529 531, 1999.
- [73] E. O. Kane, "Zener tunneling in semiconductors," *Journal of the Physics and Chemistry of Solids*, vol. 12, pp. 181 188, 1960.
- [74] S. M. Sze and K. K. Ng, *Physics of Semiconductor Device*, New Jersey: John Wiley & Sons, Inc., 2007.
- [75] International Technology Roadmap for Semiconductors, 2012. [Online].Available: http://www.itrs.net.
- [76] K.-H. Kao, A. S. Verhulst, W. G. Vandenberghe, B. Soree, G. Groeseneken, and K. D. Meyer, "Direct and indirect band-to-band tunneling in germaniumbased TFETs," *IEEE Transactions on Electron Devices*, vol. 59, pp. 292 - 301, 2012.
- [77] P. M. Solomon, I. Lauer, A. Majumdar, J. T. Teherani, M. Luisier, J. Cai and S. J. Koester, "Effect of uniaxial strain on the drain current of a heterojunction tunneling field-effect transistor," *IEEE Electron Device Letters*, vol. 32, pp. 464 - 466, 2011.
- [78] J.-S. Jang and W. Y. Choi, "Ambipolarity factor of tunneling field-effect transistors (TFETs)," *Journal of Semiconductor Technology and Science*, vol. 11, pp. 272 277, 2011.
- [79] M. Lundstrom, "Elementary scattering theory of the Si MOSFET," *IEEE Electron Device Letters*, vol. 18, pp. 361 363, 1997.

- [80] A. Lochtefeld, I. J. Djomehri, G. Samudra, and D. A. Antoniadis, "New insights into carrier transport in n-MOSFETs," *IBM Journal of Research Development*, vol. 46, pp. 347 - 357, 2002.
- [81] J. D. Sau and M. L. Cohen, "Possibility of increased mobility in Ge-Sn alloy system," *Physical Review B*, vol. 75, 045208, 2007.
- [82] G. Han, S. Su, C. Zhan, Q. Zhou, Y. Yang, L. Wang, P. Guo, W. Wang, C. P. Wong, Z. X. Shen, B. Cheng, and Y.-C. Yeo, "High-mobility germanium-tin (GeSn) p-channel MOSFETs featuring metallic source/drain and sub-370 °C process modules," *IEEE International Electron Devices Meeting Technical Digest*, 2011, pp. 402 404.
- [83] X. Gong, S. J. Su, B. Liu, L. Wang, W. Wang, Y. Yang, E. Kong, B. Cheng,
  G. Han, and Y.-C. Yeo, "Towards high performance Ge<sub>1-x</sub>Sn<sub>x</sub> and InGaAs CMOS: a novel common gate stack featuring sub-400 °C Si<sub>2</sub>H<sub>6</sub> passivation, single TaN metal gate, and sub-1.3 nm EOT," *Symposium on VLSI Technology*, 2012, pp. 99 100.
- [84] X. Gong, G. Han, F. Bai, S. Su, P. Guo, Y. Yang, R. Cheng, D. Zhang, G. Zhang, C. Xue, B. Cheng, J. Pan, Z. Zhang, E. S. Tok, D. Antoniadis, and Y.-C. Yeo, "Germanium-Tin (GeSn) p-channel MOSFETs fabricated on (100) and (111) surface orientations with sub-400 °C Si<sub>2</sub>H<sub>6</sub> passivation," *IEEE Electron Device Letters*, vol. 34, pp. 339 341, 2013.
- [85] L. Wang, S. Su, W. Wang, X. Gong, Y. Yang, P. Guo, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Strained germanium-tin (GeSn) p-channel metal-oxide-semiconductor field-effect transistors (p-MOSFETs) with

ammonium sulfide passivation," *Solid-State Electronics*, vol. 83, pp. 66 - 70, 2013.

- [86] G. Han, S. Su, L. Wang, W. Wang, X. Gong, Y. Yang, Ivana, P. Guo, C. Guo,
  G. Zhang, J. Pan, Z. Zhang, C. Xue, B. Cheng, and Y. -C. Yeo, "Strained germanium-tin (GeSn) N-channel MOSFETs featuring low temperature N<sup>+</sup>/P junction formation and GeSnO<sub>2</sub> interfacial layer," *Symposium on VLSI Technology*, 2012, pp. 97 98.
- [87] S. Gupta, B. Vincent, D. H. C. Lin, M. Gunji, A. Firrincieli, F. Gencarelli, B. Magyari-köpe, B. Yang, B. Douhard, J. Delmotte, A. Franquet, M. Caymax, J. Dekoster, Y. Nishi, and K. C. Saraswat, "GeSn channel nMOSFETs: Material potential and technological outlook," *Symposium on VLSI Technology*, 2012, pp. 95 96.
- [88] S. Gupta, B. Vincent, B. Yang, D. Lin, F. Gencarelli, J.-Y. J. Lin, R. Chen, O. Richard, H. Bender, B. Magyari-köpe, M. Caymax, J. Dekoster, Y. Nishi, and K. C. Saraswat, "Towards high mobility GeSn channel nMOSFET: improved surface passivation using novel ozone oxidation method," *IEEE International Electron Devices Meeting Technical Digest*, 2012, pp. 375 378.
- [89] S. Sedlmaier, K. K. Bhuwalka, A. Ludsteck, M. Schmidt, J. Schulze, W. Hansch, and I. Eisele, "Gate-controlled resonant interband tunneling in silicon," *Applied Physics Letters*, vol. 85, pp. 1707 1709, 2004.
- [90] K. K. Bhuwalka, J. Schulze, and I. Eisele, "A simulation approach to optimize the electrical parameters of a vertical tunnel FET," *IEEE Transactions on Electron Devices*, vol. 52, pp. 1541 - 1547, 2005.

- [91] J. Appenzeller, Y.-M. Lin, J. Knoch, Z. Chen, and Ph. Avouris, "Comparing carbon nanotube transistors – the ideal choice: a novel tunneling device design," *IEEE Transactions on Electron Devices*, vol. 52, pp. 2568 - 2576, 2005.
- [92] K. Boucart and A. M. Ionescu, "Double-gate tunnel FET with high-k gate dielectric," *IEEE Transactions on Electron Devices*, vol. 54, pp. 1725 - 1733, 2005.
- [93] K. Boucart, W. Riess, and A. M. Ionescu, "Lateral strain profile as key technology booster for all-silicon tunnel FETs," *IEEE Electron Device Letters*, vol. 30, pp. 656 - 658, 2009.
- [94] M. Najmzadeh, K. Boucart, W. Riess, and A. M. Ionescu, "Asymmetrically strained all-silicon multi-gate n-tunnel FETs," *Solid-State Electronics*, vol. 54, pp. 935 - 941, 2010.
- [95] F. Schäffler, "High-mobility Si and Ge structures," Semiconductor Science and Technology, vol. 12, pp. 1515 - 1549, 1997.
- [96] J.-S. Lim, S. E. Thompson, and J. G. Fossum, "Comparison of thresholdvoltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs," *IEEE Electron Device Letters*, vol. 25, pp. 731 - 733, 2004.
- [97] C.-Y. Peng, Y.-J. Yang, Y.-C. Fu, C.-F. Huang, S.-T. Chang, and C. W. Liu, "Effects of applied mechanical uniaxial and biaxial tensile strain on the flatband voltage of (001), (110), and (111) metal-oxide-silicon capacitors," *IEEE Transactions on Electron Devices*, vol. 56, pp. 1736 - 1745, 2009.

- [98] J. Lu, C. Duvvury, H. Gossner, and K. Banerjee, "Impact of strain engineering and channel orientation on the ESD performance of nanometer scale CMOS devices," *IEEE International Electron Devices Meeting Technical Digest*, 2009, pp. 413 - 416.
- [99] H. Irie, K. Kita, K. Kyuno, and A. Toriumi, "In-plane mobility anisotropy and universality under uni-axial strains in N- and P-MOS inversion layers on (100), (110) and (111) Si," *IEEE International Electron Devices Meeting Technical Digest*, 2004, pp. 225 - 228.
- [100] T. Krishnamohan, C. Jungemann, K. Donghyun, E. Ungersboeck, S. Selberherr, P. Wong, Y. Nishi, and K. Saraswat, "Theoretical investigation of performance in uniaxially- and biaxially- strained Si, SiGe and Ge double-gate p-MOSFETs," *IEEE International Electron Devices Meeting Technical Digest*, 2006, pp. 943 946.
- [101] J. J. Wortman, J. R. Hauser, and R. M. Burger, "Effect of mechanical stress on p-n junction device characteristics," *Journal of Applied Physics*, vol. 35, pp. 2122 - 2131, 1964.
- [102] K.-W. Ang, Y.-T Hou, J. Singh, M.-F. Li, and Y.-C. Yeo, "Theoretical investigation of electrical performance and band structure of P-MOSFETs with Si<sub>1-x</sub>Ge<sub>x</sub> source/drain stressors," *Extended Abstracts of the 2004 International Conference on Solid State Devices and Materials*, 2004, pp. 722 - 723.
- [103] P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, New York: John Wiley & Sons, 1993.

- [104] K.-W. Ang, J. Lin, C.-H. Tung, N. Balasubramanian, G. S. Samudra, and Y.-C. Yeo, "Strained n-MOSFET with embedded source/drain stressors and straintransfer structure (STS) for enhanced transistor performance," *IEEE Transactions on Electron Devices*, vol. 55, pp. 850 - 857, 2008.
- [105] S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh, and T. Horiuchi, "Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design," *IEEE International Electron Devices Meeting Technical Digest*, 2000, pp. 247 - 250.
- [106] W. Y. Choi, J. Y. Song, J. D. Lee, Y. J. Park, B.-G. Park, "70-nm impactionization metal-oxide-semiconductor (I-MOS) devices integrated with tunneling field-effect transistors (TFETs)," *International Electron Devices Meeting Technical Digest*, 2005, pp. 955 - 958.
- [107] E.-H. Toh, G. H. Wang, G. Samudra, and Y.-C. Yeo, "Device physics and design of double-gate tunneling field-effect transistor by silicon film thickness optimization," *Applied Physics Letters*, vol. 90, 263507, 2007.
- [108] G. F. Jiao, X. Y. Huang, Z. X. Chen, W. Cao, D. M. Huang, H. Y. Yu, N. Singh, G. Q. Lo, D.-L. Kwong, and M.-F. Li, "Investigation of tunneling field effect transistor reliability," 10<sup>th</sup> IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2010.
- [109] X. Y. Huang, G. F. Jiao, W. Cao, D. Huang, H. Y. Yu, Z. X. Chen, N. Singh,G. Q. Lo, D.-L. Kwong, and M.-F. Li, "Effect of Interface traps and oxide

charge on drain current degradation in tunneling field-effect transistors," *IEEE Electron Device Letters*, vol. 31, pp. 779 - 781, 2010.

- [110] Q. Huang, Z. Zhan, R. Huang, X. Mao, L. Zhang, Y. Qiu, and Y. Wang, "Self-depleted T-gate schottky barrier tunneling FET with low average subthreshold slope and high I<sub>ON</sub>/I<sub>OFF</sub> by gate configuration and barrier modulation," *IEEE International Electron Devices Meeting Technical Digest*, 2011, pp. 382 - 385.
- [111] G. Han, Y. Yang, P. Guo, C. Zhan, K. L. Low, K. H. Goh, B. Liu, E.-H. Toh, and Y.-C. Yeo, "PBTI characteristics of n-channel tunneling field effect transistor with HfO<sub>2</sub> gate dielectric: new insights and physical model," *International Symposium on VLSI Technology, Systems and Applications* (VLSI-TSA), 2012.
- [112] K. L. Low, C. Zhan, G. Han, Y. Yang, K.-H. Goh, P. Guo, E.-H. Toh, and Y.-C. Yeo, "Device physics and design of a L-shaped germanium source tunneling transistors," *Japanese Journal of Applied Physics*, vol. 51, 02BC04, 2012.
- [113] H. Rücker, B. Heinemann, W. Röpke, R. Kurps, D. Krüger, G. Lippert, and H.
   J. Osten, "Suppressed diffusion of boron and carbon in carbon-rich silicon," *Applied Physics Letters*, vol. 73, pp. 1682 - 1684, 1998.
- [114] H. Rücker, B. Heinemann, D. Bolze, D. Knoll, D. Krüger, R. Kurps, H. J. Osten, P. Schley, B. Tillack, and P. Zaumseil, "Dopant diffusion in C-doped Si and SiGe: physical model and experimental verification," *IEEE International Electron Devices Meeting Technical Digest*, 1999, pp. 345 348.

- [115] T. Ernst, F. Ducroquet, J.-M. Hartmann, O. Weber, V. Loup, R. Truche, A. M. Papon, P. Holliger, L. Brevard, A. Toffoli, J. L. Di Maria, and S. Deleonibus, "A new Si:C epitaxial channel nMOSFET architecture with improved drivability and short-channel characteristics," *Symposium on VLSI Technology*, 2003, pp. 51 52.
- [116] A. Hokazono, H. Itokawa, N. Kusunoki, I. Mizushima, S. Inaba, S. Kawanaka, and Y. Toyoshima, "Steep channel and halo profiles utilizing boron-diffusionbarrier layers (Si:C) for 32 nm node and beyond," *Symposium on VLSI Technology*, 2008, pp. 112 - 113.
- [117] A. Hokazono, H. Itokawa, I. Mizushima, S. Kawanaka, S. Inaba, and Y. Toyoshima, "Steep channel profiles in n/pMOS controlled by boron-doped Si:C layers for continual bulk-CMOS scaling," *IEEE International Electron Devices Meeting Technical Digest*, 2009, pp. 673 676.
- [118] C. L. Chang, A. St. Amour, and J. C. Sturm, "The effect of carbon on the valence band offset of compressively strained  $Si_{1-x-y}Ge_xC_y/(100)$  Si heterojunctions," *Applied Physics Letters*, vol. 70, pp. 1557 1559, 1997.
- [119] K. Eberl, K. Brunner, and W. Winter, "Pseudomorphic Si<sub>1-y</sub>C<sub>y</sub> and Si<sub>1-x-y</sub>Ge<sub>x</sub>C<sub>y</sub> alloy layers on Si," *Thin Solid Films*, vol. 294, pp. 98 104, 1997.
- [120] D. C. Houghton, G. C. Aers, N. L. Rowell, K. Brunner, W. Winter, and K. Eberl, "Band alignment in Si<sub>1-y</sub>C<sub>y</sub>/Si(001) and Si<sub>1-x</sub>Ge<sub>x</sub>/Si<sub>1-y</sub>C<sub>y</sub>/Si(001) quantum wells by photoluminescence under applied [100] and [110] uniaxial stress," *Physical Review Letters*, vol. 78, pp. 2441 2444, 1997.

- [121] R. Hartmann, U. Gennser, H. Sigg, and D. Grützmacher, "Band gap and band alignment of strain reduced Si/Si<sub>1-x-y</sub>Ge<sub>x</sub>C<sub>y</sub> multiple quantum well structures obtained by photoluminescence measurements," *Applied Physics Letters*, vol. 73, pp. 1257 - 1259, 1998.
- [122] C. Shen, L. Yang, E.-H. Toh, C.-H. Heng, G. S. Samudra, and Y.-C. Yeo, "A new robust non-local algorithm for band-to-band tunneling simulation and its application to tunnel-FET," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2009, pp. 113 - 114.
- [123] L. Fan, L. Yang, Y. Yang, P. Guo, G. Samudra, and Y.-C. Yeo, "A non-local algorithm for simulation of band-to-band tunneling in a heterostructure tunnel field-effect transistor (TFET)," *Extended Abstracts of the 2009 International Conference on Solid State Devices and Materials*, 2009, pp. 601 - 602.
- [124] B. Sadigh, T. J. Lenosky, S. K. Theiss, M.-J. Caturla, T. D. de la Rubia, and M. A. Foad, "Mechanism of boron diffusion in silicon: an *Ab Initio* and kinetic Monte Carlo study," *Physical Review Letters*, vol. 83, pp. 4341 - 4344, 1999.
- [125] M. T. Björk, J. Knoch, H. Schmid, H. Riel, and W. Riess, "Silicon nanowire tunneling field-effect transistors," *Applied Physics Letters*, vol. 92, 193504, 2008.
- [126] A. L. Vallett, S. Minassian, P. Kaszuba, S. Datta, J. M. Redwing, and T. S. Mayer, "Fabrication and characterization of axially doped silicon nanowire tunnel field-effect transistors," *Nano Letters*, vol. 10, pp. 4813 4818, 2010.

- [127] Y. Bai, K. E. Lee, C. Cheng, M. L. Lee, and E. A. Fitzgerald, "Growth of highly tensile-strained Ge on relaxed In<sub>x</sub>Ga<sub>1-x</sub>As by metal organic chemical vapor deposition," *Journal of Applied Physics*, vol. 104, 084518, 2008.
- [128] Y. Hoshina, A. Yamada, and M. Konagai, "Growth and characterization of highly tensile-strained Ge on In<sub>x</sub>Ga<sub>1-x</sub>As virtual substrate by solid source molecular beam epitaxy," *Japanese Journal of Applied Physics*, vol. 48, 111102, 2009.
- [129] R. Jakomin, M. D. Kersauson, M. E. Kurdi, L. Largeau, O. Mauguin, G. Beaudoin, S. Sauvage, R. Ossikovski, G. Ndong, M. Chaigneau, I. Sagnes, and P. Boucaud, "High quality tensile-strained n-doped germanium thin films grown on InGaAs buffer layers by metal-organic chemical vapor deposition," *Applied Physics Letters*, vol. 98, 091901, 2011.
- [130] Y. Huo, H. Lin, R. Chen, M. Makarova, Y. Rong, M. Li, T. I. Kamins, J. Vuckovic, and J. S. Harris, "Strong enhancement of direct transition photoluminescence with highly tensile-strained Ge grown by molecular beam epitaxy," *Applied Physics Letters*, vol. 98, 011111, 2011.
- [131] H.-C. Chin, X. Liu, X. Gong, and Y.-C. Yeo, "Silane and ammonia surface passivation technology for high-mobility In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs," *IEEE Transactions on Electron Devices*, vol. 57, pp. 973 - 979, 2010.
- [132] E. Anastassakis and M. Cardona, *High pressure in semiconductor physics II*, New York: Academic Press, 1998.

- [133] Y.-Y. Fang, J. Tolle, R. Roucka, A. V. G. Chizmeshya, and John Kouvetakis, "Perfectly tetragonal, tensile-strained Ge on Ge<sub>1-y</sub>Sn<sub>y</sub> buffered Si(100)," *Applied Physics Letters*, vol. 90, 061915, 2007.
- [134] N. Chand, J. Klem, T. Henderson, and H. Morkoç, "Diffusion of As and Ge during growth of GaAs on Ge substrate by molecular-beam epitaxy: its effect on the device electrical characteristics," *Journal of Applied Physics*, vol. 59, pp. 3601 - 3604, 1986.
- [135] K. Sarma, R. Dalby, K. Rose, O. Aina, W. Karz, and N. Lewis, "Ge diffusion at Ge/GaAs heterojunctions," *Journal of Applied Physics*, vol. 56, pp. 2703 -2707, 1984.
- [136] T. Kawai, H. Yonezu, H. Yoshida, and K. Pak, "Ge segregation and its suppression in GaAs epilayers grown on Ge(111) substrate," *Applied Physics Letters*, vol. 61, pp. 1216 - 1218, 1992.
- [137] Y. Zhao, G.-C. Wang, and T.-M. Lu, Characterization of amorphous and crystalline roughness surface: principles and applications, San Diego: Academic Press, 2011.
- [138] M.-H. Jo and H.-H. Park, "Leakage current and dielectric breakdown behavior in annealed SiO<sub>2</sub> aerogel films," *Applied Physics Letters*, vol. 72, pp. 1391 -1393, 2007.
- [139] E. A. Kraut, R. W. Grant, J. R. Waldrop, and S. P. Kowalczyk, "Precise determination of the valence-band edge in X-ray photoemission spectra: application to measurement of semiconductor interface potentials," *Physical Review Letters*, vol. 44, pp. 1620 - 1623, 1980.

- [140] E. A. Kraut, R. W. Grant, J. R. Waldrop, and S. P. Kowalczyk, "Semiconductor core-level to valence-band maximum binding-energy differences: precise determination by X-ray photoelectron spectroscopy," *Physical Review B*, vol. 28, pp. 1965 - 1977, 1983.
- [141] J. R. Waldrop and R. W. Grant, "Measurement of AlN/GaN (0001) heterojunction band offsets by X-ray photoemission spectroscopy," *Applied Physics Letters*, vol. 68, pp. 2879 - 2881, 1996.
- [142] Q. Li, S. J. Wang, K. B. Li, A. C. H. Huan, J. W. Chai, J. S. Pan, and C. K. Ong, "Photoemission study of energy-band alignment for RuO<sub>x</sub>/HfO<sub>2</sub>/Si system," *Applied Physics Letters*, vol. 85, pp. 6155 - 6157, 2004.
- [143] M. L. Huang, Y. C. Chang, C. H. Chang, and T. D. Lin, "Energy-band parameters of atomic-layer-deposition Al<sub>2</sub>O<sub>3</sub>/InGaAs heterostructure," *Applied Physics Letters*, vol. 89, 012903, 2006.
- [144] M. Perego, G. Seguini, and M. Fanciulli, "Energy band alignment of HfO<sub>2</sub> on Ge," *Journal of Applied Physics*, vol. 100, 093718, 2006.
- [145] L. W.-W. Fang, Z. Zhang, R. Zhao, J. Pan, M. Li, L. Shi, T.-C. Chong, and Y.-C. Yeo, "Fermi-level pinning and charge neutrality level in nitrogen-doped Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>: characterization and application in phase change memory devices," *Journal of Applied Physics*, vol. 108, 053708, 2010.
- [146] S. C. Jain and D. J. Roulston, "A simple expression for band gap narrowing (BGN) in heavily doped Si, Ge, GaAs and Ge<sub>x</sub>Si<sub>1-x</sub>," *Solid-State Electronics*, vol. 34, pp. 453 465, 1991.

- [147] A. C. Ford, C. W. Yeung, S. Chuang, H. S. Kim, E. Plis, S. Krishna, C. Hu, and A. Javey, "Ultrathin body InAs tunneling field-effect transistors on Si substrates," *Applied Physics Letters*, vol. 98, 113105, 2011.
- [148] C. D. Bessire, M. T. Björk, H. Schmid, A. Schenk, K. B. Reuter, and H. Riel,
   "Trap-assisted tunneling in Si-InAs nanowire heterojunction tunnel diodes," *Nano Letters*, vol. 11, pp. 4195 - 4199, 2011.
- [149] G. Han, S. Su, Q. Zhou, P. Guo, Y. Yang, C. Zhan, L. Wang, W. Wang, Q. Wang, C. Xue, B. Cheng, and Y.-C. Yeo, "Dopant segregation and nickel stanogermanide contact formation on p<sup>+</sup> Ge<sub>0.947</sub>Sn<sub>0.053</sub> source/drain," *IEEE Electron Device Letters*, vol. 33, pp. 634 636, 2012.
- [150] X. Zhang, Ivana, H. X. Guo, X. Gong, Q. Zhou, and Y.-C. Yeo, "A selfaligned Ni-InGaAs contact technology for InGaAs channel n-MOSFET," *Journal of the Electrochemical Society*, vol. 159, pp. H511 - H515, 2012.
- [151] X. Gong, Ivana, H.-C. Chin, Z. Zhu, Y.-R. Lin, H.-Y. Lin, C.-H. Ko, C. H. Wann, and Y.-C. Yeo, "Self-aligned gate-first InGaAs n-MOSFETs with an InP capping layer for performance enhancement," *Electrochemical and Solid-State Letters*, vol. 14, pp. H117 - H119, 2011.
- [152] O. Nakatsuka, N. Tsutsui, Y. Shimura, S. Takeuchi, A. Sakai, and S. Zaima,
   "Mobility behavior of Ge<sub>1-x</sub>Sn<sub>x</sub> layers grown on silicon-on-insulator substrates," *Japanese Journal of Applied Physics*, vol. 49, 04DA10, 2010.
- [153] S. Gupta, R. Chen, B. Magyari-Kope, H. Lin, B. Yang, A. Nainani, Y. Nishi, J.S. Harris, and K. C. Saraswat, "GeSn technology: extending the Ge

electronics roadmap," *IEEE International Electron Devices Meeting Technical Digest*, 2011, pp. 398 - 401.

- [154] G. Han, X. Gong, F. Bai, R. Cheng, P. Guo, K. H. Goh, S. Su, G. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, "(111)-oriented strained GeSn channel pMOSFET with low temperature Si<sub>2</sub>H<sub>6</sub> surface passivation," 43<sup>rd</sup> Semiconductor Interface Specialist Conference (SISC), 2012.
- [155] F. E. Leys, R. Bonzom, B. Kaczer, T. Janssens, W. Vandervorst, B. D. Jaeger, J. V. Steenbergen, K. Martens, D. Hellin, J. Rip, G. Dilliway, A. Delabie, P. Zimmerman, M. Houssa, A. Theuwis, R. Loo, M. Meuris, M. Caymax, and M. M. Heyns, "Thin epitaxial Si films as a passivation method for Ge(100): influence of deposition temperature on Ge surface segregation and the highk/Ge interface quality," *Materials Science Semiconductor Processing*, vol. 9, pp. 679 - 684, 2006.
- [156] J. Mitard, B. D. Jaeger, F. E. Leys, G. Hellings, K. Martens, G. Eneman, D. P. Brunco, R. Loo, J. C. Lin, D. Shamiryan, T. Vandeweyer, G. Winderickx, E. Vrancken, C. H. Yu, K. D. Meyer, M. Caymax, L. Pantisano, M. Meuris, and M. M. Heyns, "Record Ion/IoFF performance for 65 nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability," *IEEE International Electron Devices Meeting Technical Digest*, 2008, pp. 873 876.
- [157] S. V. Hattangady, M. J. Mantini, G. G. Fountain, R. A. Rudder, and R. J. Markunas, "The role of an ultrathin silicon interlayer at the SiO<sub>2</sub>-Ge interface," *Journal of Applied Physics*, vol. 71, pp. 3842 3852, 1992.

- [158] N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, A. Du, N. Balasubramanian, M. F. Li, A. Chin, J. K. O. Sin, and D.-L. Kwong, "A TaN-HfO<sub>2</sub>-Ge pMOSFET with novel SiH<sub>4</sub> surface passivation," *IEEE Electron Device Letters*, vol. 25, pp. 631 633, 2004.
- [159] N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, and M. F. Li, "Alternative surface passivation on germanium for metal-oxide-semiconductor applications with high-k gate dielectric," *Applied Physics Letters*, vol. 85, pp. 4127 - 4129, 2004.
- [160] B. D. Jaeger, R. Bonzom, F. Leys, O. Richard, J. V. Steenbergen, G. Winderickx, E. V. Moorhem, G. Raskin, F. Letertre, T. Billon, M. Meuris, and M. Heyns, "Optimisation of a thin epitaxial Si layer as Ge passivation layer to demonstrate deep sub-micron n- and p-FETs on Ge-On-Insulator substrates," *Microelectronic Engineering*, vol. 80, pp. 26 29, 2005.
- [161] P. Zimmerman, G. Nicholas, B. D. Jaeger, B. Kaczer, A. Stesmans, L.-A. Ragnarsson, D. P. Brunco, F. E. Leys, M. Caymax, G. Winderickx, K. Opsomer, M. Meuris, and M. M. Heyns, "High performance Ge pMOS devices using a Si-compatible process flow," *IEEE International Electron Devices Meeting Technical Digest*, 2006, pp. 655 658.
- [162] N. Wu, Q. Zhang, N. Balasubramanian, D. S. H. Chan, and C. Zhu, "Characteristics of self-aligned gate-first Ge p- and n-channel MOSFETs using CVD HfO<sub>2</sub> gate dielectric and Si surface passivation," *IEEE Transactions on Electron Devices*, vol. 54, pp. 733 - 741, 2007.
- [163] T. Yamamoto, Y. Yamashita, M. Harada, N. Taoka, K. Ikeda, K. Suzuki, O. Kiso, N. Sugiyama, and S. Takagi, "High performance 60 nm gate length

germanium p-MOSFETs with Ni germanide metal source/drain," *IEEE International Electron Devices Meeting Technical Digest*, 2007, pp. 1041 - 1043.

- [164] K. Martens, J. Mitard, B. D. Jaeger, M. Meuris, H. Maes, and G. Groeseneken,
  "Impact of Si-thickness on interface and device properties for Si-passivated
  Ge pMOSFETs," 38<sup>th</sup> European Solid-State Device Research Conference
  (ESSDERC), 2008, pp. 138 141.
- [165] J. Mitard, C. Shea, B. D. Jaeger, A. Pristera, G. Wang, M. Houssa, G. Eneman,
  G. Hellings, W.-E. Wang, J. C. Lin, F. E. Leys, R. Loo, G. Winderickx, E.
  Vrancken, A. Stesmans, K. D. Meyer, M. Caymax, L. Pantisano, M. Meuris,
  and M. Heyns, "Impact of EOT scaling down to 0.85 nm on 70 nm Ge-pFETs
  technology with STI," *Symposium on VLSI Technology*, 2009, pp. 82 83.
- [166] N. Taoka, M. Harada, Y. Yamashita, T. Yamamoto, N. Sugiyama, and S. Takagi, "Effects of Si passivation on Ge metal-insulator-semiconductor interface properties and inversion-layer hole mobility," *Applied Physics Letters*, vol. 92, 113511, 2008.
- [167] N. Taoka, W. Mizubayashi, Y. Morita, S. Migita, H. Ota, and S. Takagi, "Physical origins of mobility enhancement of Ge p-channel metal-insulatorsemiconductor field effect transistors with Si passivation layers," *Journal of Applied Physics*, vol. 108, 104511, 2010.
- [168] R. Pillarisetty, B. Chu-Kung, S. Corcoran, G. Deway, J. Kavalieros, H. Kennel, R. Kotlyar, V. Le, D. Lionberger, M. Metz, N. Mukherjee, J. Nah, W. Rachmady, M. Radosavljevic, U. Shah, S. Taft, H. Then, N. Zelick, and R.

Chau, "High mobility strained germanium quantum well field effect transistor as the p-channel device option for low power ( $V_{cc} = 0.5$  V) III-V CMOS architecture," *IEEE International Electron Devices Meeting Technical Digest*, 2010, pp. 150 - 153.

- [169] P. Hashemi and J. L. Hoyt, "High hole-mobility strained-Ge/Si<sub>0.6</sub>Ge<sub>0.4</sub> P-MOSFETs with high-k/metal gate: role of strained-Si cap thickness," *IEEE Electron Device Letters*, vol. 33, pp. 173 - 175, 2012.
- [170] H. Shang, K.-L. Lee, P. Kozlowski, C. D'emic, I. Babich, E. Sikorski, M. Ieong, H.-S. P. Wong, K. Guarini, and W. Haensch, "Self-aligned n-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric and tungsten gate," *IEEE Electron Device Letters*, vol. 25, pp. 135 137, 2004.
- [171] K. Martens, B. D. Jaeger, R. Bonzom, J. V. Steenbergen, M. Meuris, G. Groeseneken, and H. Maes, "New interface state density extraction method applicable to peaked and high-density distributions for Ge MOSFET development," *IEEE Electron Device Letters*, vol. 27, pp. 405 408, 2006.
- [172] C.-O. Chui, F. Ito, and K. C. Saraswat, "Nanoscale germanium MOS dielectrics – Part I: germanium oxynitrides," *IEEE Transactions on Electron Devices*, vol. 53, pp. 1501 - 1508, 2006.
- [173] M. Kobayashi, A. Kinoshita, K. C. Saraswat, H.-S. P. Wong, and Y. Nishi, "Fermi-level depinning in metal/Ge Schottky junction and its application to metal source/drain Ge NMOSFET," *Symposium on VLSI Technology*, 2008, pp. 54 - 55.

- [174] D. Kuzum, T. Krishnamohan, A. Nainani, Y. Sun, P. A. Pianetta, H.-S. P. Wong, and K. C. Saraswat, "High-mobility Ge n-MOSFETs and mobility degradation mechanisms," *IEEE Transactions on Electron Devices*, vol. 58, pp. 59 - 66, 2011.
- [175] G. Sun, R. A. Soref, and H. H. Cheng, "Design of a Si-based lattice-matched room-temperature GeSn/GeSiSn multi-quantum-well mid-infrared laser diode," *Optics Express*, vol. 18, pp. 19957 - 19965, 2010.
- [176] S. Verdonckt-Vandebroek, E. F. Crabbé, B. S. Meyerson, D. L. Harame, P. J. Restle, J. M. C. Stork, and J. B. Johnson, "SiGe-channel heterojunction *p*-MOSFETs" *IEEE Transactions on Electron Devices*, vol. 41, pp. 90 101, 1994.
- [177] Y.-C. Yeo, Q. Lu, T.-J. King, C. Hu, T. Kawashima, M. Oishi, S. Mashiro, and J. Sakai, "Enhanced performance in sub-100 nm CMOSFETs using strained epitaxial silicon-germanium," *IEEE International Electron Devices Meeting Technical Digest*, 2000, pp. 753 - 756.
- [178] J. Mitard, K. Martens, B. D. Jaeger, J. Franco, C. Shea, C. Plourde, F. E. Leys,
  R. Loo, G. Hellings, G. Eneman, W. Wang, J. C. Lin, B. Kaczer, K. D. Meyer,
  T. Hoffmann, S. D. Gendt, M. Caymax, M. Meuris, and M. M. Heyns,
  "Impact of epi-Si growth temperature on Ge-pFET performance," *39<sup>th</sup> IEEE European Solid-State Device Research Conference (ESSDERC)*, 2009, pp.
  411 - 414.
- [179] G. Niu, J. D. Cressler, S. J. Mathew, and S. Subbanna, "A total resistance slope-based effective channel mobility extraction method for deep

submicrometer CMOS technology," *IEEE Transactions on Electron Devices*, vol. 46, pp. 1912 - 1914, 1999.

- [180] G. Groeseneken, H. E. Maes, N. Beltran, and R. F. D. Keersmaecker, "A reliable approach to charge-pumping measurements in MOS transistors," *IEEE Transactions on Electron Devices*, vol. ED-31, pp. 42 - 53, 1984.
- [181] K. Martens, B. Kaczer, P. Zimmerman, B. D. Jaeger, M. Meuris, G. Groeseneken, and H. Maes, "Improvement of interfacial characteristics for Si-passivated Ge/HfO<sub>2</sub> MOSFETs," 37<sup>th</sup> IEEE Semiconductor Interface Specialist Conference (SISC), 2006.
- [182] D. Wang, S. Kojima, K. Sakamoto, K. Yamamoto, and H. Nakashima, "An accurate characterization of interface-state by deep-level transient spectroscopy for Ge metal-insulator-semiconductor capacitors with SiO<sub>2</sub>/GeO<sub>2</sub> bilayer passivation," *Journal of Applied Physics*, vol. 112, 083707, 2012.
- [183] S. Y. Tan, "Control of interface traps in HfO<sub>2</sub> gate dielectric on silicon," *Journal of Electronic Materials*, vol. 39, pp. 2435 - 2440, 2010.
- [184] Y. Sugimoto, M. Kajiwara, K. Yamamoto, and Y. Suehiro, "Effective work function modulation of TaN metal gate on HfO<sub>2</sub> after postmetallization annealing," *Applied Physics Letters*, vol. 91, 112105, 2007.
- [185] L. Wang, S. Su. W. Wang, Y. Yang, Y. Tong, B. Liu, P. Guo, X. Gong, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Germanium-tin n<sup>+</sup>/p junction formed using phosphorus ion implant and 400 °C rapid thermal anneal," *IEEE Electron Device Letters*, vol. 33, pp. 1529 1531, 2012.

- [186] D. P. Brunco, B. D. Jaeger, G. Eneman, J. Mitard, G. Hellings, A. Satta, V. Terzieva, L. Souriau, F. E. Leys, G. Pourtois, M. Houssa, G. Winderickx, E. Vrancken, S. Sioncke, K. Opsomer, G. Nicholas, M. Caymax, A. Stesmans, J. V. Steenbergen, P. W. Mertens, M. Meuris, and M. M. Heyns, "Germanium MOSFET devices: advances in materials understanding, process development, and electrical performance," *Journal of the Electrochemical Society*, vol. 155, pp. H552 H561, 2008.
- [187] C.-C. Cheng, C.-H. Chien, G.-L. Luo, C.-L. Lin, H.-S. Chen, J.-C. Liu, C.-C. Kei, C.-N. Hsiao, and C.-Y. Chang, "Junction and device characteristics of gate-last Ge p- and n-MOSFETs with ALD-Al<sub>2</sub>O<sub>3</sub> gate dielectric," *IEEE Transactions on Electron Devices*, vol. 56, pp. 1681 -1689, 2009.
- [188] C.-T. Chung, C.-W. Chen, J.-C. Lin, C.-C. Wu, C.-H. Chien, and G.-L. Luo, "First experimental Ge CMOS FinFETs directly on SOI substrate," *IEEE International Electron Devices Meeting Technical Digest*, 2012, pp. 383 - 386.
- [189] G. Raghavan, G. V. Rao, G. Amarendra, A. K. Tyagi, and B. Viswanathan, "Study of inter-diffusion and defect evolution in thin film Al/Ge bilayers using SIMS and positron beam," *Applied Surface Science*, vol. 178, pp. 75 -82, 2001.
- [190] D. Kuzum, J.-H. Park, T. Krishnamohan, H.-S. P. Wong, and K. C. Saraswat, "The effect of donor/acceptor nature of interface traps on Ge MOSFET characteristics," *IEEE Transactions on Electron Devices*, vol. 58, pp. 1015 -1020, 2011.

- [191] H.-Y. Yu, M. Kobayashi, W. S. Jung, A. K. Okyay, Y. Nishi, and K. C. Saraswat, "High performance n-MOSFETs with novel source/drain on selectively grown Ge on Si for monolithic integration," *IEEE International Electron Devices Meeting Technical Digest*, 2009, pp. 685 688.
- [192] H.-Y. Yu, M. Kosaharu, J.-H. Park, Y. Nishi, and K. C. Saraswat, "Novel germanium n-MOSFETs with raised source/drain on selectively grown Ge on Si for monolithic integration," *IEEE Electron Device Letters*, vol. 32, pp. 446 - 448, 2011.
- [193] G. Thareja, J. Liang, S. Chopra, B. Adams, N. Patil, S.-L. Cheng, A. Nainani,
   E. Tasyurek, Y. Kim, S. Moffatt, R. Brennan, J. McVittie, T. Kamins, K. Saraswat, and Y. Nishi, "High performance germanium n-MOSFET with antimony dopant activation beyond 1×10<sup>20</sup> cm<sup>-3</sup>," *IEEE International Electron Devices Meeting Technical Digest*, 2010, pp. 245 248.
- [194] G. Thareja, S.-L. Cheng, T. Kamins, K. C. Saraswat, and Y. Nishi, "Electrical characteristics of germanium n<sup>+</sup>/p junctions obtained using rapid thermal annealing of coimplanted P and Sb," *IEEE Electron Device Letters*, vol. 32, pp. 608 - 610, 2011.
- [195] R. Cheng, W. Wang, X. Gong, L. Sun, P. Guo, H. Hu, Z. Shen, G. Han, and Y.-C. Yeo, "Relaxed and strained patterned germanium-tin structures: a Raman scattering study," *ECS Journal of Solid State Science and Technology*, vol. 2, pp. P138 - P145, 2013.

- [196] P. Guo, Y. Yang, G. Samudra, C. H. Heng, and Y.-C. Yeo, "Temperature independent current biasing employing TFET," *Electronics Letters*, vol. 46, pp. 786 - 787, 2010.
- [197] P. Guo, G. Han, Y. Yang, X. Gong, C. Zhan, and Y.-C. Yeo, "Source-channel interface engineering for tunneling field-effect transistor with SiGe source: Insertion of strained Si:C layer for enhancement of tunneling current," 41<sup>st</sup> Semiconductor Interface Specialist Conference (SISC), 2010.
- [198] P. Guo, Y. Yang, Y. Cheng, G. Han, J. Pan, Ivana, Z. Zhang, H. Hu, Z. X. Shen, C. K. Chia, and Y.-C. Yeo, "Tunneling field-effect transistor with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructure as tunneling junction," *Journal of Applied Physics*, vol. 113, 094502, 2013.
- [199] P. Guo, G. Han, X. Gong, B. Liu, Y. Yang, W. Wang, Q. Zhou, J. Pan, Z. Zhang, E. S. Tok, and Y.-C. Yeo, "Ge<sub>0.97</sub>Sn<sub>0.03</sub> p-channel MOSFETs: impact of Si surface passivation layer thickness and post metal annealing," *Journal of Applied Physics*, submitted.
- [200] P. Guo, C. Zhan, Y. Yang, X. Gong, B. Liu, R. Cheng, W. Wang, J. Pan, Z. Zhang, E. S. Tok, G. Han, and Y.-C. Yeo, "Germanium-tin (GeSn) n-channel MOSFETs with low temperature silicon surface passivation," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2013, pp. 99 100.
- [201] S. O. Koswatta, S. J. Koester, and W. Haensch, "On the possibility of obtaining MOSFET-like performance and sub-60-mV/dec swing in 1-D

broken-gap tunnel transistors," *IEEE Transactions on Electron Devices*, vol. 57, pp. 3222 - 3230, 2010.

- [202] L. F. Register, M. M. Hasan, and S. K. Banerjee, "Stepped broken-gap heterobarrier tunneling field-effect transistor for ultralow power and high speed," *IEEE Electron Device Letters*, vol. 32, pp. 743 - 745, 2011.
- [203] L. Wang, E. Yu, Y. Taur, and P. Asbeck, "Design of tunneling field-effect transistors based on staggered heterojunctions for ultralow-power applications," *IEEE Electron Device Letters*, vol. 31, pp. 431 - 433, 2010.
- [204] Y. Yang, S. Su, P. Guo, W. Wang, X. Gong, L. Wang, K. L. Low, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Towards direct band-to-band tunneling in p-channel tunneling field-effect transistor (TFET): technology enablement by germanium-tin (GeSn)," *IEEE International Electron Devices Meeting Technical Digest*, 2012, pp. 379 382.
- [205] C. H. Lee, T. Tabata, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, "Ge/GeO<sub>2</sub> interface control with high-pressure oxidation for improving electrical characteristics," *Applied Physics Express*, vol. 2, 071404, 2009.
- [206] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, "Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks with low interface trap density fabricated by electron cyclotron resonance plasma post oxidation," *Applied Physics Letters*, vol. 98, pp. 112902, 2011.

## Appendix

## **List of Publications**

## Publications Related to This Thesis Work

- P. Guo, L. Yang, Y. Yang, L. Fan, G. Han, G. Samudra, and Y.-C. Yeo, "Tunneling field effect transistor: Effect of strain and temperature on tunneling current," *IEEE Electron Device Letters*, vol. 30, pp. 981 - 983, 2009.
- [2] P. Guo, Y. Yang, G. Samudra, C. H. Heng, and Y.-C. Yeo, "Temperature independent current biasing employing TFET," *Electronics Letters*, vol. 46, pp. 786 - 787, 2010.
- P. Guo, Y. Yang, Y. Cheng, G. Han, J. Pan, Ivana, Z. Zhang, H. Hu, Z. X. Shen,
   C. K. Chia, and Y.-C. Yeo, "Tunneling field-effect transistor with Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As heterostructure as tunneling junction," *Journal of Applied Physics*, vol. 113, 094502, 2013.
- [4] P. Guo, G. Han, X. Gong, B. Liu, Y. Yang, W. Wang, Q. Zhou, J. Pan, Z. Zhang, E. S. Tok, and Y.-C. Yeo, "Ge0.97Sn0.03 p-channel metal-oxide-semiconductor field-effect transistors: Impact of Si surface passivation layer thickness and post metal annealing," *Journal of Applied Physics*, vol. 114, 044510, 2013.
- [5] P. Guo, G. Han, Y. Yang, X. Gong, C. Zhan, and Y.-C. Yeo, "Source-channel interface engineering for tunneling field-effect transistor with SiGe source: Insertion of strained Si:C layer for enhancement of tunneling current," 41<sup>st</sup> Semiconductor Interface Specialist Conference, 2010.

- [6] P. Guo, Y. Yang, Y. Cheng, G. Han, C. K. Chia, and Y.-C. Yeo, "Tunneling field-effect transistor with novel Ge/In<sub>0.53</sub>Ga<sub>0.47</sub>As tunneling junction," 222<sup>nd</sup> Electrochemical Society Meeting, 2012, 971 - 978.
- P. Guo, C. Zhan, Y. Yang, X. Gong, B. Liu, R. Cheng, W. Wang, J. Pan, Z. Zhang, E. S. Tok, G. Han, and Y.-C. Yeo, "Germanium-tin (GeSn) n-channel MOSFETs with low temperature silicon surface passivation," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2013, pp. 99 100.
- [8] P. Guo, R. Cheng, W. Wang, Z. Zhang, J. Pan, E. S. Tok, and Y.-C. Yeo, "Silicon-passivated germanium-tin: An angle-resolved X-ray photoelectron spectroscopy study of surface segregation effects," 44th Semiconductor Interface Specialist Conference, submitted.
- [9] P. Guo, R. Cheng, W. Wang, X. Gong, B. Liu, C. Zhan, Q. Zhou, L. Wang, Y. Yang, Z. Zhang, J. Pan, E. S. Tok, and Y.-C. Yeo, "A new ALE-like silicon surface passivation technology for germanium-tin p-channel MOSFETs: Suppression of germanium and tin segregation for mobility enhancement," to be submitted.

## Other Co-authored Publications

[10] G. Han, P. Guo, Y. Yang, L. Fan, Y. S. Yee, C. Zhan, and Y.-C. Yeo, "Source engineering for tunnel field-effect transistor: Elevated source with vertical silicon-germanium/germanium heterostructure," *Japanese Journal of Applied Physics*, vol. 50, 04DJ07, 2011.

- [11] G. Han, P. Guo, Y. Yang, C. Zhan, Q. Zhou, and Y.-C. Yeo, "Silicon-based tunneling field-effect transistor with elevated germanium source formed on (110) silicon substrate," *Applied Physics Letters*, vol. 98, 153502, 2011.
- [12] Y. Yang, P. Guo, G. Han, K.-L. Low, C.-L. Zhan, and Y.-C. Yeo, "Simulation study of tunneling field-effect transistor with extended source structures," *Journal of Applied Physics*, vol. 111, 114514, 2012.
- [13] Y. Yang, X. Tong, L. Yang, P. Guo, L. Fan, and Y.-C. Yeo, "Tunneling field effect transistor: Capacitance components and modeling," *IEEE Electron Device Letters*, vol. 31, pp. 752 - 754, 2010.
- [14] G. Han, S. Su, Q. Zhou, P. Guo, Y. Yang, C. Zhan, L. Wang, W. Wang, Q. Wang, C. Xue, B. Cheng, and Y.-C. Yeo, "Dopant segregation and nickel stanogermanide contact formation on p<sup>+</sup> Ge<sub>0.947</sub>Sn<sub>0.053</sub> source/drain," *IEEE Electron Device Letters*, vol. 33, pp. 634 636, 2012.
- [15] Y. Yang, K. L. Low, W. Wang, P. Guo, L. Wang, G. Han, and Y.-C. Yeo, "Germanium-tin n-channel tunneling field-effect transistor: Device physics and simulation study," *Journal of Applied Physics*, vol. 113, 2013.
- [16] R. Cheng, W. Wang, X. Gong, L. Sun, P. Guo, H. Hu, Z. Shen, G. Han, and Y.-C. Yeo, "Relaxed and strained patterned germanium-tin structures: A Raman scattering study," *ECS Journal of Solid State Science and Technology*, vol. 2, no. 4, pp. P138 P145, 2013.
- [17] X. Gong, G. Han, F. Bai, S. Su, P. Guo, Y. Yang, R. Cheng, D. Zhang, G. Zhang, C. Xue, B. Cheng, J. Pan, Z. Zhang, E. S. Tok, D. Antoniadis, and Y.-C. Yeo, "Germanium-tin (GeSn) p-channel MOSFETs fabricated on (100) and

(111) surface orientations with sub-400 °C Si<sub>2</sub>H<sub>6</sub> passivation," *IEEE Electron Device Letters*, vol. 34, pp. 339 - 341, 2013.

- [18] B. Liu, C. Zhan, Y. Yang, R. Cheng, P. Guo, Q. Zhou, N. Daval, C. Veytizou, D. Delprat, B.-Y. Nguyen, and Y.-C. Yeo, "Germanium multiple-gate field-effect transistor with in situ boron doped raised source/drain," *IEEE Transactions on Electron Devices*, vol. 60, 2013.
- [19] K. L. Low, C. Zhan, G. Han, Y. Yang, K.-H. Goh, P. Guo, E.-H. Toh, and Y.-C. Yeo, "Device physics and design of a L-shaped Germanium source tunneling transistor," *Japanese Journal of Applied Physics*, vol. 51, 02BC04, 2012.
- [20] L. Wang, G. Han, S. Su, Q. Zhou, Y. Yang, P. Guo, W. Wang, Y. Tong, P. S. Y. Lim, B. Liu, E. Y.-J. Kong, C. Xue, Q. Wang, B. Cheng, and Y.-C. Yeo, "Thermally stable nickel-platinum stanogermanide contacts for germanium-tin channel MOSFETs," *Electrochemical and Solid-State Letters*, vol. 15, pp. H179 H181, 2012.
- [21] L. Wang, S. Su, W. Wang, X. Gong, Y. Yang, P. Guo, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Strained germanium-tin (GeSn) p-channel metal-oxide-semiconductor field-effect-transistors (p-MOSFETs) with ammonium sulfide passivation," *Solid-State Electronics*, vol. 83, pp. 66 - 70, 2013.
- [22] L. Wang, S. Su, W. Wang, Y. Yang, Y. Tong, B. Liu, P. Guo, X. Gong, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Germanium-tin n<sup>+</sup>/p junction formed using phosphorus ion implant and 400°C rapid thermal anneal," *IEEE Electron Device Letters*, vol. 33, pp. 1529 1531, 2012.

- [23] G. Han, P. Guo, Y. Yang, L. Fan, Y. S. Yee, C. Zhan, and Y.-C. Yeo, "Source engineering for tunnel field-effect transistor: Elevated source with vertical silicon-germanium/germanium heterostructure," *Extended Abstracts of the 2010 International Conference on Solid State Devices and Materials*, 2010, pp. 473 -474.
- [24] Y. Yang, P. Guo, G. Han, C. Zhan, L. Fan, and Y.-C. Yeo, "Drive current enhancement with invasive source in double gate tunneling field-effect transistors," *Extended Abstracts of the 2010 International Conference on Solid State Devices and Materials*, 2010, pp. 798 - 799.
- [25] G. Han, P. Guo, Y. Yang, C. Zhan, Q. Zhou, and Y.-C. Yeo, "Si tunneling fieldeffect transistor with highly strained-Ge source on Si(110) substrate," 41<sup>st</sup> Semiconductor Interface Specialist Conference, 2010.
- [26] Y. Yang, P. Guo, W. Wang, X. Gong, L. Wang, K. L. Low, G. Han, and Y.-C. Yeo, "Germanium-tin tunneling field-effect transistor: Device design and experimental realization," *International Conference on Solid-State Devices and Materials (SSDM)*, 2013.
- [27] G. Han, Y. S. Yee, P. Guo, Y. Yang, L. Fan, C. Zhan, and Y.-C. Yeo, "Enhancement of TFET performance using dopant profile steepening implant and source dopant concentration engineering at tunneling junction," *Silicon Nanoelectronics Workshop*, 2010, pp. 11 - 12.
- [28] G. Han, Y. Yang, P. Guo, C. Zhan, K. L. Low, K. H. Goh, B. Liu, E.-H. Toh, and Y.-C. Yeo, "PBTI characteristics of n-channel tunneling feld effect transistor with HfO<sub>2</sub> gate dielectric: new insights and physical model,"

International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), 2012.

- [29] G. Han, Q. Zhou, P. Guo, W. Wang, Y. Yang, and Y.-C. Yeo, "In situ boron doped germanium (Ge:B) grown on (100), (110), and (111) silicon: Crystal orientation and B incorporation effects," 222<sup>nd</sup> Electrochemical Society Meeting, 2012, pp 1025 - 1030.
- [30] R. Cheng, X. Gong, P. Guo, F. Bai, Y. Yang, B. Liu, K. H. Goh, S. Su, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Top-down GeSn nanowire formation using F-based dry etch and H<sub>2</sub>O<sub>2</sub>-based wet etch," 43<sup>rd</sup> Semiconductor Interface Specialist Conference, 2012.
- [31] Y. Yang, S. Su, P. Guo, W. Wang, X. Gong, L. Wang, K. L. Low, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Towards direct band-to-band tunneling in p-channel tunneling field effect transistor (TFET): technology enablement by germanium-tin (GeSn)," *IEEE International Electron Device Meeting 2012*, 2012, pp. 379 382.
- [32] E. Kong, X. Gong, P. Guo, B. Liu, and Y.-C. Yeo, "Novel technique for conformal, ultra-shallow, and abrupt n<sup>++</sup> junction formation for InGaAs MOSFETs," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2013, pp. 86 - 87.
- [33] Y. Yang, X. Tong, L. Yang, P. Guo, L. Fan, G. S. Samudra, and Y.-C. Yeo, "Capacitances in tunneling field-effect transistors," *Extended Abstracts of the* 2009 International Conference on Solid State Devices and Materials, 2009, pp. 597 - 598.

- [34] L. Fan, L. Yang, Y. Yang, P. Guo, G. Samudra, and Y.-C. Yeo, "A non-local algorithm for simulation of band-to-band tunneling in a heterostructure tunnel field-effect transistor (TFET)," *Extended Abstracts of the 2009 International Conference on Solid State Devices and Materials*, 2009, pp. 601 - 602.
- [35] Y.-C. Yeo, G. Han, Y. Yang, and P. Guo, "Strain engineering and junction design for tunnel field-effect transistor," 218<sup>th</sup> Electrochemical Society Meeting, 2010, pp. 77 - 87.
- [36] G. Han, S. Su, Y. Yang, P. Guo, X. Gong, L. Wang, W. Wang, C. Guo, G. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, "High hole mobility in strained germanium-tin (GeSn) channel pMOSFET fabricated on (111) substrate," 222<sup>nd</sup> Electrochemical Society Meeting, 2012, pp. 943 948.
- [37] C. Zhan, W. Wang, X. Gong, P. Guo, B. Liu, Y. Yang, G. Han, and Y.-C. Yeo, "(110)-oriented germanium-tin (Ge<sub>0.97</sub>Sn<sub>0.03</sub>) p-channel MOSFETs," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2013, pp. 82 - 83.
- [38] G. Han, X. Gong, F. Bai, R. Cheng, P. Guo, K. H. Goh, S. Su, G. Zhang, C. Xue,
  B. Cheng, and Y.-C. Yeo, "(111)-oriented strained GeSn channel pMOSFET with low temperature Si<sub>2</sub>H<sub>6</sub> surface passivation," 43<sup>rd</sup> Semiconductor Interface Specialist Conference, 2012.
- [39] X. Gong, G. Han, S. Su, R. Cheng, P. Guo, F. Bai, Y. Yang, Q. Zhou, K. H. Goh, G. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, "Uniaxially strained germanium-tin (GeSn) gate-all-around nanowire PFETs enabled by a novel top-

down nanowire formation technology," *Symposium on VLSI Technology 2013*, 2013.

- [40] K. L. Low, C. Zhan, G. Han, Y. Yang, K. H. Goh, P. Guo, E.-H. Toh, and Y.-C. Yeo, "Tunnel field-effect transistor with L-shaped germanium source: Device physics and design," *Extended Abstracts of the 2011 International Conference* on Solid State Devices and Materials, 2011, pp. 849 - 850.
- [41] L. Wang, G. Han, S. Su, Q. Zhou, Y. Yang, P. Guo, W. Wang, Y. Tong, P. S. Y. Lim, C. Xue, Q. Wang, B. Cheng, and Y.-C. Yeo, "Metal stanogermanide contacts with enhanced thermal stability for high mobility germanium-tin field-effect transistor," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2012.
- [42] L. Wang, S. Su, W. Wang, X. Gong, Y. Yang, P. Guo, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "(NH<sub>4</sub>)<sub>2</sub>S passivation for high mobility germanium-tin (GeSn) p-MOSFETs," 6<sup>th</sup> International SiGe Technology and Device Meeting (ISTDM), 2012.
- [43] G. Han, S. Su, C. Zhan, Q. Zhou, Y. Yang, L. Wang, P. Guo, W. Wang, C. P. Wong, Z. X. Shen, B. Cheng, and Y.-C. Yeo, "High-mobility germanium-tin (GeSn) p-channel MOSFETs featuring metallic source/drain and sub-370 °C process modules," *IEEE International Electron Device Meeting 2011*, 2011, pp. 402 404.
- [44] Y.-C. Yeo, G. Han, X. Gong, L. Wang, W. Wang, Y. Yang, P. Guo, B. Liu, S. Su, G. Zhang, C. Xue, and B. Cheng, "Tin-incorporated source/drain and

channel materials for field-effect transistors," 222<sup>nd</sup> Electrochemical Society Meeting, 2012, pp. 931 - 936.

[45] G. Han, S. Su, L. Wang, W. Wang, X. Gong, Y. Yang, Ivana, P. Guo, C. Guo, G. Zhang, J. Pan, Z. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, "Strained germanium-tin (GeSn) n-channel MOSFETs featuring low temperature n<sup>+</sup>/p junction formation and GeSnO<sub>2</sub> interfacial layer," *Symposium on VLSI Technology 2012*, 2012, pp. 97 - 98.