

**EXTENDING SI CMOS: INGAAS AND GESN  
HIGH MOBILITY CHANNEL TRANSISTORS  
FOR FUTURE HIGH SPEED AND  
LOW POWER APPLICATIONS**

**GONG XIAO**

**NOTIONAL UNIVERSITY OF SINGAPORE**

**2013**

**EXTENDING SI CMOS: INGAAS AND GESN  
HIGH MOBILITY CHANNEL TRANSISTORS  
FOR FUTURE HIGH SPEED AND  
LOW POWER APPLICATIONS**

**GONG XIAO**

**A THESIS SUBMITTED  
FOR THE DEGREE OF DOCTOR OF PHILOSOPHY**

**NUS GRADUATE SCHOOL FOR INTEGRATIVE  
SCIENCES AND ENGINEERING**

**NATIONAL UNIVERSITY OF SINGAPORE**

**2013**

## **Declaration**

**I hereby declare that the thesis is my original  
work and it has been written by me in its  
entirety. I have duly acknowledged all the  
sources of information which have been used in  
the thesis.**

**This thesis has also not been submitted for any  
degree in any university previously.**

*Gong Xiao / May 17 2013*

**Gong Xiao**

# Acknowledgements

This is perhaps the shortest but most important section of my thesis. First and foremost, I would like to express my earnest gratitude and appreciation to my research advisor, Dr. Yeo Yee Chia, for his encouragement, motivation, and trust throughout my graduate work. He has always been there to give insights into my research work, and I have greatly benefited from his vast knowledge and strong technical expertise. In addition, I have learnt from him how to achieve great things and be humble and nice at the same time. He is undoubtedly one of the most important and helpful people in my life. I am extremely fortunate to work with the finest advisor that one could possibly hope for.

I would like to thank Prof. Gengchiao Liang and Dr. Daniel Chua for serving as members of my Thesis Advisory Committee, and for their valuable guidance and suggestions during the course of my research work.

I am deeply grateful to Prof. Dimitri Antoniadis, who has been an excellent role model. Having discussion with him has been an extremely rewarding experience. He is always kind and generous in sharing his years of success and experience in the field of semiconductors and nanotechnology. This will be a continuous source of inspiration for me throughout my career. I am also grateful to Prof. Yoon Soon Fatt and Dr. Loke Wan Khai from Nanyang Technological University for valuable discussions on III-V epitaxy process.

I would like to thank Mr. Chum Chan Choy, Dr. Deng Jie, and Ms. Teo Siew Lang for their great help with my device fabrication work at the Institute of Materials Research and Engineering.

During my PhD, I have been very fortunate to interact with many outstanding researchers and graduate students in SNDL. Special thanks to Dr. Chin Hock Chun for mentoring me on fabrication and characterization of InGaAs transistors during the initial phase of my research. Special thanks also to Dr. Han Genquan for being a mentor, friend, and great supporter for my research. I enjoyed all the technical and nontechnical discussions we had. I would also like to thank Zhou Qian, Wang Wei, Samuel, Phyllis, Shao Ming, Ivana, Yang Yue, Pengfei, Liu Bin, Xingui, Huaxin, Xinke, Chunlei, Tong Yi, Zhu Zhu, Cheng Ran, Wenjuan, Lanxiang, Eugene, Tong Xin, Yinjie, Sujith, Bai Fan, Guo Cheng, Kain Lu, Kian Hui, Dong Yuan, Xu Xin, and many others. Thank you all for enriching my life and making my years at NUS very enjoyable. I would also like to thank the technical staff of SNDL, namely Mr. O Yan Wai Linn, Mr. Patrick Tang, and Ms. Yu Yi for their support and help.

No words can ever adequately express my deepest thanks and gratitude to my family. To my dad, mum, sister and brother-in-law, thank you for your continuous love, sacrifice, support, and encouragement that have allowed me to pursue my academic dreams. I am eternally grateful to you for being there for me at all times.

# Table of Contents

<b>Acknowledgements .....</b>	<b>i</b>
<b>Table of Contents.....</b>	<b>iv</b>
<b>Summary .....</b>	<b>ix</b>
<b>List of Tables .....</b>	<b>xii</b>
<b>List of Figures .....</b>	<b>xiii</b>
<b>List of Symbols.....</b>	<b>xxvii</b>
<b>Chapter 1 Introduction .....</b>	<b>1</b>
1.1 Background.....	1
1.2 High Mobility Channel Materials for Future CMOS Applications .....	3
1.3 Key Challenges and Issues to Be Addressed for InGaAs N-MOSFETs and GeSn P-MOSFETs .....	7
1.3.1 Formation of Low Resistance S/D Regions.....	7
1.3.2 Formation of High-Quality Gate Stack for InGaAs N-MOSFETs .....	7
1.3.3 Formation of High-Quality Gate Stack for GeSn P-MOSFETs .....	8
1.3.4 Surface Orientation Study for GeSn P-MOSFETs .....	9
1.3.5 Fabrication of Multi-Gate GeSn P-MOSFETs .....	9
1.4 Thesis Outline .....	10
<b>Chapter 2 Source/Drain Engineering for In<sub>0.7</sub>Ga<sub>0.3</sub>As N-Channel Metal-Oxide-Semiconductor Field Effect Transistors: Raised Source/Drain with <i>In Situ</i> Doping for Series Resistance Reduction .....</b>	<b>13</b>
2.1 Introduction.....	13
2.2 Design Concept.....	16
2.3 Process Development and Device Fabrication .....	19

2.3.1	Selective Epitaxy of <i>In situ</i> Doped Raised S/D .....	19
2.3.2	Process Flow and Device Fabrication .....	22
2.3.3	Device Characterization and Analysis .....	27
2.4	Summary .....	35

**Chapter 3    Advanced Gate Stack Technology for In<sub>0.7</sub>Ga<sub>0.3</sub>As N-Channel Metal-Oxide-Semiconductor Field-Effect Transistors..... 36**

3.1	Introduction.....	36
3.2	Self-Aligned Gate-First In <sub>0.7</sub> Ga <sub>0.3</sub> As N-MOSFETs with an InP Capping Layer for Performance Enhancement.....	38
3.2.1	Design Concept.....	38
3.2.2	High Quality and Thermally Stable Al <sub>2</sub> O <sub>3</sub> /InP Interface.....	40
3.2.3	Fabrication and Electrical Characterization of Self-Aligned Gate-First In <sub>0.7</sub> Ga <sub>0.3</sub> As N-MOSFETs with an InP Capping Layer .....	43
3.3	Self-Aligned Gate-First In <sub>0.7</sub> Ga <sub>0.3</sub> As N-MOSFETs with Sub-400 °C Si <sub>2</sub> H <sub>6</sub> Passivation and HfO <sub>2</sub> High- <i>k</i> Gate Dielectric .....	51
3.3.1	Design Concept.....	51
3.3.2	Device Fabrication and Characterization.....	52
3.4	Comparison and Discussion of Two Advanced Gate Stack Techniques: InP Capping and Si <sub>2</sub> H <sub>6</sub> Passivation .....	62
3.4.1	Benchmarking of Subthreshold Swing .....	62
3.4.2	Effect of InP or Si Thickness on the Drive Current of InGaAs N-MOSFETs .....	63
3.4.3	Comparison of Integration Challenges and Options for InP Capping and Si <sub>2</sub> H <sub>6</sub> Passivation.....	64
3.5	Summary .....	65

**Chapter 4 Germanium-Tin (GeSn) P-Channel MOSFETs with High Hole Mobility and Excellent NBTI Reliability Realized by Low Temperature Si<sub>2</sub>H<sub>6</sub> Passivation ..... 66**

4.1	Introduction.....	66
4.2	Si <sub>2</sub> H <sub>6</sub> and (NH <sub>4</sub> ) <sub>2</sub> S Passivation Techniques and Effect on the Electrical Characteristics of GeSn P-Channel MOSFETs.....	68
4.2.1	GeSn Growth and Material Characterization.....	68
4.2.2	Fabrication of Ge <sub>0.958</sub> Sn <sub>0.042</sub> P-MOSFETs .....	70
4.2.3	Results and Discussion .....	72
4.3	Negative Bias Temperature Instability Study of Si <sub>2</sub> H <sub>6</sub> Passivated GeSn P-MOSFETs .....	78
4.3.1	NBTI Characterization Method .....	79
4.3.2	Results and Discussion .....	80
4.4	Towards High Performance Ge <sub>1-x</sub> Sn <sub>x</sub> and In <sub>0.7</sub> Ga <sub>0.3</sub> As CMOS: Common Gate Stack Featuring Sub-400 °C Si <sub>2</sub> H <sub>6</sub> Passivation, Single TaN Metal Gate, and Sub-1.75 nm CET. ....	86
4.4.1	Design Concept of TaN/HfO <sub>2</sub> /SiO <sub>2</sub> /Si Stack on InGaAs and GeSn.....	88
4.4.2	Device Fabrication .....	90
4.4.3	Electrical Characterization.....	91
4.5	Summary.....	96

**Chapter 5 Performance Enhancement for GeSn P-Channel Metal-Oxide-Semiconductor Field-Effect Transistors: Surface Orientation and Gate Length Scaling ..... 97**

5.1	Introduction.....	97
5.2	Ge <sub>0.958</sub> Sn <sub>0.042</sub> P-MOSFETs Fabricated on (100) and (111) Surface Orientations with Sub-400 °C Si <sub>2</sub> H <sub>6</sub> Passivation .....	99
5.2.1	Device Fabrication .....	99
5.2.2	Material Characterization.....	100



5.2.3	Electrical Characterization .....	103
5.3	Fabrication and Characterization of Short channel $\text{Ge}_{0.95}\text{Sn}_{0.05}$ P-MOSFETS .....	113
5.3.1	Device Fabrication .....	113
5.3.2	Electrical Characterization .....	115
5.4	Summary .....	120
<b>Chapter 6</b>	<b>Uniaxially Strained Germanium-Tin Nanowire Gate-All-Around P-Channel Metal-Oxide- Semiconductor Field-Effect Transistors Enabled by a Novel Top-Down Nanowire Formation Technology .....</b>	<b>121</b>
6.1	Introduction .....	121
6.2	Novel Process Technology for $\text{Ge}_{1-x}\text{Sn}_x$ Nanowire Formation .....	124
6.3	Uniaxially Strained Germanium-Tin (GeSn) Nanowire .....	128
6.4	Reduction in Effective Mass and Interband Scattering by Uniaxial Compressive Strain .....	130
6.5	Fabrication and Characterization of $\text{Ge}_{0.959}\text{Sn}_{0.041}$ GAA NW P-MOSFETs .....	132
6.5.1	Device Fabrication .....	132
6.5.2	Electrical Characterization .....	136
6.6	Summary .....	140
<b>Chapter 7</b>	<b>Conclusion and Future Work .....</b>	<b>141</b>
7.1	Conclusion and Contributions of This Thesis .....	141
7.1.1	Raised Source/Drain (S/D) with <i>In situ</i> Doping for Series Resistance Reduction of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFETs .....	141
7.1.2	Advanced Gate Stack Technologies for $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFETs .....	142

7.1.3	GeSn P-MOSFETs with High Hole Mobility and Excellent Negative Bias Temperature Instability (NBTI) Reliability Realized by Low Temperature Si <sub>2</sub> H <sub>6</sub> Passivation .....	143
7.1.4	Performance Enhancement for GeSn P-MOSFETs: Surface Orientation and Gate Length Scaling.....	143
7.1.5	Uniaxially Strained GeSn Gate-All-Around (GAA) Nanowire (NW) P-MOSFETs .....	144
7.2	Future Directions .....	144
7.2.1	Integration of InGaAs and GeSn on Silicon Substrates.....	144
7.2.2	Novel Strain Techniques to Enhance the Hole Mobility of GeSn P-MOSFETs.....	145
7.2.3	Extremely Scaled GeSn P-MOSFETs .....	145
7.2.4	Ultrathin body and NW GeSn P-MOSFETs.....	145
7.2.5	Gate Stack Technology and Strain Engineering for GeSn N-MOSFETs with High Electron Mobility .....	146

## **Appendix**

List of Publications .....	174
----------------------------	-----

# Summary

Extending Si CMOS: InGaAs and GeSn High Mobility Channel Transistors for Future  
High Speed and Low Power Logic Application

by

GONG Xiao

Doctor of Philosophy – NUS Graduate School for Integrative  
Sciences and Engineering  
National University of Singapore

As the semiconductor industry approaches the limits of traditional silicon CMOS scaling, the introduction of performance boosters such as novel materials and innovative device structures has become necessary for future high speed and low power logic applications. High mobility materials are being considered to replace Si as the channel materials, in order to achieve higher drive currents at lower operating voltages. In particular, InGaAs and Ge or GeSn have become of great interest due to their high electron and hole mobilities, respectively. This thesis work aims to address various challenges in taking full advantage of the high mobility channel materials for future CMOS logic applications.

For  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs, a selective epitaxy process using MOCVD was first developed to grow a high quality InGaAs film. The process module was then integrated into a self-aligned gate-first process to fabricate the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs. Significant reduction in S/D series resistance was achieved due to

combined contributions from the high S/D doping concentration as well as the structural improvement arising from the raised S/D structure.

Next, the concept and demonstration of two novel surface passivation techniques were exploited to realize high-quality metal gate/high- $k$  dielectric stacks on InGaAs: InP capping and low-temperature Si<sub>2</sub>H<sub>6</sub> passivation. Introducing an InP capping layer in In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs was found to reduce the subthreshold swing  $S$  and increase the drive current. Low-temperature Si<sub>2</sub>H<sub>6</sub> passivation was developed to effectively passivate the In<sub>0.7</sub>Ga<sub>0.3</sub>As surface, enabling the realization of In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs with high drive current and  $S$  comparable to the best reported in the literature. Both interface engineering techniques are highly compatible with a matured high- $k$  dielectric deposition process, and provide promising options for interface passivation to exploit the full potential of InGaAs N-MOSFETs.

For GeSn P-MOSFETs, low-temperature Si<sub>2</sub>H<sub>6</sub> passivation was first developed to realize a high quality interface between the high- $k$  dielectric and the GeSn, as well as excellent transistor NBTI reliability. For the first time, a common gate stack technology comprising 370 °C Si<sub>2</sub>H<sub>6</sub> passivation and TaN/HfO<sub>2</sub> gate stack was proposed and demonstrated for InGaAs and GeSn CMOS devices for cost-effective integration.

Two approaches to further enhance the drive current of GeSn P-MOSFETs were then explored: choice of surface orientation and channel length scaling. The world's first short-channel GeSn P-MOSFETs with self-aligned NiGeSn metal S/D were realized using a gate-first process.

In addition, the uniaxially compressive strained GeSn gate-all-around nanowire (NW) P-MOSFETs with the shortest reported channel length down to 100 nm were demonstrated for the first time using a CMOS-compatible top-down approach. This device structure takes advantage of uniaxial compressive strain for mobility enhancement by etching NWs from a biaxially strained layer, as well as a 3D device architecture for control of short channel effects at extremely scaled dimensions. The GeSn NW formation technology shows promise for integration in future high performance GeSn P-MOSFETs.

# List of Tables

Table 1.1. Key parameters of possible channel materials for future CMOS applications [1.18].	4
Table 3.1. Comparison of InP capping and Si <sub>2</sub> H <sub>6</sub> passivation techniques in terms of the gate stack quality for higher drive current and better subthreshold characteristics as well as the integration challenges and options.	64
Table 4.1. Parameters used in the calculation of flat-band voltage $V_{FB}$ as a function of metal work function $\Phi_M$ shown in Fig. 4.19.	89
Table 6.1. Recipe used to etch the Ge <sub>1-x</sub> Sn <sub>x</sub> film and the underneath Ge layer in the RIE tool.	124

# List of Figures

Fig. 1.1.	Transistor scaling and manufacturing-development-research pipeline of CMOS technology. ....	2
Fig. 1.2.	Schematic of an ultimate CMOS structure using InGaAs N-MOSFET and Ge or GeSn P-MOSFET. ....	6
Fig. 2.1.	Schematic illustration of the channel resistance ( $R_{CH}$ ) and the source/drain resistance ( $R_{SD}$ ) of a transistor in the linear region. The total resistance ( $R_{Total}$ ) between the source contact and drain contact of the transistor is the summation of these resistance components. The introduction of high mobility InGaAs channel reduces $R_{CH}$ . For further enhancement of drive current, S/D engineering to reduce $R_{SD}$ is also important. ....	14
Fig. 2.2.	Schematics of the source region of MOSFETs, (a) without <i>in situ</i> doped raised source, and (b) with <i>in situ</i> doped raised source. The dashed line represents the source-channel n <sup>+</sup> /p junction. ....	16
Fig. 2.3.	(a) composition and MOCVD growth temperature are the two key factors affecting the growth. SEM images show the In <sub>0.4</sub> Ga <sub>0.6</sub> As film quality and selectivity over SiO <sub>2</sub> hardmask and SiON spacer regions: (b) three dimensional growth due to huge lattice mismatch; (c) good quality In <sub>0.4</sub> Ga <sub>0.6</sub> As growth with poor selectivity; (d) selective growth was achieved by increasing temperature to enable the desorption of nucleated seeds on the gate lines and spacers. ....	20
Fig. 2.4.	AFM shows RMS surface roughness of the In <sub>0.7</sub> Ga <sub>0.3</sub> As surface in the S/D regions after spacer etch, indicating a good growth starting surface. The RMS surface roughness of the pristine In <sub>0.7</sub> Ga <sub>0.3</sub> As/InP starting substrate was ~0.32 nm. ....	21
Fig. 2.5.	(a) Process sequence employed in the fabrication of In <sub>0.7</sub> Ga <sub>0.3</sub> As channel N-MOSFETs with <i>in situ</i> doped raised S/D, with cross-section schematics after steps of (b) TaN and SiO <sub>2</sub> hardmask	

	deposition, (c) SiON spacer formation, and (d) selective epitaxy of <i>in situ</i> doped $\text{In}_y\text{Ga}_{1-y}\text{As}$ . .....	22
Fig. 2.6.	HRXRD shows well-defined $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ and $\text{In}_{0.55}\text{Ga}_{0.45}\text{As}$ peaks, indicating high crystalline quality of the epilayers. ....	23
Fig. 2.7.	(a) Layout of a transistor structure. (b) SEM image showing the zoomed-in view of the transistor gate line region with selective epitaxial $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ , TaN metal gate and SiON spacers. The SiON spacers prevent the raised S/D from electrically contacting the gate sidewalls. The cross-section TEM image across line A-A' is shown in Fig. 2.8. ....	25
Fig. 2.8.	(a) TEM image of a completed $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ channel N-MOSFET with selectively grown <i>in situ</i> doped raised S/D. (b) High resolution TEM and (c) Fast Fourier transform (FFT) diffractogram, revealing the excellent crystalline quality of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ epilayer. ....	26
Fig. 2.9.	(a) Inversion <i>C-V</i> curves measured at the frequency of 100 kHz show comparable equivalent oxide thickness EOT for control device and device with raised S/D. (b) <i>C-V</i> characteristics of the device with raised S/D measured from 10 kHz to 1 MHz. ....	28
Fig. 2.10.	(a) $I_D$ - $V_{GS}$ plot in the linear ( $V_{DS} = 0.1$ V) and saturation ( $V_{DS} = 1.2$ V) regions. (b) $I_D$ - $V_{DS}$ curves of the same pair of devices, showing good saturation and pinch-off characteristics. Drive current is higher for the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFET with raised S/D as compared with the $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFET control. ....	29
Fig. 2.11.	$G_{m,ext}$ - $V_{GS}$ curves of the same pair of devices in Fig. 2.10. <i>In situ</i> doped raised S/D gives rise to a ~25% enhancement in saturation $G_{m,ext}$ due to source and drain series resistance reduction. ....	30
Fig. 2.12.	Total resistance in linear regime ( $V_{DS} = 0.1$ ) at large $V_{GS}$ indicates smaller series resistance of the device with raised S/D than that of control. ....	31



Fig. 2.13.	<i>In situ</i> doped raised S/D leads to ~30% reduction of the median series resistance. 15 devices for each split were measured. The gate lengths of the devices measured range from 350 to 1000 nm.....	32
Fig. 2.14.	<i>In situ</i> doped raised S/D gives ~20% $I_{Dsat}$ enhancement at a fixed $I_{OFF}$ of $10^{-6}$ A/ $\mu$ m. Devices measured have gate lengths ranging from 350 to 1000 nm. The best fit lines for control devices and devices with raised S/D are plotted in dashed and solid lines, respectively. $V_{TH}$ is the mean threshold voltage for each group of devices. Threshold voltage was extracted at $V_{DS} = 1.2$ V by extrapolation of the $I_D$ - $V_{GS}$ curve at the $V_{GS}$ which maximizes the transconductance.....	33
Fig. 2.15.	Normalized peak $G_{m,ext}$ (measured at $V_{DS} = 1.2$ V) versus $L_G$ . $In_{0.7}Ga_{0.3}As$ channel devices with raised S/D show higher normalized peak $G_{m,ext}$ due to higher indium composition of 70% in the channel for improved electron mobility.....	34
Fig. 3.1.	Schematics showing the $In_{0.7}Ga_{0.3}As$ N-MOSFETs (a) without and (b) with an InP layer. (c) Band alignment across A-A' of an $In_{0.7}Ga_{0.3}As$ N-MOSFET with InP capping layer operating in the strong inversion regime. The InP cap confines the electrons moving in the $In_{0.7}Ga_{0.3}As$ channel and moves the interface traps away from the channel. ....	39
Fig. 3.2.	(a) The process flow for fabricating the InP capacitor, with the TMA cleaning step. (b) The schematic of a completed InP capacitor.....	40
Fig. 3.3.	(a) In 3d and (b) P 2p XPS spectra show that both In-O and P-O bonds were significantly reduced, indicating the effect of TMA surface treatment on the reduction of native oxide.....	41
Fig. 3.4.	C-V characteristics of an InP capacitor (a) before and (b) after thermal annealing at 600 °C for 60 s. Characterization frequencies $f$ ranging from 40 kHz to 1 MHz were used.....	42

Fig.3.5.	Gate leakage current density $J_G$ increases slightly after the thermal annealing, showing good thermal stability under the condition of dopant activation anneal.....	43
Fig. 3.6.	The process flow for fabricating $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFETs without InP capping, and with 2 or 4 nm InP capping layers. All steps were performed by the author except for the InP cap growth. ....	44
Fig. 3.7.	(a) The cross-section TEM image of a completed $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFET with channel and S/D regions. (b) TEM image showing the TaN/ $\text{Al}_2\text{O}_3$ /InP/ $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ stack with sharp $\text{Al}_2\text{O}_3$ /InP interface after a 600 °C 60 s dopant activation anneal, as shown in the high resolution TEM image in (c).....	45
Fig. 3.8.	(a) $I_D$ - $V_{GS}$ curves of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFETs without InP cap, with 2 nm InP cap, and with 4 nm InP cap, having subthreshold swing $S$ of 167, 138 and 132 mV/decade, respectively. (b) $I_D$ - $V_{DS}$ output characteristics of the same set of MOSFETs in (a), showing excellent saturation and pinch-off characteristics. Higher $I_{Dsat}$ was observed in MOSFETs with the InP cap, indicating improved carrier mobility due to reduced interface trap scattering.....	46
Fig. 3.9.	$G_{m,lin}$ - $V_{GS}$ curves show significant $G_{m,lin}$ improvement due to the insertion of an InP capping layer. ....	47
Fig. 3.10.	$R_{Total}$ versus $V_{GS}$ plot shows that $R_{SD}$ for all devices are similar, as PdGe contacts were formed similarly on all splits, i.e. on $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ S/D regions following the removal of InP capping.....	48
Fig. 3.11.	(a) The median $S$ is reduced by ~40 mV/decade for devices with 2 nm InP capping layer as compared with the control (without InP cap). Larger reduction is observed for devices with 4 nm InP cap. (b) Cumulative distribution of $G_{m,lin}$ shows ~48% and ~85% enhancement in the median $G_{m,lin}$ for devices with 2 nm and 4 nm thick InP cap, respectively, with respect to the control. ....	49
Fig. 3.12.	Plot of off-state leakage current $I_{OFF}$ versus on-state drain current $I_{Dsat}$ at $V_{DS}$ of 1.2 V, showing $I_{Dsat}$ enhancement of ~32% and ~50%	

at a fixed  $I_{OFF}$  of  $3 \times 10^{-7}$  A/ $\mu$ m for N-MOSFETs with 2 nm and 4 nm InP cap, respectively. Gate length of devices measured ranges from 0.35 to 2  $\mu$ m. ....50

Fig. 3.13. (a) The schematic showing a Si<sub>2</sub>H<sub>6</sub> passivated In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFET. An ultrathin SiO<sub>2</sub>/Si layer was formed between HfO<sub>2</sub> dielectric and the In<sub>0.7</sub>Ga<sub>0.3</sub>As channel. (b) Band alignment across line B-B' of an In<sub>0.7</sub>Ga<sub>0.3</sub>As MOSFET with Si<sub>2</sub>H<sub>6</sub> passivation operated at strong inversion. The Si layer confines the electrons moving in the In<sub>0.7</sub>Ga<sub>0.3</sub>As channel and moves the interface traps away from the channel. In addition, larger tunneling barrier height seen by electrons helps to reduce the gate leakage current as compared with HfO<sub>2</sub> alone.....52

Fig. 3.14. (a) Process sequence showing the key steps employed to fabricate the In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs. A low temperature Si<sub>2</sub>H<sub>6</sub> passivation was incorporated. (b) Schematics illustrating the gate stack formation process. After the SF<sub>6</sub> treatment in the first chamber of a UHVCVD system for native oxide removal and low temperature Si<sub>2</sub>H<sub>6</sub> passivation in a second chamber, the sample was then loaded into an ALD system for HfO<sub>2</sub> deposition, and followed by the TaN deposition in a reactive sputter tool. ....54

Fig. 3.15. High-resolution XRD curves show an indium composition of 70% in InGaAs. The well-defined In<sub>0.7</sub>Ga<sub>0.3</sub>As peak indicates excellent crystalline quality of the channel material. ....55

Fig. 3.16. AFM image of the In<sub>0.7</sub>Ga<sub>0.3</sub>As surface after SF<sub>6</sub> treatment at 300 °C for 50 s. The AFM scan area is 2  $\mu$ m by 2  $\mu$ m. The small RMS roughness value indicates that good surface morphology was preserved after the native oxide removal by SF<sub>6</sub> treatment. ....55

Fig. 3.17. (a) The cross-sectional TEM image of the TaN/HfO<sub>2</sub>/SiO<sub>2</sub>/Si gate stack on In<sub>0.7</sub>Ga<sub>0.3</sub>As showing the excellent interface quality. The high-resolution image in (b) reveals the existence of an ultra-thin

	SiO <sub>2</sub> /Si interfacial layer between the HfO <sub>2</sub> and the In <sub>0.7</sub> Ga <sub>0.3</sub> As channel material. HfO <sub>2</sub> is ~3.6 nm thick.....	56
Fig3.18.	(a) $I_D$ - $V_{GS}$ curves showing excellent transfer characteristics of an In <sub>0.7</sub> Ga <sub>0.3</sub> As N-MOSFET. (b) $I_D$ - $V_{DS}$ output characteristics of the same transistor in (a). Very high drive current was achieved at a gate length $L_G$ of 4 $\mu$ m, attributed to the excellent interface quality due to Si <sub>2</sub> H <sub>6</sub> passivation and the EOT scaling. ....	57
Fig. 3.19.	(a) Inversion $C$ - $V$ curves measured at 100 kHz for InGaAs N-MOSFET yield a CET of ~1.6 nm. Forward and backward sweeps were applied to investigate the $C$ - $V$ hysteresis, which is found to be negligible. This indicates good interface and the gate dielectric quality and is consistent with the negligible hysteresis in the $I_D$ - $V_{GS}$ characteristics shown in (b).....	58
Fig. 3.20.	Small gate leakage current density $J_G$ was measured. $J_G$ was normalized by gate area. There is potential for further scaling of the EOT.....	59
Fig. 3.21.	Room temperature charge pumping measurement was performed to extract the mid-gap $D_{it}$ . Constant-amplitude trapezoidal gate pulse train was swept from accumulation to inversion level with rise and fall time of gate pulses ranging from 100 ns to 1000 ns. By extracting the slope in $I_{CP}/f$ as a function of $\ln[(t_r \cdot t_f)]$ , the mean $D_{it}$ of the InGaAs N-MOSFETs was obtained to be $1.9 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ .....	60
Fig. 3.22.	Benchmarking of $S$ of InGaAs N-MOSFETs achieved by different surface passivation techniques. Low-temperature Si <sub>2</sub> H <sub>6</sub> passivation demonstrated in this work leads to the realization of InGaAs N-MOSFETs with $S$ comparable to the best reported values. The $S$ of the transistors with InP cap can be reduced by reducing EOT. ....	61
Fig. 4.1.	High-resolution TEM image of a 10 nm-thick Ge <sub>0.958</sub> Sn <sub>0.042</sub> film grown on (100)-oriented Ge substrate. ....	69
Fig. 4.2.	High-resolution XRD (004) curve shows well-defined GeSn peak. The substitutional Sn composition of the GeSn film is ~4.2%.....	69

Fig. 4.3.	AFM image shows the smooth surface of the as-grown GeSn film with RMS surface roughness of 0.26 nm. The scan area is $10 \times 10 \mu\text{m}^2$ .....	70
Fig. 4.4.	The process flow for fabricating $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs. Two splits of surface passivation of $\text{Ge}_{0.958}\text{Sn}_{0.042}$ were introduced prior to $\text{HfO}_2$ deposition: low-temperature $\text{Si}_2\text{H}_6$ passivation or room temperature $(\text{NH}_4)_2\text{S}$ treatment. All steps were performed by the author except for the $\text{Ge}_{0.958}\text{Sn}_{0.042}$ growth. ....	71
Fig. 4.5.	(a) $I_D$ - $V_{GS}$ curves showing transfer characteristics of GeSn P-MOSFETs with $\text{Si}_2\text{H}_6$ passivation and $(\text{NH}_4)_2\text{S}$ treatment. Smaller $S$ was observed for the $\text{Si}_2\text{H}_6$ -passivated transistor, indicating a lower mid-gap interface trap density. (b) $I_D$ - $V_{DS}$ characteristics show that the $\text{Si}_2\text{H}_6$ -passivated GeSn P-MOSFET has 75% higher drive current than the $(\text{NH}_4)_2\text{S}$ -passivated device at a gate over drive of -1.2 V and $V_{DS}$ of -1.5 V. ....	73
Fig. 4.6.	Inversion $C$ - $V$ characteristics of $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs with $\text{Si}_2\text{H}_6$ passivation and $(\text{NH}_4)_2\text{S}$ treatment. The $\text{Si}_2\text{H}_6$ -passivated device shows $6 \text{ fF}/\mu\text{m}^2$ smaller inversion capacitance due to the formation of the ultrathin $\text{SiO}_2/\text{Si}$ interfacial layer. CET values were extracted to be $\sim 1.82$ and $\sim 1.38$ nm for $\text{Si}_2\text{H}_6$ -passivated transistor and $(\text{NH}_4)_2\text{S}$ -passivated one, respectively. The SEM image shows the layout of a GeSn transistor. ....	74
Fig. 4.7.	Despite a smaller $C_{ox}$ , GeSn P-MOSFETs with $\text{Si}_2\text{H}_6$ passivation have a median $S$ that is $\sim 50$ mV/decade lower than that of transistors with $(\text{NH}_4)_2\text{S}$ passivation. The $S$ was extracted at $V_{DS}$ of -50 mV.....	75
Fig. 4.8.	$\mu_{eff}$ versus inversion carrier density $N_{inv}$ of the GeSn P-MOSFETs with $\text{Si}_2\text{H}_6$ passivation and $(\text{NH}_4)_2\text{S}$ passivation. $\text{Si}_2\text{H}_6$ -passivated devices show higher hole mobility in the entire $N_{inv}$ range.....	76
Fig. 4.9.	Low temperature $\text{Si}_2\text{H}_6$ passivation in this work enables the realization of GeSn P-MOSFETs with (a) the smallest $S$ and (b) highest hole mobility reported. ....	77

Fig. 4.10.	The schematic showing the mechanism of NBTI under stress due to creation of interface trap states and oxide trapped charges by a negative bias.....	78
Fig. 4.11.	The set-up for NBTI measurement. The gate was negatively biased while the source, drain and substrate contacts were grounded. Gate stress voltage was applied at room temperature, and source current as a function of gate voltage was measured at different stress durations. Due to the symmetry of the source and drain, no channel hot carriers are generated. ....	80
Fig. 4.12.	$I_S$ - $V_{GS}$ curves at $V_{DS}$ of -0.05 V of a GeSn P-MOSFET measured after $V_{GS}$ stress of -2.0 V for various stress durations. Very small degradation in off-state leakage current and $S$ after 1000 s stress was observed, indicating that very few interface traps were generated near the conduction band and mid-gap during NBTI stress.....	81
Fig. 4.13.	The threshold voltage shift $\Delta V_{TH}$ as a function of stress time at two different stress voltages shows power law dependence on time. ....	81
Fig. 4.14.	Negligible hysteresis was observed in the inversion $C$ - $V$ characteristics of a GeSn P-MOSFET measured at frequency of 100 kHz. This indicates excellent gate dielectric quality with few oxide traps and mobile charges.....	82
Fig. 4.15.	Band diagram of the GeSn P-MOSFET channel showing the occupancy of interface traps and various charge polarities with net positive interface trap charges at inversion. Each of the small horizontal line represents an interface trap. It is either occupied by an electron (solid circles) or occupied by a hole (unoccupied by an electron). ....	83
Fig. 4.16.	Very small degradation in peak $G_{M, Lin}$ suggests that few interface traps were generated near the GeSn valence band under NBTI stress.....	85
Fig. 4.17.	Key highlights of the common gate stack technology for $Ge_{0.97}Sn_{0.03}$ P-MOSFETs and $In_{0.7}Ga_{0.3}As$ N-MOSFETs. Channel materials were	

	selected for scaling up MOSFET performance, and also to enable achievement of symmetric $V_{TH}$ using a single TaN metal gate.....	87
Fig. 4.18.	Band alignments of the GeSn P-MOSFET and InGaAs N-MOSFET operating in the strong inversion regime. $\text{Si}_2\text{H}_6$ passivation technique was used to achieve high interface quality, transport carrier confinement, and low gate leakage current. ....	87
Fig. 4.19.	Symmetric $V_{TH}$ can be achieved by using a single TaN metal gate with mid-gap work function, as illustrated by the calculated flat-band voltage $V_{FB}$ as a function of $\Phi_M$ without considering the effect of the fixed charges and bulk charges in the gate oxide.....	89
Fig. 4.20.	The process flow for fabricating GeSn P-MOSFETs and InGaAs N-MOSFETs. In all steps of common gate stack formation highlighted in blue, the GeSn and InGaAs wafers were process together. ....	91
Fig. 4.21.	(a) $I_D$ - $V_{GS}$ curves showing well-behaved transfer characteristics of an InGaAs N-MOSFET and a GeSn P-MOSFET. The $V_{TH}$ is symmetric and well-tuned to around 0 V. (b) $I_D$ - $V_{DS}$ output characteristics of the same pair of transistors in (a), showing excellent saturation and pinch-off characteristics. Very high drive currents were achieved at a gate length $L_G$ of 4 $\mu\text{m}$ , attributed to the excellent interface quality due to $\text{Si}_2\text{H}_6$ passivation and the CET scaling. ....	93
Fig. 4.22.	Gate leakage current was measured by grounding the S/D and applying voltage on the gate electrode. $J_G$ of less than $10^{-4}$ A/cm <sup>2</sup> at a gate bias of $V_{TH}\pm 1$ V was obtained for both InGaAs and GeSn devices, indicating the potential for further scaling of the CET. The low gate leakage current is attributed to the higher tunneling barrier height seen by both electrons and holes for $\text{SiO}_2$ than for $\text{HfO}_2$ .....	94
Fig. 4.23.	Effective carrier mobility $\mu_{eff}$ versus inversion carrier density $N_{inv}$ of GeSn P-MOSFETs and InGaAs N-MOSFETs extracted by split $C$ - $V$ method. Hole and electron mobility values of $\sim 230$ and $\sim 495$ cm <sup>2</sup> /V $\cdot$ s were achieved at $N_{inv}$ of $10^{13}$ cm <sup>-2</sup> for GeSn P-MOSFETs and InGaAs N-MOSFETs, respectively.....	95

Fig. 4.24.	The peak $G_{m,ext}$ values scale well with the gate length for both GeSn P-MOSFETs and InGaAs N-MOSFETs. InGaAs N-MOSFETs have 2 times higher peak $G_{m,ext}$ than GeSn P-MOSFETs due to the higher effective carrier mobility.....	95
Fig. 5.1.	The process flow for fabricating $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs. Two splits of substrate surface orientations were introduced: $\text{Ge}_{0.958}\text{Sn}_{0.042}$ on Ge(100) or Ge(111). All steps were performed by the author except for the $\text{Ge}_{0.958}\text{Sn}_{0.042}$ growth. ....	100
Fig. 5.2.	High resolution cross-sectional TEM images of the TaN/HfO <sub>2</sub> /SiO <sub>2</sub> /Si stack on (a) (100)-oriented and (b) (111)-oriented $\text{Ge}_{0.958}\text{Sn}_{0.042}$ surfaces, respectively. An ultra-thin SiO <sub>2</sub> /Si interfacial layer between the HfO <sub>2</sub> and $\text{Ge}_{0.958}\text{Sn}_{0.042}$ was formed and excellent interface quality was observed. ....	101
Fig. 5.3.	(a) Ge $2p_{3/2}$ and (b) Sn $3d_{5/2}$ core level spectra of (100)-oriented $\text{Ge}_{0.958}\text{Sn}_{0.042}$ sample without Si <sub>2</sub> H <sub>6</sub> passivation show high intensity of Ge-O and Sn-O peaks. Si <sub>2</sub> H <sub>6</sub> passivation can effectively suppress the formation of Ge-O and Sn-O bonds for both (100)- and (111)-oriented $\text{Ge}_{0.958}\text{Sn}_{0.042}$ surfaces, as shown in (c) and (d). Part of the Si layer was oxidized during the subsequent HfO <sub>2</sub> dielectric deposition process, as indicated by the existence of the Si-O peak in the Si $2p$ spectra shown in (e). ....	102
Fig. 5.4.	$I_D$ - $V_{GS}$ curves showing excellent transfer characteristics of $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs with (100) and (111) surface orientations. Similar $S$ was observed, indicating similar mid-gap interface trap density. ....	103
Fig. 5.5.	Mid-gap $D_{it}$ was extracted to be $2.3 \times 10^{12}$ and $2.5 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ for (100)- and (111)-oriented $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs, respectively, by room temperature charge pumping measurement. ....	104
Fig. 5.6.	The $V_{TH}$ values of $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs on the (111) substrate are left-shifted as compared with those of transistors on the (100)	



	substrate. This could be due to more positive fixed charges at the high- $k$ /GeSn interface for the (111)-oriented devices.....	105
Fig. 5.7.	Inversion $C$ - $V$ characteristics measured at a frequency of 100 kHz. The CET is extracted to be $\sim 1.8$ nm based on the inversion capacitance value. Slightly larger inversion capacitance was observed for (111)-oriented transistor as compared with the (100)-oriented one.....	105
Fig. 5.8.	Simulation shows that $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFET with (111) orientation has an inversion charge centroid closer to the $\text{Ge}_{0.958}\text{Sn}_{0.042}$ surface at an inversion carrier density of $5 \times 10^{12} \text{ cm}^{-2}$ . This is due to larger density of states for (111)-oriented $\text{Ge}_{0.958}\text{Sn}_{0.042}$ . .....	107
Fig. 5.9.	$I_D$ - $V_{DS}$ characteristics show that (111)-oriented $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFET has 13% enhancement in drive current over the (100)-oriented device at a gate over drive of -0.6 V and $V_{DS}$ of -0.9 V.....	107
Fig. 5.10.	Total resistance $R_{Total}$ as a function of gate length at $V_{GS}-V_{TH}$ of -1.2 V and $V_{DS}$ of -0.1 V. Experimental data points are plotted using circles or triangles. Fitted lines are drawn using solid lines. Similar series resistance was observed for devices with two different surface orientations. (111)-oriented devices exhibit a smaller $\Delta R_{Total}/\Delta L_G$ slope, indicating higher carrier mobility. ....	109
Fig. 5.11.	$\mu_{eff}$ as a function of $N_{inv}$ extracted by split $C$ - $V$ method. Higher $\mu_{eff}$ was observed for the (111)-oriented $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFET. $\mu_{eff}$ values at $N_{inv}$ of $1.1 \times 10^{13} \text{ cm}^{-2}$ for (100)- and (111)-oriented $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs are 226 and 270 $\text{cm}^2/\text{V}\cdot\text{s}$ , respectively. This gives $\sim 19$ % higher mobility for $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs with (111) surface orientation than with (100) surface orientation, constant with the result shown in Fig. 5. 10.....	110
Fig. 5.12.	Monte Carlo simulation in Ref. 5.11 predicts $\sim 15$ % increase of hole mobility for (111)-oriented Ge surface as compared with the (100)-oriented one at 0.5 to 1.0% biaxial compressive strain (Data	

	reproduced from Fig. 3 of Ref. 5.11). Scattering from inelastic acoustic and optical phonons was accounted for. ....	111
Fig. 5.13.	The plot of peak $G_{m,int}$ at $V_{DS}$ of -1.0 V as a function of $L_G$ clearly shows that (111)-oriented $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs have higher peak $G_{m,int}$ values over (100)-oriented devices. ....	112
Fig. 5.14.	(a) Process flow for fabricating short channel $\text{Ge}_{0.95}\text{Sn}_{0.05}$ P-MOSFET, with a schematic of the completed device structure shown in (b). Advanced modules, such as halo implant and S/D extension implant, were introduced to control the short channel effects. ....	114
Fig. 5.15.	Top-view SEM image showing a completed short channel $\text{Ge}_{0.95}\text{Sn}_{0.05}$ P-MOSFET with source, drain and gate pads. The transistor has gate width of 50 $\mu\text{m}$ . The zoom-in image of the region highlighted by dotted line shows the gate length of 200 nm. ....	115
Fig. 5.16.	(a) $I_D$ - $V_{GS}$ and $G_{m,ext}$ - $V_{GS}$ curves of a $\text{Ge}_{0.95}\text{Sn}_{0.05}$ P-MOSFET with $L_G$ of 200 nm. Decent transfer characteristics were observed. Improvement in subthreshold swing, $I_{on}/I_{off}$ ratio, and $DIBL$ can be achieved by device structure optimization, e.g. by growing the $\text{Ge}_{1-x}\text{Sn}_x$ channel layer on GeOI substrate. (b) $I_D$ - $V_{DS}$ output characteristics show that drive current of $\sim 680 \mu\text{A}/\mu\text{m}$ was realized at $V_{GS}$ - $V_{TH}$ of -2.0 V and $V_{DS}$ of -1.5 V. ....	116
Fig. 5.17.	$R_{Total}$ measured at $V_{DS}$ of -0.1 V as a function of $V_{GS}$ for a $\text{Ge}_{0.95}\text{Sn}_{0.05}$ device with $L_G$ of 200 nm. $R_{SD}$ was extracted to be $\sim 1.7 \text{ k}\Omega \cdot \mu\text{m}$ . ....	117
Fig. 5.18.	Peak $G_{m,int}$ at $V_{DS}$ of -1.1 V as a function of $L_G$ shows the good scalability of $\text{Ge}_{0.95}\text{Sn}_{0.05}$ short channel devices, with the highest peak $G_{m,int}$ of $\sim 492 \mu\text{S}/\mu\text{m}$ achieved at $L_G$ of 200 nm. ....	118
Fig. 6.1.	(a) The etch rate of $\text{Ge}_{1-x}\text{Sn}_x$ decreases with increasing Sn composition. The wet etch rate is calculated as the step height difference before and after the wet etch over the etch time, as illustrated by the schematics shown in (b). Good etch selectivity of Ge with respect to $\text{Ge}_{1-x}\text{Sn}_x$ is demonstrated, as shown in (c). ....	125

Fig. 6.2. (a) Top-view SEM image of a GeSn NW test structure after selective wet etch and SiO<sub>2</sub> removal. (b) Tilt-view SEM confirms the GeSn NW release, with (c) very good selectivity achieved. (d) Tilt-view SEM image with multiple parallel GeSn NWs formed.....127

Fig. 6.3. Stress contour in (a) longitudinal and (b) transverse directions of the Ge<sub>0.959</sub>Sn<sub>0.041</sub> NW. Uniaxial longitudinal compressive stress was induced in the Ge<sub>0.959</sub>Sn<sub>0.041</sub> NW. Larger stress was observed at the top surface of the Ge<sub>0.959</sub>Sn<sub>0.041</sub> NW where the inversion layer would be formed. ....129

Fig. 6.4. Average longitudinal stress magnitude in the region where inversion charge flows, i.e. top 5 nm of the NW surface. The magnitude increases with smaller NW length, indicating scalability of this structure.....129

Fig. 6.5. 3D equi-energy surfaces ( $E = 30$  meV) of Ge<sub>0.959</sub>Sn<sub>0.041</sub> top valence band with (a) no strain, (b) with 0.63% biaxial compressive strain, and (c) with 0.63% uniaxial compressive strain along [110] direction. As shown in the  $E$ - $k$  diagrams of Ge<sub>0.959</sub>Sn<sub>0.041</sub> in (d), (e), and (f), the uniaxial strain not only leads to more warping of the topmost valence band, but also increases separation between bands of LH and HH, as compared with unstrained and biaxial strain cases. Both effects are beneficial to enhance the hole mobility of Ge<sub>0.959</sub>Sn<sub>0.041</sub>. ....130

Fig. 6.6. Uniaxial compressive strain can realize significant reduction of effective mass of the topmost valence band where holes primarily occupy. This leads to higher hole mobility as compared with the unstrained and biaxial compressive strain cases.....131

Fig. 6.7. (a) Key process steps for fabricating GeSn GAA NW P-MOSFETs. The 3D schematics show the structures after the steps of (b) S/D formation, (c) GeSn fin definition, (d) removal of Ge under GeSn, and (e) gate definition. ....133

Fig. 6.8.	HRTEM images of epitaxial $\text{Ge}_{0.959}\text{Sn}_{0.041}$ grown on Ge(100) substrate show the defect free interface and high quality $\text{Ge}_{0.959}\text{Sn}_{0.041}$ film. ....	134
Fig. 6.9.	HRXRD (004) and (224) curves show that the GeSn film has a 4.2% substitutional Sn. The well-defined peaks indicate excellent quality of the $\text{Ge}_{0.959}\text{Sn}_{0.041}$ channel material. ....	135
Fig. 6.10.	(a) Cross-sectional SEM image shows GeSn GAA MOSFETs with 3 parallel wires. (b) TEM image of one GeSn NW wrapped by high- $k$ $\text{HfO}_2$ and WN metal. The GeSn NWs were released and surrounded by WN/ $\text{HfO}_2$ . (c) HRTEM shows a GeSn NW with width of 50 nm and height of $\sim 35$ nm. ....	135
Fig. 6.11.	(a) $I_D$ - $V_{GS}$ plot showing decent transfer characteristics of a GeSn GAA NW MOSFET with $L_{CH}$ of 500 nm. (b) Output characteristics of the same transistor shown in (a). The current is normalized by the total perimeter of 15 NWs.....	137
Fig. 6.12.	(a) $G_m$ - $V_{GS}$ curves for a GeSn GAA NW P-MOSFET with $L_{CH}$ of 250 nm show high peak $G_{m,int}$ of $465 \mu\text{S}/\mu\text{m}$ at $V_{DS}$ of -1 V. Drive current of $\sim 500 \mu\text{A}/\mu\text{m}$ was achieved at $V_{GS}-V_{TH}$ of -2 V and $V_{DS}$ of -2 V, as shown in the $I_D$ - $V_{DS}$ plot of the same transistor shown in (a). ...	137
Fig. 6.13.	$R_{Total}$ measured at $V_{DS}$ of -0.1 V as a function of $V_{GS}$ for a GeSn GAA NW MOSFET with $L_{CH}$ of 250 nm. $R_{SD}$ was extracted to be $\sim 3.3 \text{ k}\Omega \cdot \mu\text{m}$ .....	138
Fig. 6.14.	(a) Peak $G_{m,int}$ at $V_{DS}$ of -1.1 V, and (b) $I_{Dsat}$ at an overdrive of -2 V and $V_{DS}$ of -2 V as a function of $L_{CH}$ . Degradation in carrier mobility was observed when the transistor scales to sub-350 nm.....	139

# List of Symbols

Symbol	Description	Unit
$A_G$	Gate area	$\mu\text{m}^2$
$C_D$	Depletion capacitance	F
$C_{it}$	Capacitance due to interface traps	F
$C_{ox}$	Gate oxide capacitance	F
$D_{it}$	Interface trap density	$\text{cm}^{-2}\cdot\text{eV}^{-1}$
$E_A$	Activation energy	eV
$E_{CNL}$	Charge neutrality level	eV
$E_F$	Fermi level	eV
$E_G$	Bandgap	eV
$E_C$	Conduction band edge	eV
$\Delta E_C$	Conduction band offset	eV
$E_V$	Valence band edge	eV
$\Delta E_V$	Valence band offset	eV
$E_{ox}$	Oxide electric field	V/cm
$f$	Frequency	Hz
$G_D$	Drain conductance	S
$G_{m,ext}$	Extrinsic transconductance	S
$G_{m,int}$	Intrinsic transconductance	S
$G_{M, Lin}$	Transconductance at linear region	S
$h$	Planck's constant	$\text{eV}\cdot\text{s}$
$I_{CP}$	Charge pumping current	A
$I_D$	Drive current (per unit width)	$\mu\text{A}/\mu\text{m}$

$I_{D,lin}$	Drain current at liner region (per unit width)	$\mu\text{A}/\mu\text{m}$
$I_{Dsat}$	Saturation current (per unit width)	$\mu\text{A}/\mu\text{m}$
$I_{ON}$	On-state current (per unit width)	$\mu\text{A}/\mu\text{m}$
$I_{OFF}$	Off-state current (per unit width)	$\text{A}/\mu\text{m}$
$I_S$	Source current (per unit width)	$\text{A}/\mu\text{m}$
$J_G$	Gate leakage current density	$\text{A}/\text{cm}^2$
$k$	Boltzman's constant	$\text{eV}/\text{K}$
$L$	Contact length	$\mu\text{m}$
$L_G$	Gate length	$\text{nm}$
$L_T$	Transfer length	$\mu\text{m}$
$L_{CH}$	Channel Length	$\text{nm}$
$L_{SD}$	Separation between S/D and channel edge	$\mu\text{m}$
$m_n^*$	Effective mass	$\text{kg}$
$n$	Time exponent	$\text{s}$
$n_i$	Intrinsic carrier concentration	$\text{cm}^{-3}$
$n_s$	Surface concentration of minority carriers	$\text{cm}^{-3}$
$N_A$	Hole concentration	$\text{cm}^{-3}$
$N_D$	Electron concentration	$\text{cm}^{-3}$
$N_{inv}$	Inversion carrier density	$\text{cm}^{-3}$
$N_{D,Imp}$	Active doping concentration achieved by implantation and anneal	$\text{cm}^{-3}$
$N_{D,Raised}$	Active doping concentration achieved by <i>in situ</i> doping	$\text{cm}^{-3}$
$q$	Electronic charge	$\text{C}$
$Q_{inv}$	Inversion charge density	$\text{C}/\text{cm}^2$

$Q_f$	Fixed charge density	C/cm <sup>2</sup>
$Q_{ox}$	positive oxide charge density	C/cm <sup>2</sup>
$Q_S$	Semiconductor charge density	C/cm <sup>2</sup>
$R_C$	Contact resistance	K $\Omega$ · $\mu$ m
$R_{CH}$	Channel resistance	K $\Omega$ · $\mu$ m
$R_{S,Co}$	Contact resistance between the metal and the implantation-doped source	K $\Omega$ · $\mu$ m
$R'_{S,Co}$	Contact resistance between the metal and the <i>in situ</i> doped raised source	K $\Omega$ · $\mu$ m
$R_{S,Imp}$	Resistance of the implantation-doped source	K $\Omega$ · $\mu$ m
$R_{SE}$	Source extension resistance	K $\Omega$ · $\mu$ m
$R_{S,Raised}$	Resistance of the <i>in situ</i> doped raised source region	K $\Omega$ · $\mu$ m
$R_{S,Total}$	Total Source resistance	K $\Omega$ · $\mu$ m
$R_{SD}$	Source/drain series resistance	K $\Omega$ · $\mu$ m
$R_{sh}$	Sheet resistance	$\Omega$ /square
$R_{Total}$	Total resistance	K $\Omega$ · $\mu$ m
$S$	Subthreshold swing	mV/decade
$t_f$	Trapezoidal pulse fall time	ns
$t_r$	Trapezoidal pulse rise time	ns
$t$	Time	s
$T$	Temperature	°C
$T_{xx}$	Stress in X direction	N
$V_A$	Amplitude of trapezoidal pulse	V
$V_{FB}$	Flatband voltage	V
$V_G$	Gate voltage	V
$V_t$	Thermal voltage	V

$V_{TH}$	Threshold voltage	V
$\Delta V_{TH}$	Threshold voltage shift	V
$W_{eff}$	Gate or channel width	$\mu\text{m}$
$X_J$	Implantation junction depth	nm
$X_{Raised}$	Height of the raised source	nm
$\rho_C$	Specific contact resistivity	$\Omega \cdot \text{cm}^2$
$\rho_{imp}$	Resistivity of the implantation-doped source	$\text{K}\Omega \cdot \text{cm}$
$\rho_{Raised}$	Resistivity of the <i>in situ</i> doped source	$\text{K}\Omega \cdot \text{cm}$
$\mu_{eff}$	Effective mobility	$\text{cm}^2/\text{V} \cdot \text{s}$
$\mu_e$	Electron mobility	$\text{cm}^2/\text{V} \cdot \text{s}$
$\mu_h$	Hole mobility	$\text{cm}^2/\text{V} \cdot \text{s}$
$\phi_{Bn}$	Electron Schottky barrier height	eV
$r_c$	Backscattering coefficient	
$v_{inj}$	Thermal injection velocity	$\text{cm} \cdot \text{s}^{-1}$
$v_{th}$	Thermal velocity	$\text{cm} \cdot \text{s}^{-1}$
$\Phi_F$	Fermi potential	V
$\Phi_M$	Metal work function	V
$\Phi_{MS}$	Work function difference between metal and semiconductor	eV
$\epsilon_s$	Permittivity	F/m
$\sigma_n$	Capture cross sections of electrons	$\text{cm}^2$
$\sigma_h$	Capture cross sections of holes	$\text{cm}^2$
$\chi$	Electron affinity	eV




# Chapter 1

## Introduction

### 1.1 Background

Over the past few decades, complementary metal-oxide-semiconductor (CMOS) technology based on Si has been driven by Moore's Law, i.e. device scaling to enhance performance, increase device density, and reduce cost and power consumption [1]. However, as the gate length  $L_G$  of the metal-oxide-semiconductor field-effect-transistor (MOSFET) scales beyond the 90 nm node, the performance gain using the traditional way of scaling becomes more and more difficult. The aggressively scaled gate dielectric sandwiched between the polysilicon (poly-Si) gate and the channel leads to higher and higher gate leakage current. As a result, novel technologies were explored to further enhance the device drive current. Fig. 1.1 shows the manufacturing-development-research pipeline for CMOS technology.

At the 90 nm technology node, SiGe source/drain (S/D) was introduced to induce uniaxial compressive strain in the Si channel of p-channel metal-oxide-semiconductor field-effect-transistors (P-MOSFETs) [2]. This changes the band structure of Si so that the hole mobility in the transport direction is improved. Since then, strain engineering has been adopted by Intel and other companies as an additional performance booster to further extend the CMOS roadmap below the 90 nm node [2]-[12]. At the 45 nm technology node, high- $k$  materials were first introduced to replace SiO<sub>2</sub> as the gate dielectric to achieve higher capacitance and



**Fig. 1.1.** Transistor scaling and manufacturing-development-research pipeline of CMOS technology.

reduce gate leakage current. In addition, metal gate was introduced to replace poly-Si gate to avoid the poly-Si depletion problem for small equivalent oxide thickness (CET) [13].

Although strain engineering has been able to provide the required performance boost after the 90 nm technology node, the continuous scaling of device dimensions and gate pitch pose new challenges to the conventional techniques and materials used for CMOS strain engineering, especially when the technology node reaches 11 nm and beyond [12]. Therefore, the advancement of future CMOS technology will rely increasingly on the innovative employment of materials, processes, and device architectures.

## 1.2 High Mobility Channel Materials for Future CMOS Applications

When the MOSFET is scaled down to the deep sub-100 nm regime, carrier transport in the extremely scaled device becomes quasi-ballistic. It has been theoretically and experimentally [14]-[17] shown that low-field mobility can still be a good indicator for the current drive in ultra-short-channel MOSFETs, where ballistic or quasi-ballistic transport, rather than saturation velocity, is important.

The drive current of a device operating in the quasi-ballistic regime is limited by the thermal injection velocity [15]-[16], instead of the saturation velocity which determines the performance of a long-channel device. The saturation current of a short channel device can be expressed as

$$I_{Dsat} = C_{ox} W_{eff} v_{inj} \left( \frac{1-r_c}{1+r_c} \right) (V_{GS} - V_{TH}), \quad (1.1)$$

where  $C_{ox}$  is the gate oxide capacitance,  $W_{eff}$  is the effective gate width,  $r_c$  is the backscattering coefficient which indicates the number of carriers backscattered to the source,  $V_{GS}$  is the voltage between the gate and the source,  $V_{TH}$  is the threshold voltage, and  $v_{inj}$  is the thermal injection velocity. Experimentally, it was found that  $v_{inj}$  is dependent on low-field mobility, while  $r_c$  is inversely proportional to low-field mobility [16]-[17]. For extremely scaled devices operating in the full ballistic regime,  $r_c$  is equal to zero. Therefore, incorporating channel materials with higher low-field mobility would achieve higher injection velocity near the source region of a transistor. This could lead to enhanced carrier transport, higher drive current, and shorter transistor delay.

**Table 1.1.** Key parameters of possible channel materials for future CMOS applications [18]

	<b>Si</b>	<b>Ge</b>	<b>GaAs</b>	<b>InAs</b>	<b>InSb</b>
<b>Band gap (eV)</b>	1.11	0.67	1.43	0.354	0.17
<b>Electron mobility (cm<sup>2</sup>/V·s)</b>	1350	3900	8500	40000	77000
<b>Hole mobility (cm<sup>2</sup>/V·s)</b>	480	1900	400	500	850
<b>Dielectric constant</b>	11.8	16	12.4	14.8	17.7
<b>Lattice constant (Å)</b>	5.43	5.66	5.65	6.06	6.48

Based on the information in Table 1.1, materials that have the potential to replace Si as the channel material for future high-speed and low-power logic applications can basically be grouped to give three promising options.


The first option is Ge or GeSn alloy for both N-MOSFETs and P-MOSFETs. Ge has substantially higher bulk electron and hole mobilities, approximately two and four times higher than those of Si, respectively. Very good progress has been made in realizing high-performance Ge P-MOSFETs [19]-[26]. Recently, GeSn channel P-MOSFETs were experimentally demonstrated to have higher hole mobility than Ge channel P-MOSFETs [27]-[29]. Simulation results also show that incorporation of Sn into Ge leads to an improvement in electron injection velocity for GeSn channel N-MOSFETs [30]. Ge or GeSn have an advantage over III-V compound semiconductors in terms of process compatibility and easy integration with Si technology. Integrating Ge or GeSn as the channel material in the current CMOS technology would be more straightforward, considering that SiGe has already been

integrated into the S/D regions of current MOSFETs. However, the electron mobility reported in Ge or GeSn N-MOSFETs is still lower than in strained Si N-MOSFETs despite the high electron mobility in bulk Ge or GeSn [30]-[39]. In addition, formation of very low resistance S/D is also very challenging for Ge or GeSn N-MOSFETs. Therefore, the drive current of the Ge or GeSn N-MOSFETs needs substantial improvement for them to be attractive.

The second option is III-V compound semiconductors for both N-MOSFETs and P-MOSFETs. III-V materials, such as As-based or Sb-based compound semiconductors, are particularly attractive for N-MOSFETs due to their very high electron mobility. In fact, high-performance devices based on III-V materials, such as high electron mobility transistors (HEMTs) and heterojunction bipolar transistors (HBTs), have been widely used in communications products for many years. However, due to the lack of a thermally stable and high-quality gate stack, III-V-based MOSFET was demonstrated only a decade ago. Since then, extensive efforts and significant progress have been made in the development of III-V N-MOSFETs [40]-[50]. However, As-based compound semiconductors have hole mobilities similar to that of Si, which offers no advantage over Si for P-MOSFETs. Sb-based compound semiconductors offer the highest hole mobilities among all III-V semiconductor materials. Recently, peak hole mobilities of 620 and 910  $\text{cm}^2/\text{V}\cdot\text{s}$  were realized in surface and buried channel InGaSb P-MOSFETs, respectively [51]. However, these values are still much smaller than that of strained Ge P-MOSFETs, which can be as high as 1490  $\text{cm}^2/\text{V}\cdot\text{s}$  [52]. In addition, realizing nanoscale III-V transistors on a Si platform has many process, integration, and cost problems which

may not have an easy solution. The success of any future CMOS technology will depend on its compatibility with the existing Si manufacturing infrastructure. The huge lattice mismatch between As-based or Sb-based compound semiconductors and Si makes it very challenging to integrate them on Si-based substrates with controllable strain levels and acceptable defect density.

The third option is III-V semiconductor for N-MOSFETs and Ge or GeSn alloy for P-MOSFETs. Based on the discussion of the previous two options, As-based or Sb-based compound semiconductors for N-MOSFETs and Ge or GeSn alloy for P-MOSFETs seem to be the most promising combination despite the fact that integrating these two strong contenders under a conventional CMOS process could further complicate the integration and cost issues. Shown in Fig. 1.2 is a simple schematic of an ultimate CMOS using InGaAs N-MOSFET and Ge or GeSn P-MOSFET. The objective of this thesis is to address some of the key front-end issues and develop various advanced technologies to unleash the potential of InGaAs and GeSn high-mobility channel materials for high drive current at scaled supply voltage.



**Fig. 1.2.** Schematic of an ultimate CMOS structure using InGaAs N-MOSFET and Ge or GeSn P-MOSFET.

## **1.3 Key Challenges and Issues to Be Addressed for InGaAs N-MOSFETs and GeSn P-MOSFETs**

### **1.3.1 Formation of Low Resistance S/D Regions**

The S/D regions of conventional Si MOSFETs are formed by ion implantation, followed by dopant activation anneal. High doping concentration in the S/D reduces series resistance, leading to higher drain current. In III-V materials, such as GaAs and InGaAs, Si is the preferred impurity for obtaining N-type doping due to its moderately low dopant activation temperature, thermal stability, and low diffusivity. However, doping the InGaAs S/D regions by Si implantation and anneal does not achieve sufficiently high doping concentration (i.e. higher than  $5 \times 10^{19} \text{ cm}^{-3}$ ). This is due to the Si solid solubility limit at  $\sim 8 \times 10^{18} \text{ cm}^{-3}$  [53]. Such a low doping level leads to high S/D series resistance and further limits the S/D junction depth scaling for better control of short channel effects. Although Si and P co-implantation was found to enhance the activation efficiency of the implanted Si in GaAs by 50% [54], the active doping concentration achieved is still not high enough for high-performance InGaAs N-MOSFETs [55]. Other innovative solutions are necessary to boost the S/D doping level to address the S/D series resistance issues.

### **1.3.2 Formation of High-Quality Gate Stack for InGaAs N-MOSFETs**

To realize high-performance InGaAs N-MOSFETs, a high-quality and thermodynamically stable gate stack on InGaAs is needed. When a III-V surface is oxidized, a high density of interface states can be generated, which may cause Fermi-level pinning, increase the subthreshold swing, degrade the electron mobility, and create reliability issues. Gate dielectrics on InGaAs channel have been extensively

investigated, most of which involve high- $k$  dielectric formed directly on the InGaAs channel. This usually leads to a high density of interface traps between the high- $k$  dielectric and the InGaAs, resulting in significant carrier scattering and mobility degradation [56]. One strategy to mitigate the various interface states between the high- $k$  dielectric and the InGaAs surface is to bury the channel beneath a large band gap material to reduce Coulombic scattering from the charged interface and bulk oxide states, as well as remote phonon scattering from oxide phonons.

### **1.3.3 Formation of High-Quality Gate Stack for GeSn P-MOSFETs**

As with InGaAs, one of the most critical issues for Ge P-MOSFETs is the poor quality of the native oxide compared to SiO<sub>2</sub> on Si, which leads to rapid degradation in mobility with decreasing electrical oxide thickness. The solution to solve the problem is to create a high-quality interfacial layer with low interface state density between the gate dielectric and the Ge. The use of a thin Si cap is the most mature of the technologies under investigation, with significant progress over the last decade [57] and particularly in recent times [58]-[60].

Although GeSn has been shown to achieve enhanced hole mobility over Ge, the Sn was found to be segregated to the surface even right after the MBE GeSn growth at a high growth temperature [61]. The situation could be worsened by high process temperatures during the fabrication of GeSn MOSFETs. Segregation of Sn at the high- $k$ /GeSn interface would degrade the interface quality between the high- $k$  dielectric and the GeSn. This necessitates the use of a low thermal budget process to realize a high quality and thermodynamically stable high- $k$ /GeSn interface for transistor fabrication.



### **1.3.4 Surface Orientation Study for GeSn P-MOSFETs**

Use of various surface and channel orientations has been extensively studied in Si CMOS to optimize transistor performance. The introduction of novel device structures, (i. e. FinFETs) enables the transistors to be fabricated on (110) and (111) crystal orientations. Significant hole mobility enhancement of ~160% has been observed for transistors made on a (110)-oriented surface compared to those on a (100)-oriented surface, for both oxynitride and HfO<sub>2</sub> gate dielectrics [62]. It was also found that the low-field electron mobility of N-MOSFETs on (111) substrate is smaller than that on (100) substrate, and the low-field hole mobility of P-MOSFETs on (111) substrate is larger than that on (100) substrate [63]. The dependence of electron mobility on strain, channel direction and substrate orientation were studied for Ge N-MOSFETs [64]. The electron mobility of (111)-oriented Ge N-MOSFETs was calculated to be the highest, and the mobility can be enhanced further by introducing tensile strain into the Ge channel. Experimental results also demonstrate a 50% improvement in electron mobility for (111) substrate orientation compared to (100) orientation [65].

However, all reported GeSn channel N- and P-MOSFETs have so far been for (100) surface orientation [27]-[30],[39]. To explore the full potential of GeSn as a channel material for MOSFET application, it is necessary to investigate the performance of GeSn MOSFETs with other surface orientations.

### **1.3.5 Fabrication of Multi-Gate GeSn P-MOSFETs**

The larger permittivity of InGaAs and GeSn compared to Si leads to lower immunity to short-channel effects. As Si CMOS manufacturing enters a new era with

the “tri-gate” design at the 22 nm node [66], a similar non-planar 3D approach needs to be explored for extremely scaled MOSFETs using InGaAs and GeSn. InGaAs N-MOSFETs [67]-[70] and Ge P-MOSFETs [71]-[77] with 3D structures have been extensively explored recently, with very promising results achieved. However, there has been no report of GeSn P-MOSFETs with similar advanced structures.

In addition, the hole mobility of GeSn is boosted by biaxial compressive strain. Uniaxial compressive strain has recently been experimentally shown to be even more effective in enhancing the hole mobility of Ge than biaxial compressive strain, and this was achieved by nanowire (NW) formation from biaxially strained Ge [77]. The ability to obtain uniaxial compressive strain by etching NWs from a biaxially strained layer, together with the need for 3D device architectures for control of SCEs at extremely scaled dimensions [78], makes it particularly attractive to form short channel GeSn NW P-MOSFETs from biaxially strained GeSn.

## 1.4 Thesis Outline

The main technical contents discussed in this thesis are documented in five chapters.

In Chapter 2 of this thesis, we report the demonstration of  $R_{SD}$  reduction in  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs by *in situ*  $\text{SiH}_4$  doping during the selective epitaxial growth of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  to form the heavily doped raised S/D regions. A selective epitaxy process was first developed, and then integrated into a self-aligned gate-first process to fabricate the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs. Significant  $R_{SD}$  reduction was achieved due to the combined contributions from the higher S/D doping concentration as well as the raised S/D structure.

In Chapter 3, two advanced technology schemes were explored to realize high-quality gate stack for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs. Section 3.2 discusses the realization of InP-capped  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs formed using a gate first process, in which self-aligned implant and anneal were used to form the S/D regions. The dependence of the electrical characteristics of the transistors on the thickness of the InP cap is investigated. Section 3.3 investigates a low-temperature  $\text{Si}_2\text{H}_6$  passivation technique, which forms an ultra-thin  $\text{SiO}_2/\text{Si}$  interfacial layer between the high- $k$  dielectric and the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel.

In Chapter 4, we first investigate and compare the dependence of the electrical characteristics of (100)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs on different surface passivation techniques (low-temperature  $\text{Si}_2\text{H}_6$  passivation or room temperature  $(\text{NH}_4)_2\text{S}$  treatment of GeSn) prior to  $\text{HfO}_2$  deposition. The negative bias temperature instability (NBTI) of  $\text{Si}_2\text{H}_6$ -passivated GeSn P-MOSFETs is examined. For cost-effective integration in CMOS fabrication, a common gate stack solution for GeSn and InGaAs CMOS is then explored.

Chapter 5 investigates the dependence of the carrier mobility and drive current of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs on surface orientation. Fabrication and characterization of the world's first short-channel  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  P-MOSFETs with  $L_G$  down to 200 nm are then discussed.

Chapter 6 discusses the realization of the first uniaxially compressive strained GeSn gate-all-around (GAA) NW P-MOSFETs using a fully CMOS-compatible top-down fabrication process. A novel  $\text{H}_2\text{O}_2$ -based wet etch is developed to realize GeSn NWs.  $\text{SF}_6$  treatment and low-temperature  $\text{Si}_2\text{H}_6$  passivation are used to passivate the

GeSn NWs to achieve a good interface between the high- $k$  dielectric and the GeSn channel. The process modules are integrated in a GeSn NW GAA P-MOSFET fabrication flow to realize channel lengths down to 100 nm.


The thesis ends with an overall conclusion and possible future research directions in Chapter 7.

## Chapter 2

# Source/Drain Engineering for $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-Channel Metal-Oxide-Semiconductor Field Effect Transistors: Raised Source/Drain with *In Situ* Doping for Series Resistance Reduction

### 2.1 Introduction

New materials and novel device architectures are needed to extend the performance limits of complementary metal-oxide-semiconductor (CMOS) technology. III-V compound semiconductors such as indium gallium arsenide (InGaAs) have very high electron mobility and are attractive candidates to replace strained Si channel for n-channel metal-oxide-semiconductor field-effect transistors (N-MOSFETs) beyond the 11 nm technology node [42]-[43]. Recent research on InGaAs N-MOSFETs has focused on gate stack and interface engineering, with very promising results obtained [44]-[50],[79]-[89]. To harness the full potential of InGaAs N-MOSFETs, S/D engineering is also an important direction.



**Fig. 2.1.** Schematic illustration of the channel resistance ( $R_{CH}$ ) and the source/drain resistance ( $R_{SD}$ ) of a transistor in the linear region. The total resistance ( $R_{Total}$ ) between the source contact and drain contact of the transistor is the summation of these resistance components. The introduction of high mobility InGaAs channel reduces  $R_{CH}$ . For further enhancement of drive current, S/D engineering to reduce  $R_{SD}$  is also important.

Source/drain (S/D) series resistance  $R_{SD}$  can be a performance-limiting factor in CMOS devices with sub-30 nm gate length  $L_G$ . As shown in Fig. 2.1, in addition to the channel resistance  $R_{CH}$ , the drain current of a transistor is also determined by  $R_{SD}$ . The combination of these two resistance components constitute to the total resistance  $R_{Total}$  between the source and drain contacts of a transistor in the linear region, which is given by

$$R_{Total} = R_{CH} + R_{SD}. \quad (2.1)$$

In MOSFETs with aggressively scaled  $L_G$  and high channel mobility, the channel resistance  $R_{CH}$  would be small so that  $R_{SD}$  is an important component of the total resistance between source and drain. A higher S/D doping concentration leads to a lower S/D series resistance and higher drive current. Doping InGaAs S/D

regions by Si implantation and anneal does not achieve sufficiently high doping concentration, i.e. higher than  $5 \times 10^{19} \text{ cm}^{-3}$ . This is due to the saturation of the Si donor solubility at  $\sim 8 \times 10^{18} \text{ cm}^{-3}$  [53]. Although the Si and P co-implantation was found to enhance the activation efficiency of the implanted Si in GaAs by 50% [54], the active doping concentration achieved is still not high enough for high performance InGaAs N-MOSFETs [55].

InGaAs MOSFETs with raised S/D formed by regrowth by molecular beam epitaxy (MBE) were reported in [90],[91]. InP/InGaAs composite channel MOSFETs with selectively regrown  $n^+$  S/D regions by metal organic vapor-phase epitaxy (MOVPE) were also demonstrated in [92],[93], where a gate-last process was adopted. Active Si doping concentration as high as  $\sim 5 \times 10^{19} \text{ cm}^{-3}$  was achieved by epitaxial growth with *in situ* doping. In Refs. [90]-[93], the indium composition  $x$  in the  $\text{In}_x\text{Ga}_{1-x}\text{As}$  channel is below 0.7. A higher  $x$  in  $\text{In}_x\text{Ga}_{1-x}\text{As}$  can lead to an increase in bulk mobility, thus increasing the N-MOSFET drive current.

In this Chapter, we report the demonstration of  $R_{SD}$  reduction in  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs by *in situ*  $\text{SiH}_4$  doping during the selective epitaxy of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  to form the heavily doped raised S/D regions. Si doping concentration of  $\sim 4 \times 10^{19} \text{ cm}^{-3}$  was achieved. In addition, a raised S/D structure was realized. A self-aligned gate-first process was utilized to fabricate the InGaAs MOSFETs. By integrating the raised S/D structure into an  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET, significant  $R_{SD}$  reduction and drive current improvement were demonstrated. Current-voltage characteristics, transconductance, S/D series resistance, and on- and off- state currents of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs were studied in detail. Part of this work was published in Ref. [93].

## 2.2 Design Concept

Fig. 2.2 shows schematics of the source regions of two MOSFET designs, without [Fig. 2.2 (a)] and with [Fig. 2.2 (b)] *in situ* doped raised source. For the transistor without raised source, the total source resistance is


$$R_{S,Total} = R_{SE} + R_{S,Imp} + R_{S,Co}, \quad (2.2)$$

where  $R_{SE}$  is source extension resistance,  $R_{S,Imp}$  is the resistance of the implantation-doped source, and  $R_{S,Co}$  is the contact resistance between the metal and the implantation-doped source.

For the transistor with raised source, the total source resistance is given by

$$R'_{S,Total} = R_{SE} + R_{S,Imp} // R_{S,Raised} + R'_{S,Co}, \quad (2.3)$$

where  $R_{S,Raised}$  is the resistance of the *in situ* doped raised source region, and  $R'_{S,Co}$  is the contact resistance between the metal and the *in situ* doped raised source region.



**Fig. 2.2.** Schematics of the source region of MOSFETs, (a) without *in situ* doped raised source, and (b) with *in situ* doped raised source. The dashed line represents the source-channel  $n^+/p$  junction.



First, assuming an ideal box-like doping profile,  $R_{S,Imp}$  can be expressed as [94].

$$R_{S,Imp} = \frac{\rho_{Imp} L_{SD}}{W_{eff} X_J}, \quad (2.4)$$

where  $L_{SD}$  is the separation between the S/D and channel edge,  $W_{eff}$  is the transistor width,  $X_J$  is the implantation junction depth,  $\rho_{Imp}$  is the resistivity of the implantation-doped source, and is given by

$$\rho_{Imp} = \frac{1}{N_{D,Imp} q \mu_e}, \quad (2.5)$$

where  $N_{D,Imp}$  is the active doping concentration achieved by implantation and anneal, and  $\mu_e$  is the electron mobility.

$R_{S,Raised}$  can be expressed as

$$R_{S,Raised} = \frac{\rho_{Raised} L_{SD}}{W_{eff} X_{Raised}}, \quad (2.6)$$

where  $X_{Raised}$  is the height of the raised source,  $\rho_{Raised}$  is the resistivity of the *in situ* doped source, and is given by

$$\rho_{Raised} = \frac{1}{N_{D,Raised} q \mu_e}, \quad (2.7)$$

where  $N_{D,Raised}$  is the active doping concentration achieved by *in situ* doping.

With introduction of the *in situ* doped source, much larger  $N_{D,Raised}$  than  $N_{D,Imp}$  can be obtained. Furthermore, a raised structure introduces an additional conducting path parallel to the implanted region. Thus, the resistance can be much smaller than that of the transistor without the raised *in situ* doped source.

Second, the contact resistance  $R_C$  between metal and semiconductor depends on the specific contact resistivity  $\rho_C$ , the sheet resistance  $R_{sh}$ , the transistor width  $W_{eff}$ , the length  $L$  of the contact hole, and the transfer length  $L_T$ .  $R_C$  is given by [95]

$$R_C = \frac{\sqrt{\rho_C R_{sh}}}{W_{eff}} \coth\left(\frac{L}{L_T}\right). \quad (2.8)$$

For a metal-semiconductor junction with a high impurity doping concentration, the tunneling process would dominate, and  $\rho_C$  is found to be [95]

$$\rho_C \sim e \frac{4\pi\sqrt{\varepsilon_s m_n^*} \phi_{Bn}}{h \sqrt{N_D}}, \quad (2.9)$$


where  $\varepsilon_s$  is the permittivity of the semiconductor,  $m_n^*$  is the electron effective mass,  $\phi_{Bn}$  is the electron Schottky barrier height,  $h$  is Planck's constant, and  $N_D$  is the semiconductor doping concentration. It is obvious that  $R_C$  is a strong function of  $N_D$ . With *in situ* doped source, which has much larger active doping concentration ( $N_{D,Raised} \gg N_{D,Imp}$ ), smaller  $R'_{S,Co}$  than  $R_{S,Co}$  can be achieved.

## 2.3 Process Development and Device Fabrication

### 2.3.1 Selective Epitaxy of *In situ* Doped Raised S/D

The key process step or module in the transistor fabrication of this research effort is the selective growth of *in situ* doped  $\text{In}_y\text{Ga}_{1-y}\text{As}$  by metal organic chemical vapor deposition (MOCVD). The indium composition  $y$  in the MOCVD grown  $\text{In}_y\text{Ga}_{1-y}\text{As}$  is generally different from that of the channel material, because with a smaller  $y$  in the epitaxial  $\text{In}_y\text{Ga}_{1-y}\text{As}$  as compared with that in the channel, the uniaxial tensile strain can be introduced in the channel to enhance the drive current. To obtain the optimal process conditions for the selective growth of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  on  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ , the initial development was performed to grow  $\text{In}_{0.4}\text{Ga}_{0.6}\text{As}$  on  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ . We found that indium composition  $y$  and growth temperature are two important factors affecting the selective epitaxy of InGaAs raised S/D regions.

When the indium composition is low, undesirable three-dimensional growth of InGaAs dots on S/D regions was formed due to huge lattice mismatch with  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  [Fig. 2.3 (b)]. The islanding process relieves the stress accumulated at the  $\text{In}_y\text{Ga}_{1-y}\text{As}/\text{In}_x\text{Ga}_{1-x}\text{As}$  heterojunction. When indium composition is increased or lattice mismatch is reduced, two-dimensional growth mode becomes the dominant mechanism [Fig. 2.3 (c)]. However, the low growth temperature would lead to poor selectivity over  $\text{SiO}_2$  hardmask and SiON spacer regions due to insufficient desorption of nucleated seeds on the gate lines and spacers. Increasing the growth temperature to 635 °C could achieve both high growth selectivity and good  $\text{In}_{0.4}\text{Ga}_{0.6}\text{As}$  film quality, as illustrated in [Fig. 2.3 (d)]. It should be pointed out that the growth temperature cannot be too high as it would degrade the quality of high- $k$




**Fig. 2.3.** (a) composition and MOCVD growth temperature are the two key factors affecting the growth. SEM images show the  $\text{In}_{0.4}\text{Ga}_{0.6}\text{As}$  film quality and selectivity over  $\text{SiO}_2$  hardmask and  $\text{SiON}$  spacer regions: (b) three dimensional growth due to huge lattice mismatch; (c) good quality  $\text{In}_{0.4}\text{Ga}_{0.6}\text{As}$  growth with poor selectivity; (d) selective growth was achieved by increasing temperature to enable the desorption of nucleated seeds on the gate lines and spacers.

gate dielectric  $\text{HfAlO}/\text{InGaAs}$  interface, and thus affect the performance of the  $\text{InGaAs}$  transistors.

In addition, since the selective epitaxy process was carried out right after spacer formation, and the quality of the growth material would be affected by the surface morphology of the starting substrate, the F-based dry etch process used to form the  $\text{SiON}$  spacer should not roughen the  $\text{InGaAs}$  surface in the S/D regions. Physical characterization using atomic force microscope (AFM) was performed to investigate the effect of dry etch process on the surface roughness of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ . Fig. 2.4 shows 0.872 nm root-mean square (RMS) surface roughness of the

$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  after the spacer formation, indicating a good starting surface morphology for the epitaxial growth.


After process optimization, the MOCVD selective growth was chosen to be conducted at 635 °C and at a chamber pressure of 75 Torr for the growth of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  on  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ . Trimethylgallium (TMGa), Trimethylindium (TMIn) and tertiarybutylarsine (TBA) were employed as precursors. Flow rates for TMGa, TMIn, and TBA were 16, 130, and 60 sccm, respectively, for the growth of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  on  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ .  $\text{SiH}_4$  was used to achieve *in situ* n-type doping of  $\sim 4 \times 10^{19} \text{ cm}^{-3}$ , as confirmed by the Hall measurement. This is significantly higher than the n-type doping concentration obtained using Si implant and anneal, which saturates at  $\sim 8 \times 10^{18} \text{ cm}^{-3}$  [53].




**Fig. 2.4.** AFM shows RMS surface roughness of the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  surface in the S/D regions after spacer etch, indicating a good growth starting surface. The RMS surface roughness of the pristine  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}/\text{InP}$  starting substrate was  $\sim 0.32 \text{ nm}$ .

### 2.3.2 Process Flow and Device Fabrication

The process flow for device fabrication is illustrated in Fig. 2.5. The substrates were purchased from an external vendor. A first 500 nm thick  $\text{In}_{0.55}\text{Ga}_{0.45}\text{As}$  well layer with a p-type doping concentration  $N_A$  of  $5 \times 10^{17} \text{ cm}^{-3}$  and a second 20 nm thick  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel layer with a lower  $N_A$  of  $1 \times 10^{16} \text{ cm}^{-3}$  were sequentially grown on InP substrates. High resolution X-ray diffraction (HRXRD) performed on a blanket sample confirms the composition and high crystal quality of the InGaAs epitaxial layers [Fig. 2.6].



**Fig. 2.5.** (a) Process sequence employed in the fabrication of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel N-MOSFETs with *in situ* doped raised S/D, with cross-section schematics after steps of (b) TaN and  $\text{SiO}_2$  hardmask deposition, (c) SiON spacer formation, and (d) selective epitaxy of *in situ* doped  $\text{In}_y\text{Ga}_{1-y}\text{As}$ .



**Fig. 2.6.** HRXRD shows well-defined  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  and  $\text{In}_{0.55}\text{Ga}_{0.45}\text{As}$  peaks, indicating high crystalline quality of the epilayers.

Pre-gate clean was performed on the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  surface. The pre-gate clean comprises HCl (HCl:H<sub>2</sub>O=1:3) cleaning for 3 minutes to remove the native oxide, NH<sub>4</sub>OH (NH<sub>4</sub>OH:H<sub>2</sub>O=1:10) cleaning for 10 minutes to remove excess elemental arsenic, and a dip in concentrated (NH<sub>4</sub>)<sub>2</sub>S for 10 minutes followed by 30 s rinse in deionized water for *ex situ* passivation. This leads to the formation of In-S, Ga-S, and As-S bonds to protect the surface from being oxidized during the wafer transfer as well as the subsequent high-*k* deposition [85]. Incomplete removal of S element could diffuse into the InGaAs channel during the subsequent high thermal process, i.e. post deposition anneal (PDA) or S/D dopant activation. It then served as the an n-type dopant in InGaAs channel, leading to negative threshold voltage shift as well as increase in interface trap density. This phenomenon happens when the thermal budget is higher than 600 °C. The S-passivated InGaAs surface was found to be thermally stable up to 500 °C. Right after this, the samples were quickly loaded into a multiple-chamber MOCVD gate cluster system [85]-[89]. In the first chamber of the gate cluster system, the wafers were annealed at 520 °C for 60 s at a process pressure of  $1 \times 10^{-5}$  Torr for desorption of any native oxide that could have formed. After vacuum

annealing, the wafers were transferred to a second chamber through the transfer module for SiH<sub>4</sub> and NH<sub>3</sub> passivation under a process pressure of 5 Torr (the flow rates of SiH<sub>4</sub>, NH<sub>3</sub>, and N<sub>2</sub> were 60, 60 and 250 sccm, respectively). Next, without breaking the vacuum, the wafers were transferred to a third chamber for HfAlO high-*k* dielectric deposition of ~19 nm. The HfAlO high-*k* dielectric film was deposited at 450 °C using a single cocktail metal organic source, i.e., HfAl(MMP)<sub>2</sub>(OiPr)<sub>5</sub>, as precursor and Ar as the carrier gas [87]. PDA at 500 °C for 60 s was performed prior to reactive sputter deposition of 100 nm TaN.


70 nm of PECVD SiO<sub>2</sub> was also deposited to cover the top surface of TaN gate electrode for selective epitaxy. This prevents exposure of TaN top surface in a subsequent In<sub>y</sub>Ga<sub>1-y</sub>As epitaxy step. After gate lithography and dry etch with Cl<sub>2</sub>-based plasma chemistry, S/D regions were formed by Si implant at 30 keV with dose of 1×10<sup>14</sup> cm<sup>-2</sup>, and activated at 600 °C for 60 s. This was followed by silicon oxynitride (SiON) spacer formation to cover the side wall of the gate stack for subsequent selective InGaAs MOCVD epitaxy process to form the raised S/D structures. The MOCVD process was skipped for the control devices. Next, 40 nm of Pd and 90 nm of Ge were deposited on selected contact regions using electron beam evaporation. The ratio of Ge/Pd was chosen to be larger than two so that the excess Ge can be epitaxially grown on the heavily doped InGaAs to form low-resistance ohmic contacts. Finally, rapid thermal anneal (RTA) was performed at 400 °C for 10 s to complete the device fabrication.

Fig. 2.7 (a) shows the layout of a transistor structure. Scanning electron microscopy (SEM) image in Fig. 2.7 (b) depicts a zoomed-in view of a completed




$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel N-MOSFET near the gate line region which shows selective epitaxial InGaAs, TaN metal gate and SiON spacers. The SiON spacers cover the sidewalls of the TaN gate and also prevent the raised S/D from electrically contacting the gate sidewalls.

Fig. 2.8 (a) shows the cross-sectional transmission electron microscopy (TEM) image across line A-A' in Fig. 2.7 (b). The height of the raised  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  S/D structure is around 60 nm. High-resolution TEM image of the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  heterostructure in Fig. 2.8 (b) confirms the pseudomorphic epitaxial growth of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  on  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ . Fast Fourier transform (FFT) diffractogram in Fig. 2.8 (c) reveals the good crystalline quality of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  epitaxial layer.



**Fig. 2.7.** (a) Layout of a transistor structure. (b) SEM image showing the zoomed-in view of the transistor gate line region with selective epitaxial  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ , TaN metal gate and SiON spacers. The SiON spacers prevent the raised S/D from electrically contacting the gate sidewalls. The cross-section TEM image across line A-A' is shown in Fig. 2.8.




**Fig. 2.8.** (a) TEM image of a completed  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel N-MOSFET with selectively grown *in situ* doped raised S/D. (b) High resolution TEM and (c) Fast Fourier transform (FFT) diffractogram, revealing the excellent crystalline quality of the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  epilayer.


### 2.3.3 Device Characterization and Analysis

Identical equivalent oxide thickness (EOT) of  $\sim 7.4$  nm was obtained for both control devices as well as devices with raised S/D, as shown in inversion capacitance-voltage ( $C-V$ ) characteristics at a frequency of 100 kHz in Fig. 2.9 (a). Further inversion  $C-V$  measurement was performed at the frequencies of 10 kHz, 100 kHz, and 1 MHz for the device with raised S/D, as shown in Fig. 2.9 (b). Frequency dependent flat-band voltage shift was observed, this could be due to mid-gap interface traps and the electron trapping during the previous measurement.


Fig. 2.10 (a) plots the  $I_D-V_{GS}$  curves of a control  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFET as well as an  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFET with raised S/D. The gate length  $L_G$  of the two devices is 700 nm.  $I_D-V_{DS}$  characteristics of the same pair of devices with good saturation and pinch-off characteristics are shown in Fig. 2.10 (b). Drive current enhancement of  $\sim 10.5\%$  was observed at a gate overdrive  $V_{GS} - V_{TH}$  of 2.5 V and  $V_{DS}$  of 2.5 V for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  device with the raised S/D structure. This is attributed to the reduction of the S/D series resistance. The performance of the devices is reasonably good considering that equivalent oxide thickness EOT of  $\sim 7.4$  nm gate dielectric was used. Further improvement in performance can be achieved by reducing the gate dielectric thickness as well as the gate length.



**Fig. 2.9.** (a) Inversion  $C$ - $V$  curves measured at the frequency of 100 kHz show comparable equivalent oxide thickness  $EOT$  for control device and device with raised S/D. (b)  $C$ - $V$  characteristics of the device with raised S/D measured from 10 kHz to 1 MHz.




**Fig. 2.10.** (a)  $I_D$ - $V_{GS}$  plot in the linear ( $V_{DS} = 0.1$  V) and saturation ( $V_{DS} = 1.2$  V) regions. (b)  $I_D$ - $V_{DS}$  curves of the same pair of devices, showing good saturation and pinch-off characteristics. Drive current is higher for the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET with raised S/D as compared with the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET control.




**Fig. 2.11.**  $G_{m,ext}$ - $V_{GS}$  curves of the same pair of devices in Fig. 2.10. *In situ* doped raised S/D gives rise to a ~25% enhancement in saturation  $G_{m,ext}$  due to source and drain series resistance reduction.

Fig. 2.11 shows the extrinsic transconductance  $G_{m,ext}$  versus  $V_{GS}$  for both N-MOSFETs. For this pair of devices, the raised S/D architecture with *in situ* doping gives rise to ~25% enhancement in saturation  $G_{m,ext}$ . The total resistance  $R_{Total}$  between S/D measured at low  $V_{DS}$  of 0.1 V decreases with increasing  $V_{GS}$ , as shown in Fig. 2.12, and approaches the S/D series resistance  $R_{SD}$  at high gate overdrive.  $R_{SD}$  is the sum of source resistance  $R_S$  and drain resistance  $R_D$ . Using the extraction method in Ref. [97], the  $R_{SD}$  of *in situ* doped raised S/D device and the control were approximated at  $V_{GS}$  of 10 V and extracted to be 3.1 and 3.9  $k\Omega \cdot \mu m$ , respectively. Reduced series resistance is a result of combined contributions from the higher S/D doping concentration as well as the structural improvement in the raised S/D that leads to more current spreading in the S/D regions.



**Fig. 2.12.** Total resistance in linear regime ( $V_{DS} = 0.1$ ) at large  $V_{GS}$  indicates smaller series resistance of the device with raised S/D than that of control.


The spacer separates the edge of the gate and the edge of the epitaxial InGaAs by 80 nm, as shown in Fig. 2.8 (a). The S/D region underneath the spacer has a sheet resistance of  $\sim 63 \Omega/\square$ , as extracted from the transmission line measurement (TLM) structure. Therefore, the series resistances contributed by source and drain regions under the spacers add up to be  $\sim 10.1 \Omega \cdot \mu\text{m}$ , which is much smaller than the extracted  $R_{SD}$  of  $\sim 3.1 \text{ k}\Omega \cdot \mu\text{m}$ . In this work, the gate to contact spacing is  $\sim 6 \mu\text{m}$ , and a major component of the  $R_{SD}$  is the S/D resistance between the spacers and the PdGe contacts. The resistance of the S/D regions under the spacers may be dominant if a self-aligned contact metallization process is used, and can be reduced by thinning the spacers.



**Fig. 2.13.** *In situ* doped raised S/D leads to ~30% reduction of the median series resistance. 15 devices for each split were measured. The gate lengths of the devices measured range from 350 to 1000 nm.

Further electrical characterization was performed on a sample size of about 15 devices per split. Fig. 2.13 shows the cumulative distribution of the extracted S/D series resistance. The gate lengths of the devices measured range from 350 nm to 1000 nm. The statistical result shows a ~30% reduction in the median  $R_{SD}$ . This contributes to drive current enhancement. Fig. 2.14 plots the off-state leakage current  $I_{OFF}$  measured at  $V_{GS}-V_{TH}$  of -0.2 V and saturation current  $I_{Dsat}$  measured at  $V_{GS}-V_{TH}$  of 2 V for the two sets of device. Best fit trend lines for the control devices and devices with raised S/D are shown in dashed and solid lines, respectively.  $I_{Dsat}$  enhancement of ~20% at a fixed  $I_{OFF}$  of  $10^{-6}$  A/ $\mu$ m was achieved.






**Fig. 2.14.** *In situ* doped raised S/D gives  $\sim 20\%$   $I_{Dsat}$  enhancement at a fixed  $I_{OFF}$  of  $10^{-6}$  A/ $\mu\text{m}$ . Devices measured have gate lengths ranging from 350 to 1000 nm. The best fit lines for control devices and devices with raised S/D are plotted in dashed and solid lines, respectively.  $V_{TH}$  is the mean threshold voltage for each group of devices. Threshold voltage was extracted at  $V_{DS} = 1.2$  V by extrapolation of the  $I_D$ - $V_{GS}$  curve at the  $V_{GS}$  which maximizes the transconductance.

Fig. 2.15 benchmarks the normalized peak  $G_{m,ext}$  of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  devices with *in situ* doped raised S/D structure in this work with our previous work [47],[98]. The physical HfAlO high- $k$  thickness of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs in this work and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs with S/D stressors [47],[98] is  $\sim 19$  and  $\sim 15$  nm, respectively. Peak  $G_{m,ext}$  was normalized with oxide capacitance  $C_{ox}$  to account for the difference in EOT. Despite a larger  $R_{SD}$  as compared with that reported in Refs.

47 and 98, higher  $G_{m,ext}$  was achieved. This is due to higher indium composition of 70% in the channel for improved electron mobility.



**Fig. 2.15.** Normalized peak  $G_{m,ext}$  (measured at  $V_{DS} = 1.2$  V) versus  $L_G$ .  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel devices with raised S/D show higher normalized peak  $G_{m,ext}$  due to higher indium composition of 70% in the channel for improved electron mobility.

## 2.4 Summary

In this Chapter, raised S/D structure with *in situ* doping process was demonstrated in InGaAs channel MOSFETs with indium composition as high as 70 %. An epitaxy process using MOCVD was first developed to grow high quality  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  film on  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  substrate with high selectivity over  $\text{SiO}_2$ . The process module was then integrated into a self-aligned gate-first process to fabricate the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs.  $\sim 30\%$   $R_{SD}$  reduction was achieved due to combined contributions from the higher S/D doping concentration as well as the structural improvement in the raised structure, leading to  $\sim 20\%$   $I_{Dsat}$  enhancement at a fixed  $I_{OFF}$  of  $10^{-6}$  A/ $\mu\text{m}$ . The S/D engineering approach demonstrated in this Chapter provides a promising option for transistor  $R_{SD}$  reduction, which is an important step towards realization of high performance InGaAs channel N-MOSFETs.

# Chapter 3

## Advanced Gate Stack Technology for

## In<sub>0.7</sub>Ga<sub>0.3</sub>As N-Channel Metal-Oxide-

## Semiconductor Field-Effect Transistors

### 3.1 Introduction

High mobility III-V compound semiconductors are attractive as alternative channel materials for extending the performance limits of complementary metal-oxide-semiconductor (CMOS) logic technology [99]-[104]. To realize high performance III-V n-channel metal-oxide-semiconductor field-effect transistors (N-MOSFETs), a high quality and thermodynamically stable gate stack on III-V channel materials is needed. Gate dielectrics on III-V's have been extensively investigated, such as *in situ* molecular beam epitaxy (MBE) growth of Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>) [79],[105] and molecular atomic deposition of Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>)/Si<sub>3</sub>N<sub>4</sub> [105], atomic layer deposition (ALD) of Al<sub>2</sub>O<sub>3</sub> [44],[81],[91], HfO<sub>2</sub> [45], HfAlO [45], ZrO<sub>2</sub> [46],[83] and ZrO<sub>2</sub>/LaAlO<sub>x</sub> [46], as well as surface passivation technology employing SiH<sub>4</sub> [87], SiH<sub>4</sub>+NH<sub>3</sub> [47], AlON [84], phosphorus [48], and phosphorus nitride P<sub>x</sub>N<sub>y</sub> [49] with metal organic chemical vapor deposition (MOCVD) of HfAlO or HfO<sub>2</sub>.

InGaAs, with a high electron mobility and bandgap  $E_G$  in the range of 0.36-1.42 eV, has attracted great interest as a channel material. However, when the high- $k$  dielectric is formed directly on the InGaAs channel, a high density of interface traps ( $D_{it}$ ) can lead to significant carrier scattering and mobility degradation [50],[56]. Recently,  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel quantum well field-effect transistors (QWFETs) comprising  $\text{TaSiO}_x$  gate dielectric on InP cap layer with very high transconductance and drive current were reported [50]. InGaAs channel N-MOSFETs with InP barrier layer and ALD  $\text{Al}_2\text{O}_3$  [56] or PECVD  $\text{SiO}_2$  [93] gate dielectric were also reported. The gate last process was adopted in Refs. [50],[56],[93].

In this Chapter, two advanced technology schemes were explored to realize high quality gate stack for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs. Section 3.2 discusses the first demonstration of InP-capped  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs formed using a gate first process, in which self-aligned implant and anneal were used to form the source and drain (S/D) regions. The gate stack comprising  $\text{TaN}/\text{Al}_2\text{O}_3$  formed on  $\text{InP}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  was thermally stable after 600 °C 60 s S/D dopant activation anneal. The thickness of the InP cap was found to have significant impact on the electrical characteristics of the transistors. Section 3.3 investigates the low temperature  $\text{Si}_2\text{H}_6$  passivation technique which forms an ultra-thin  $\text{SiO}_2/\text{Si}$  interfacial passivation layer (IPL) between the high- $k$  dielectric and the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel. When integrated with ALD deposited  $\text{HfO}_2$  with a dielectric constant of  $\sim 20$ , a capacitance equivalent thickness (CET) of  $\sim 1.7$  nm was achieved. Drive current of  $320 \mu\text{A}/\mu\text{m}$  was obtained for a gate length ( $L_G$ ) of  $4 \mu\text{m}$  at  $V_{DS}$  and gate over drive of 2 V, with subthreshold swing  $S$  comparable to the best reported in the literature.


## 3.2 Self-Aligned Gate-First $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFETs with an InP Capping Layer for Performance Enhancement

In this Section, self-aligned gate-first  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs with an InP capping layer was investigated. Significant drive current enhancement was achieved as compared with the transistors without InP capping layer. Excellent  $\text{Al}_2\text{O}_3/\text{InP}$  interface quality was realized by Trimethylaluminum (TMA) treatment and ALD deposited  $\text{Al}_2\text{O}_3$ . The results of physical characterization as well as the effect of different InP barrier layer thickness on the electrical characteristics of N-MOSFETs were discussed. Current-voltage ( $I$ - $V$ ) characteristics, transconductance, subthreshold characteristics, contact resistance and on- and off- state currents of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs were studied in detail.

### 3.2.1 Design Concept

To illustrate the effect of inserting an InP layer between  $\text{Al}_2\text{O}_3$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ , the schematics of the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs without and with an InP layer are shown in Fig. 3.1 (a) and (b), respectively. It has been widely reported that, compared with  $\text{SiO}_2/\text{Si}$ , interface between  $\text{Al}_2\text{O}_3$  and III-V materials has much higher trap density [108]. Two factors would degrade the transistor drive current when  $\text{Al}_2\text{O}_3$  is formed directly on the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel. First, many of the mobile electrons moving from source to drain could be trapped by the high-density  $\text{Al}_2\text{O}_3/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  interface traps, leading to reduced number of mobile electrons in the channel. Second, the mobile electrons would be scattered by the charged traps at the  $\text{Al}_2\text{O}_3/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  interface which reduces the electron mobility. When inserting an InP capping layer as shown in Fig. 3.1 (b), two interfaces,  $\text{Al}_2\text{O}_3/\text{InP}$  and

InP/In<sub>0.7</sub>Ga<sub>0.3</sub>As, exist in the composite gate stack structure. The 0.41 eV conduction band offset  $\Delta E_C$  at the InP/In<sub>0.7</sub>Ga<sub>0.3</sub>As interface confines the electron to flow in the In<sub>0.7</sub>Ga<sub>0.3</sub>As channel, as shown in the band diagram across line A-A' [Fig. 3.1 (b)] of an In<sub>0.7</sub>Ga<sub>0.3</sub>As MOSFET operated at strong inversion [Fig. 3.1 (c)]. Traps at the relatively poor Al<sub>2</sub>O<sub>3</sub>/InP interface are now moved away from the channel, reducing the Coulomb scattering, and realizing enhanced mobility and drive current.




**Fig. 3.1.** Schematics showing the In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs (a) without and (b) with an InP layer. (c) Band alignment across A-A' of an In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFET with InP capping layer operating in the strong inversion regime. The InP cap confines the electrons moving in the In<sub>0.7</sub>Ga<sub>0.3</sub>As channel and moves the interface traps away from the channel.

### 3.2.2 High Quality and Thermally Stable Al<sub>2</sub>O<sub>3</sub>/InP Interface


It was reported in Ref. [108] that the Al<sub>2</sub>O<sub>3</sub>/InP interface has a lower  $D_{it}$  than the HfO<sub>2</sub>/InP interface, and the transistor drive current and transconductance depend significantly on the high- $k$ /InP interface quality. To develop the recipe of realizing a good Al<sub>2</sub>O<sub>3</sub>/InP interface, InP MOS capacitors were fabricated. The process flow for fabricating the InP capacitor and the schematic of a completed device structure are shown in Fig. 3.2 (a) and (b), respectively.

After a two-step pre-gate cleaning process by native oxide removal using HF (1:100) for 60 s and surface passivation using diluted (NH<sub>4</sub>)<sub>2</sub>S solution ((NH<sub>4</sub>)<sub>2</sub>S:H<sub>2</sub>O = 1:4) for 10 minutes, the InP substrate with a n-type doping  $N_D$  of  $2 \times 10^{17}$  was loaded into an ALD system (Savannah 200) where TMA treatment was done with a pulse duration of 30 ms for 50 cycles at a temperature of 250 °C. This was followed by the deposition of 8 nm of Al<sub>2</sub>O<sub>3</sub> with TMA and H<sub>2</sub>O as precursors, and N<sub>2</sub> as the carrier gas. Post-gate dielectric deposition anneal (PDA) at 400 °C for 60 s was performed prior to reactive sputter deposition of TaN. After gate patterning by Cl-based dry etch, Pt was sputtered as the back contact to complete the capacitor fabrication.



**Fig. 3.2.** (a) The process flow for fabricating the InP capacitor, with the TMA cleaning step. (b) The schematic of a completed InP capacitor.






**Fig. 3.3.** (a) In 3d and (b) P 2p XPS spectra show that both In-O and P-O bonds were significantly reduced, indicating the effect of TMA surface treatment on the reduction of native oxide.

**(a) Native Oxide Removal by TMA Surface Treatment**

The key step to achieve a good Al<sub>2</sub>O<sub>3</sub>/InP interface is the TMA surface treatment because it can effectively reduce the native oxides that formed on the surface of III-V materials which would act as defective states in the bandgap and play a critical role in the degradation of transistor performance. X-ray photoelectron spectroscopy (XPS) analysis was employed to study the interfacial chemical bonding between Al<sub>2</sub>O<sub>3</sub> and InP.

Fig. 3.3 (a) and (b) show the In 3d and P 2p XPS spectra, respectively, of a sample with a 2 nm thick Al<sub>2</sub>O<sub>3</sub> directly deposited on pre-gate cleaned InP, and a sample with both pre-gate cleaning and TMA treatment prior to Al<sub>2</sub>O<sub>3</sub> deposition. Both P-O and In-O bonds were significantly reduced, indicating the effect of TMA surface treatment on the reduction of native oxide.




**Fig. 3.4.**  $C$ - $V$  characteristics of an InP capacitor (a) before and (b) after thermal annealing at 600 °C for 60 s. Characterization frequencies  $f$  ranging from 40 kHz to 1 MHz were used. The CET was extracted to be ~4.3 nm.

**(b) Thermal Stability of TaN/Al<sub>2</sub>O<sub>3</sub>/InP Stack**

To implement the MOSFET fabrication using the gate first process, the TaN/Al<sub>2</sub>O<sub>3</sub>/InP gate stack should withstand the highest thermal budget in the MOSFET fabrication process, which is 600 °C for 60 s used for the S/D dopant activation anneal. The InP MOS capacitor was annealed at 600 °C for 60 s to check the thermal stability of the TaN/Al<sub>2</sub>O<sub>3</sub>/InP stack.

Shown in Fig. 3.4 (a) and (b) are the  $C$ - $V$  characteristics of the InP MOS capacitor before and after annealing, respectively, with frequency  $f$  ranging from 40 kHz to 1 MHz. Similar  $C$ - $V$  characteristics with negligible frequency dispersion were observed. The bump observed at low frequency could be due to the incomplete removal of the native oxide as well as the interface defects between Al<sub>2</sub>O<sub>3</sub> and InP. The slightly larger capacitance at strong inversion after annealing could be attributed to the densification of the Al<sub>2</sub>O<sub>3</sub> dielectric. There is also no significant increase in the gate leakage current as shown in Fig. 3.5, indicating the good thermal stability of the TaN/Al<sub>2</sub>O<sub>3</sub>/InP stack.




**Fig.3.5.** Gate leakage current density  $J_G$  increases slightly after the thermal annealing, showing good thermal stability under the condition of dopant activation anneal.

### 3.2.3 Fabrication and Electrical Characterization of Self-Aligned Gate-First $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFETs with an InP Capping Layer

#### (a) Device Fabrication

Fig. 3.6 shows the process flow for fabricating the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs without InP capping, with 2 and 4 nm InP capping layers. Two-inch InP substrates were used as starting materials. A 500 nm  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  layer with p-type doping concentration  $N_A$  of  $2 \times 10^{17} \text{ cm}^{-3}$ , and a 12 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel layer with  $N_A$  of  $2 \times 10^{16} \text{ cm}^{-3}$  were sequentially grown by an external vendor. On two wafers, 2 or 4 nm of undoped InP was grown on the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel layer. On a third wafer (control), no InP was grown.



**Fig. 3.6.** The process flow for fabricating  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs without InP capping, and with 2 or 4 nm InP capping layers. All steps were performed by the author except for the InP cap growth.


The pre-gate cleaning process was performed using HCl (1:3) solution for 3 minutes for the sample without the InP capping layer and HF (1:100) solution for 60 s for samples with the InP capping layer. After that, *ex situ* surface passivation using diluted  $(\text{NH}_4)_2\text{S}$  solution ( $(\text{NH}_4)_2\text{S}:\text{H}_2\text{O} = 1:4$ ) for 10 minutes was done. All samples were then loaded into an ALD system where native oxide removal by TMA was performed prior to deposition of 6.3 nm of  $\text{Al}_2\text{O}_3$  to ensure a high quality  $\text{Al}_2\text{O}_3/\text{InP}$  interface. PDA at 400 °C for 60 s was performed prior to reactive sputter deposition of TaN.

After gate definition, S/D regions were formed by Si implant at energy of 30 keV and dose of  $1 \times 10^{14} \text{ cm}^{-2}$ , and activated at 600 °C for 60 s. Dilute HCl solution


(1:1) was then used to remove the InP capping layer in S/D regions. This was followed by the HF (1:100) dip to remove the native oxide on the surface of the heavily doped  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  S/D regions. Finally, E-beam evaporation of 40 nm thick Pd and 90 nm thick Ge were performed, and followed by rapid thermal anneal at 400 °C for 10 s to form the PdGe contact.

**(b) Results and Discussion**

Fig. 3.7 (a) shows the cross-sectional TEM image of a completed  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET with a TaN/ $\text{Al}_2\text{O}_3$ /InP gate stack. A 2 nm thick InP capping layer exists between  $\text{Al}_2\text{O}_3$  and the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel as shown in Fig. 3.7 (b). The high resolution TEM in Fig. 3.7 (c) shows the sharp interface between  $\text{Al}_2\text{O}_3$  and InP.




**Fig. 3.7.** (a) The cross-section TEM image of a completed  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET with channel and S/D regions. (b) TEM image showing the TaN/ $\text{Al}_2\text{O}_3$ /InP/ $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  stack with sharp  $\text{Al}_2\text{O}_3$ /InP interface after a 600 °C 60 s dopant activation anneal, as shown in the high resolution TEM image in (c).




**Fig. 3.8.** (a)  $I_D$ - $V_{GS}$  curves of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs without InP cap, with 2 nm InP cap, and with 4 nm InP cap, having subthreshold swing  $S$  of 167, 138 and 132 mV/decade, respectively. (b)  $I_D$ - $V_{DS}$  output characteristics of the same set of MOSFETs in (a), showing excellent saturation and pinch-off characteristics. Higher  $I_{Dsat}$  was observed in MOSFETs with the InP cap, indicating improved carrier mobility due to reduced interface trap scattering.

Fig. 3.8 (a) plots the  $I_D$ - $V_{GS}$  transfer characteristics of transistors having  $L_G$  of 350 nm in the linear ( $V_{DS} = 0.1$  V) and saturation ( $V_{DS} = 1.2$  V) regions versus gate voltage  $V_{GS}$ . In<sub>0.7</sub>Ga<sub>0.3</sub>As MOSFETs without InP cap, with 2 nm InP cap, and with 4 nm InP cap have subthreshold swings  $S$  of 167, 138 and 132 mV/decade, respectively. Fig. 3.8 (b) shows the  $I_D$ - $V_{DS}$  output characteristics of the same set of transistors in Fig. 3.8 (a). Devices with the InP cap have a higher saturation drain current  $I_{Dsat}$  as compared with the control. This is attributed to reduced carrier scattering due to interface traps, giving improved carrier mobility.  $I_{Dsat}$  is higher in the device with a thicker InP capping layer despite a smaller gate-to-channel capacitance. A significant improvement in the peak transconductance in the linear region  $G_{m,lin}$  was achieved for MOSFETs with InP capping over the control, as shown in Fig. 3.9. The current of the transistors with InP capping fabricated in this thesis is lower than that in Ref. 50, this is due the much larger CET and channel length.



**Fig. 3.9.**  $G_{m,lin}$ - $V_{GS}$  curves show significant  $G_{m,lin}$  improvement due to the insertion of an InP capping layer.




**Fig. 3.10.**  $R_{Total}$  versus  $V_{GS}$  plot shows that  $R_{SD}$  for all devices are similar, as PdGe contacts were formed similarly on all splits, i.e. on  $In_{0.7}Ga_{0.3}As$  S/D regions following the removal of InP capping.

To consider the effect of S/D series resistance  $R_{SD}$ , the total resistance  $R_{Total}$  between S/D measured at  $V_{DS}$  of 0.1 V is plotted as a function of  $V_{GS}$  in Fig. 3.10.  $R_{Total}$  decreases with increasing  $V_{GS}$  and  $R_{SD}$  is approximated at a large  $V_{GS}$ , i.e. 10 V [97].

The extracted  $R_{SD}$  is  $\sim 2.25 k\Omega \cdot \mu m$  for all three samples. This indicates that the InP capping layer was successfully removed in S/D regions before PdGe ohmic contact formation. Removal of InP capping layer in S/D regions ensures that the PdGe ohmic contact is formed on  $In_{0.7}Ga_{0.3}As$  ( $E_G = 0.58 eV$ ) rather than on InP ( $E_G = 1.35 eV$ ). This achieves the same contact resistance on all device splits.






**Fig. 3.11.** (a) The median  $S$  is reduced by  $\sim 40$  mV/decade for devices with 2 nm InP capping layer as compared with the control (without InP cap). Larger reduction is observed for devices with 4 nm InP cap. (b) Cumulative distribution of  $G_{m,lin}$  shows  $\sim 48\%$  and  $\sim 85\%$  enhancement in the median  $G_{m,lin}$  for devices with 2 nm and 4 nm thick InP cap, respectively, with respect to the control.

Extensive electrical characterization was performed on a large sample size. Subthreshold swing  $S$  is an important factor considered in the evaluation of the gate stack interface quality. Fig. 3.11 (a) summarizes the statistical distribution of  $S$  characteristics for InGaAs MOSFETs with and without InP capping. The insertion of 2 nm InP reduces the median  $S$  by  $\sim 40$  mV/decade as compared with the control. A larger reduction in  $S$  is observed for devices with 4 nm InP capping layer. Fig. 3.11 (b) plots the cumulative distribution of  $G_{m,lin}$ . The statistical results show a  $\sim 48\%$  enhancement in the median  $G_{m,lin}$  for devices with 2 nm InP cap as compared with the control. The enhancement is increased to  $\sim 85\%$  with a 4 nm InP cap.

Fig. 3.12 compares the off-state leakage current  $I_{OFF}$  versus drain current  $I_{Dsat}$  at  $V_{DS}$  of 1.2 V. More than 20 MOSFETs with  $L_G$  ranging from 0.35 to 2  $\mu\text{m}$  were characterized for each device split. We observed  $I_{Dsat}$  enhancement of  $\sim 32\%$  and  $\sim 50\%$  over the control at a fixed  $I_{OFF}$  of  $3 \times 10^{-7}$  A/ $\mu\text{m}$  for MOSFETs with 2 nm and 4 nm InP capping layer, respectively.




**Fig. 3.12.** Plot of off-state leakage current  $I_{OFF}$  versus on-state drain current  $I_{Dsat}$  at  $V_{DS}$  of 1.2 V, showing  $I_{Dsat}$  enhancement of  $\sim 32\%$  and  $\sim 50\%$  at a fixed  $I_{OFF}$  of  $3 \times 10^{-7}$  A/ $\mu\text{m}$  for N-MOSFETs with 2 nm and 4 nm InP cap, respectively. Gate length of devices measured ranges from 0.35 to 2  $\mu\text{m}$ .

### 3.3 Self-Aligned Gate-First In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs with Sub-400 °C Si<sub>2</sub>H<sub>6</sub> Passivation and HfO<sub>2</sub> High-*k* Gate Dielectric

For InGaAs to be used as an N-MOSFET channel material in sub-11 nm technology nodes and beyond, an optimal gate stack requires not only a thermodynamically stable MOS stack with low interface trap density ( $D_{it}$ ) but also small equivalent oxide thickness (EOT), i.e. sub-1 nm, with low gate leakage current. In this Section, we investigate a novel low temperature Si<sub>2</sub>H<sub>6</sub> surface passivation technique to realize high-quality metal gate/high-*k* dielectric stack on In<sub>0.7</sub>Ga<sub>0.3</sub>As. By employing SF<sub>6</sub> treatment for native oxide removal and low temperature Si<sub>2</sub>H<sub>6</sub> passivation, an ultra-thin SiO<sub>2</sub>/Si interfacial passivation layer (IPL) was formed between high-*k* dielectric and In<sub>0.7</sub>Ga<sub>0.3</sub>As. This IPL could effectively passivate the In<sub>0.7</sub>Ga<sub>0.3</sub>As surface. When integrated with the ALD deposited HfO<sub>2</sub> with a dielectric constant of ~20, In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs with a capacitance equivalent thickness (CET) of ~1.6 nm were demonstrated.

#### 3.3.1 Design Concept

The concept of inserting a SiO<sub>2</sub>/Si layer between HfO<sub>2</sub> and In<sub>0.7</sub>Ga<sub>0.3</sub>As is similar with that of InP discussed in Section 3.2. A high-quality Si passivation layer can be formed on In<sub>0.7</sub>Ga<sub>0.3</sub>As by an ultra-high vacuum chemical vapor deposition (UHVCVD) tool. The 0.5 eV  $\Delta E_C$  at the Si/In<sub>0.7</sub>Ga<sub>0.3</sub>As interface confines the electron to flow in the In<sub>0.7</sub>Ga<sub>0.3</sub>As channel, as shown in the band diagram across line B-B' of an In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFET operated at strong inversion in Fig. 3.13.



**Fig. 3.13.** (a) The schematic showing a  $\text{Si}_2\text{H}_6$  passivated  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET. An ultrathin  $\text{SiO}_2/\text{Si}$  layer was formed between  $\text{HfO}_2$  dielectric and the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel. (b) Band alignment across line B-B' of an  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFET with  $\text{Si}_2\text{H}_6$  passivation operated at strong inversion. The Si layer confines the electrons moving in the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel and moves the interface traps away from the channel. In addition, larger tunneling barrier height seen by electrons helps to reduce the gate leakage current as compared with  $\text{HfO}_2$  alone.

Interface traps are now moved away from the channel, leading to reduced Coulomb scattering. In addition, an ultra-thin interfacial  $\text{SiO}_2$  formed due to oxidation of a part of the Si layer helps to reduce the gate leakage current because of the larger tunneling barrier height for electrons as compared with  $\text{HfO}_2$  alone.

### 3.3.2 Device Fabrication and Characterization

#### (a) Device Fabrication

Fig. 3.14 (a) shows the key steps for fabricating  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs with the gate stack formation process highlighted in Fig. 3.14 (b). P-type (100)-oriented  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{InP}$  substrates were used. The doping concentration  $N_A$  of the 20-nm-thick  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel layer is  $\sim 5 \times 10^{16} \text{ cm}^{-3}$ . The

pre-gate cleaning process for InGaAs comprises native oxide removal using diluted HCl (HCl:H<sub>2</sub>O = 1:3) for 3 minutes and excess elemental arsenic removal by ammonium hydroxide (NH<sub>4</sub>OH) for 10 minutes.


After pre-gate cleaning, the InGaAs substrates were quickly loaded into an ultra-high vacuum tool equipped with a high-vacuum transfer module (base pressure of  $\sim 1 \times 10^{-7}$  Torr) to prevent the formation of native oxide, which occurs rapidly upon exposure to low vacuum or atmosphere. SF<sub>6</sub> plasma treatment was first done at 300 °C for 50 s with a flow rate of 10 sccm in one chamber to remove native oxide which may have formed. Next, without breaking vacuum, Si<sub>2</sub>H<sub>6</sub> treatment was carried out in a second chamber at 370 °C for 50 minutes with a flow rate of 50 sccm and at a base process pressure of  $\sim 1 \times 10^{-7}$  Torr to form a high-quality Si passivation layer. This was followed by deposition of  $\sim 3.6$  nm of HfO<sub>2</sub> at 250 °C in an ALD tool using tetrakis [dimethylamido] hafnium and H<sub>2</sub>O as precursors, and N<sub>2</sub> as the carrier gas.

After reactive sputter deposition of  $\sim 100$  nm TaN to form the gate electrode, gate lithography and gate etch using a Cl<sub>2</sub>-based plasma process were performed. The source and drain regions were formed by implantation of Si at energy of 20 keV and a dose of  $1 \times 10^{14}$  cm<sup>-2</sup>, and followed by an rapid thermal annealing (RTA) at 600 °C for 60 s. Finally, CMOS-compatible PdGe were integrated to complete the device fabrication.

### (a) Process Flow

- In<sub>0.7</sub>Ga<sub>0.3</sub>As Grown on In<sub>0.52</sub>Al<sub>0.48</sub>As on InP by MBE (External Vendor)
- Pre-gate Cleaning by HCl and NH<sub>4</sub>OH
- ① Native Oxide Removal by SF<sub>6</sub> Plasma
  - Temperature: 300 °C
  - Duration: 50 s
  - SF<sub>6</sub> Flow Rate: 10 sccm
- ② Si<sub>2</sub>H<sub>6</sub> Passivation
  - Temperature: 370 °C
  - Duration: 50 minutes
  - Si<sub>2</sub>H<sub>6</sub> Flow Rate: 50 sccm
- ③ ALD HfO<sub>2</sub> Deposition (3.6 nm)
- ④ TaN Deposition
- Gate Definition
- S/D Implant and Dopant Activation
- PdGe Contact Formation


### (b) Gate Stack Formation




**Fig. 3.14.** (a) Process sequence showing the key steps employed to fabricate the In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs. A low temperature Si<sub>2</sub>H<sub>6</sub> passivation was incorporated. (b) Schematics illustrating the gate stack formation process. After the SF<sub>6</sub> treatment in the first chamber of a UHV-CVD system for native oxide removal and low temperature Si<sub>2</sub>H<sub>6</sub> passivation in a second chamber, the sample was then loaded into an ALD system for HfO<sub>2</sub> deposition, and followed by the TaN deposition in a reactive sputter tool.

### (b) Materials Characterization

High-resolution XRD curves in Fig. 3.15 show that the indium composition in InGaAs is ~70%, with the film fully strained. In addition, well-defined In<sub>0.7</sub>Ga<sub>0.3</sub>As peak indicates excellent crystalline quality of the channel material. Physical characterization using atomic force microscopy (AFM) was performed after the step of SF<sub>6</sub> treatment but before Si<sub>2</sub>H<sub>6</sub> passivation to examine the morphology of InGaAs surface.




**Fig. 3.15.** High-resolution XRD curves show an indium composition of 70% in InGaAs. The well-defined  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  peak indicates excellent crystalline quality of the channel material.




**Fig. 3.16.** AFM image of the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  surface after  $\text{SF}_6$  treatment at 300  $^\circ\text{C}$  for 50 s. The AFM scan area is 2  $\mu\text{m}$  by 2  $\mu\text{m}$ . The small RMS roughness value indicates that good surface morphology was preserved after the native oxide removal by  $\text{SF}_6$  treatment.

The SF<sub>6</sub> treatment removes the native oxides on InGaAs surface that might not be completely removed during pre-gate cleaning, but should not roughen the substrate surface as this would increase surface roughness scattering and reduce the high-field mobility in the transistors. The root-mean-square (RMS) surface roughness of InGaAs substrate after SF<sub>6</sub> treatment was measured to be ~0.41 nm, as shown in Fig. 3.16. RMS value of the sample before SF<sub>6</sub> treatment is ~0.35 nm. This indicates that a good surface morphology was preserved. TEM micrograph in Fig. 3.17 (a) shows the TaN/HfO<sub>2</sub>/SiO<sub>2</sub>/Si stack formed on In<sub>0.7</sub>Ga<sub>0.3</sub>As. Good uniformity and flat interface between SiO<sub>2</sub>/Si cap and In<sub>0.7</sub>Ga<sub>0.3</sub>As were observed. The high-resolution TEM image in Fig. 3.17 (b) confirms the presence of an ultra-thin interfacial layer between the HfO<sub>2</sub> dielectric and In<sub>0.7</sub>Ga<sub>0.3</sub>As. The HfO<sub>2</sub> thickness is around 3.6 nm.



**Fig. 3.17.** (a) The cross-sectional TEM image of the TaN/HfO<sub>2</sub>/SiO<sub>2</sub>/Si gate stack on In<sub>0.7</sub>Ga<sub>0.3</sub>As. The high-resolution image in (b) reveals the existence of an ultra-thin SiO<sub>2</sub>/Si interfacial layer between the HfO<sub>2</sub> and the In<sub>0.7</sub>Ga<sub>0.3</sub>As channel material. HfO<sub>2</sub> is ~3.6 nm thick.






**Fig3.18.** (a)  $I_D$ - $V_{GS}$  curves showing excellent transfer characteristics of an  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET. (b)  $I_D$ - $V_{DS}$  output characteristics of the same transistor in (a). Very high drive current was achieved at a gate length  $L_G$  of  $4 \mu\text{m}$ , attributed to the excellent interface quality due to  $\text{Si}_2\text{H}_6$  passivation and the EOT scaling.

(c) **Electrical Characterization**

$I_D$ - $V_{GS}$  curves in Fig. 3.18 (a) show the excellent transfer characteristics of an  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET with subthreshold swing  $S$  of  $\sim 102 \text{ mV/decade}$ .  $I_{on}/I_{off}$  ratio of  $\sim 5$  orders was achieved and is attributed to the presence of a semi-insulating  $\text{InAlAs}$  layer under the  $\text{InGaAs}$  channel which reduces the transistor off-state leakage current.  $I_D$ - $V_{DS}$  output characteristics of the same transistor are plotted in Fig. 3.18 (b). Excellent saturation and pinch-off characteristics were observed. The  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET shows drive current of  $\sim 320 \mu\text{A}/\mu\text{m}$  at  $V_{DS}$  and  $V_{GS}-V_{TH}$  of 2 V for a  $L_G$  of  $4 \mu\text{m}$ . The high drive current achieved can be attributed to the good gate stack interface quality by low temperature  $\text{Si}_2\text{H}_6$  passivation and the small EOT.




**Fig. 3.19.** (a) Inversion  $C$ - $V$  curves measured at 100 kHz for InGaAs N-MOSFET yield a CET of  $\sim 1.7$  nm. Forward and backward sweeps were applied to investigate the  $C$ - $V$  hysteresis, which is found to be negligible. This indicates good interface and the gate dielectric quality and is consistent with the negligible hysteresis in the  $I_D$ - $V_{GS}$  characteristics shown in (b).

Next, inversion  $C$ - $V$  characteristics of the InGaAs N-MOSFET were investigated, as shown in Fig. 3.19 (a). The capacitance equivalent thickness of this MOSFET is  $\sim 1.7$  nm. Due to the low density of states (DOS) in the  $\Gamma$  valley of InGaAs, the Fermi level can rise high above the conduction band edge at strong inversion, moving the charge centroid further away from the gate dielectric/channel interface for InGaAs as compared with Si. Therefore, the capacitance at strong inversion for InGaAs N-MOSFET might be smaller than that for Si N-MOSFET with the same EOT. In addition, this capacitance value for the InGaAs N-MOSFET might be larger than the theoretical calculated value that excludes interface trap density [109]. The  $D_{it}$  inside the conduction band of InGaAs N-MOSFETs was found to be high [109]. When these interface traps also respond to the AC signal during the  $C$ - $V$

measurement, higher capacitance value is expected.  $C$ - $V$  curves show negligible hysteresis, consistent with the negligible hysteresis of the  $I$ - $V$  curves in Fig. 3.19 (b). This indicates good gate dielectric quality with low density of oxide traps, as well as excellent interface quality due to low-temperature  $\text{Si}_2\text{H}_6$  passivation.


The gate leakage current was measured by grounding the source and drain and applying voltage on the gate electrode. Gate leakage current density  $J_G$  of less than  $10^{-4}$  A/cm<sup>2</sup> at a gate bias of  $V_{TH} \pm 1$  V was measured as shown in Fig. 3.20. Although the inserted  $\text{SiO}_2$  has smaller permittivity and is thinner than  $\text{HfO}_2$ , the tunneling barrier seen by electrons is much higher for  $\text{SiO}_2$  than for  $\text{HfO}_2$ . The low  $J_G$  indicates the potential for further scaling of the EOT which can be realized by scaling down the  $\text{HfO}_2$  thickness.



**Fig. 3.20.** Small gate leakage current density  $J_G$  was measured.  $J_G$  was normalized by gate area. There is potential for further scaling of the EOT.


Room temperature charge pumping analysis was conducted to evaluate the mid-gap  $D_{it}$ . The charge pumping characterization was performed by sweeping the base level  $V_{base}$  of constant- amplitude trapezoidal gate pulse train from accumulation level to inversion level. The amplitude  $V_A$  and frequency  $f$  of the gate pulses are 1 V and 200 kHz, respectively. Charge pumping current  $I_{CP}$  for trapezoidal gate pulse waveform [110] is expressed as

$$I_{CP} = 2qD_{it}fA_GkT \left[ \ln \sqrt{t_r t_f} + \ln \left( \frac{|V_{FB} - V_{TH}|}{V_A} v_{th} n_s \sqrt{\sigma_n \sigma_p} \right) \right], \quad (3.1)$$



**Fig. 3.21.** Room temperature charge pumping measurement was performed to extract the mid-gap  $D_{it}$ . Constant-amplitude trapezoidal gate pulse train was swept from accumulation to inversion level with rise and fall time of gate pulses ranging from 100 ns to 1000 ns. By extracting the slope in  $I_{CP}/f$  as a function of  $\ln[(t_r t_f)]$ , the mean  $D_{it}$  of the InGaAs N-MOSFETs was obtained to be  $1.9 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ .

where  $q$  is electronic charge,  $A_G$  is transistor gate area,  $k$  is Boltzmann constant,  $V_{FB}$  is flatband voltage,  $V_{TH}$  is threshold voltage,  $v_{th}$  is the thermal velocity of the carriers,  $n_s$  is the surface concentration of minority carriers,  $\sigma_n$  and  $\sigma_p$  are capture cross sections of electrons and holes, respectively. The charge pumping current  $I_{CP}$  divided by  $f$  is plotted as a function of  $\ln[(t_r \cdot t_f)]$  for equal trapezoidal pulse rise time  $t_r$  and fall time  $t_f$ , with  $t_r$  and  $t_f$  ranging from 100 to 1000 ns. Based on equation (3.1), the mean  $D_{it}$  over the energy range swept by the trapezoidal gate pulse with  $V_A$  of 1 V was extracted from the slope of  $I_{CP}/f$  versus  $\ln[(t_r \cdot t_f)]$ , as shown in Fig. 3.21. The mean  $D_{it}$  for the InGaAs N-MOSFET was found to be  $1.9 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ .



**Fig. 3.22.** Benchmarking of  $S$  of InGaAs N-MOSFETs achieved by different surface passivation techniques. Low-temperature Si<sub>2</sub>H<sub>6</sub> passivation demonstrated in this work leads to the realization of InGaAs N-MOSFETs with  $S$  comparable to the best reported values. The  $S$  of the transistors with InP cap can be reduced by reducing EOT.

## 3.4 Comparison and Discussion of Two Advanced Gate Stack Techniques: InP Capping and Si<sub>2</sub>H<sub>6</sub> Passivation

### 3.4.1 Benchmarking of Subthreshold Swing

Subthreshold swing is an important parameter to consider in the evaluation of the gate stack interface quality. Fig. 3.22 compares the effect of different passivation techniques in literature on the  $S$  of InGaAs N-MOSFETs. Low-temperature Si<sub>2</sub>H<sub>6</sub> passivation demonstrated in Section 3.3 leads to the realization of InGaAs N-MOSFETs with  $S$  comparable to the best reported [46],[47],[48],[50],[151]. In Ref. 151, (NH<sub>4</sub>)<sub>2</sub>S passivation was used to passivate the InGaAs surface before Al<sub>2</sub>O<sub>3</sub> deposition to prevent the InGaAs from being oxidized during wafer transfer as well as ALD process. The first TMA pulse can help to reduce the native oxides further. In addition, three-dimensional structure was adopted. Volume inversion might happen with the nanowire dimension, which helps to mitigate the effect of interface traps on  $S$  of the transistors. In Ref. 47 and 48, (NH<sub>4</sub>)<sub>2</sub>S passivation was also introduced. An interfacial layer was formed between the high- $k$  and InGaAs to reduce the formation of InGaAs oxides. The concept used in Ref. 50 is similar to the concept introduced in this thesis. In their transistor fabrication, a gate last process was introduced to minimize the degradation of interface quality due to high thermal budget. In addition, TaSiO <sub>$x$</sub>  with a permittivity of more than 25 was used as the high- $k$  dielectric.

The  $S$  of the transistors with InP cap is slightly larger than that of Si<sub>2</sub>H<sub>6</sub> passivated devices. This could be due to the larger thickness and smaller dielectric constant of Al<sub>2</sub>O<sub>3</sub> as compared with HfO<sub>2</sub>, leading to much larger  $C_{ox}$  for transistors with InP cap. The  $S$  of a MOSFET is given by

$$S = 2.3 \frac{kT}{q} \left( 1 + \frac{C_{it} + C_D}{C_{ox}} \right), \quad (3.2)$$

where  $C_{ox}$  is the gate oxide capacitance,  $C_{it}$  is the capacitance due to interface traps and is given by  $qD_{it}$ , and  $C_D$  is the capacitance due to the substrate depletion layer. The  $S$  of the transistors with InP capping can be improved if  $\text{Al}_2\text{O}_3$  thickness can be scaled down or a gate dielectric with higher permittivity is introduced.

### 3.4.2 Effect of InP or Si Thickness on the Drive Current of InGaAs N-MOSFETs

The effect of inserting an InP capping or Si layer on the drive current enhancement of InGaAs N-MOSFETs is significant, as evidenced by previous discussions. This is attributed to the improved carrier mobility. The drive current of a transistor with sub-100 nm  $L_G$  can be expressed as

$$I_{Dsat} = C_{ox} W (V_{GS} - V_{TH}) v_{inj}, \quad (3.3)$$

where  $C_{ox}$  is the gate oxide capacitance,  $W$  is transistor width, and  $v_{inj}$  is the carrier injection velocity at the source.  $v_{inj}$  is correlated to the low field carrier mobility. Although the insertion of an InP cap or Si layer enhances the carrier mobility, it also decreases the  $C_{ox}$ . Therefore, an optimal InP or Si thickness should exist to give the largest product of  $C_{ox}$  and  $v_{inj}$ , and thus drive current. In addition, the optimal InP or Si thickness strongly depends on the choice of high- $k$  gate dielectrics as well as the high- $k$ /InP or high- $k$ /SiO<sub>2</sub>/Si interface quality.

### 3.4.3 Comparison of Integration Challenges and Options for InP Capping and Si<sub>2</sub>H<sub>6</sub> Passivation.

Table 3.1 shows a comprehensive comparison of the two advanced techniques in terms of the gate stack quality for higher drive current and better  $S$  as well as the integration challenges and options. Both InP capping and Si<sub>2</sub>H<sub>6</sub> passivation are promising to achieve high quality interface between high- $k$  and InGaAs channel, and have the potential to be scaled down to sub-1 nm EOT. In addition, both techniques are highly compatible with the high- $k$  deposition tools in current Si technology. To be integrated into multi-gate structures to control short channel effects, a conformal layer of InP or Si is needed to wrap around the InGaAs channel. One advantage of the Si<sub>2</sub>H<sub>6</sub> passivation is that it can also effectively passivate the Ge or GeSn surface for P-MOSFET. This provides a cost effective option for future CMOS application employing InGaAs as the n-channel material and Ge or GeSn as the p-channel material. Details of this point will be discussed in Section 4.4 of the next Chapter.

**Table 3.1.** Comparison of InP capping and Si<sub>2</sub>H<sub>6</sub> passivation techniques in terms of the gate stack quality for higher drive current and better subthreshold characteristics as well as the integration challenges and options.

	<b>Good Gate Stack Quality</b>	<b>Potential to Scale Down to Sub-1 nm EOT</b>	<b>Compatibility with High-<math>k</math> Dielectric Deposition Tools in Current Si Technology</b>	<b>Ease of Integration into Multi-gate Structure</b>	<b>Common Passivation Technique for Ge or GeSn P-FETs</b>
<b>InP Capping</b>	Yes	Yes	Yes	Yes	No
<b>Si<sub>2</sub>H<sub>6</sub> Passivation</b>	Yes	Yes	Yes	Yes	Yes



### 3.5 Summary

In this Chapter, two advanced gate stack techniques were explored for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs by a self-aligned gate-first process: InP capping or low temperature  $\text{Si}_2\text{H}_6$  passivation.

To realize  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs with InP capping, TMA treatment was first developed to achieve a good  $\text{Al}_2\text{O}_3/\text{InP}$  interface. The  $\text{TaN}/\text{Al}_2\text{O}_3$  gate stack formed on  $\text{InP}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  is thermally stable after a  $600\text{ }^\circ\text{C}$  60 s dopant activation anneal. Introducing 2 or 4 nm of InP capping layer in  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs was found to reduce  $S$ , increase transconductance, and increase  $I_{Dsat}$ .

Next, low temperature  $\text{Si}_2\text{H}_6$  passivation was investigated to effectively passivate the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  surface by forming an ultrathin  $\text{SiO}_2/\text{Si}$  interfacial layer with good surface morphology between  $\text{HfO}_2$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ . When integrated with the ALD deposited  $\text{HfO}_2$ , CET of  $\sim 1.7\text{ nm}$  was achieved with the gate leakage current density of less than  $10^{-4}\text{ A/cm}^2$  in the gate voltage range of -1 to 1 V. Drive current as high as  $320\text{ }\mu\text{A}/\mu\text{m}$  at  $V_{DS}$  and  $V_{GS}-V_{TH}$  of 2 V was achieved for a  $L_G$  of  $4\text{ }\mu\text{m}$ , with  $S$  comparable to the best reported in the literature. These can be attributed to the good gate stack interface quality by low temperature  $\text{Si}_2\text{H}_6$  passivation and the small EOT.

Finally, we compared and discussed the two advanced gate stack techniques in terms of the electrical characteristics and the integration challenges. Both techniques are promising options to realize high quality gate stack for high performance InGaAs channel N-MOSFETs.

# Chapter 4

## Germanium-Tin (GeSn) P-Channel MOSFETs

### with High Hole Mobility and Excellent NBTI

### Reliability Realized by Low Temperature Si<sub>2</sub>H<sub>6</sub>

### Passivation

#### 4.1 Introduction

While InGaAs has high electron mobility, and is attractive as an alternative channel material for n-channel metal-oxide-semiconductor field-effect transistors (N-MOSFETs), its bulk hole mobility is only  $\sim 400\text{-}500\text{ cm}^2/\text{V}\cdot\text{s}$ , and is similar to that of Si ( $\sim 430\text{ cm}^2/\text{V}\cdot\text{s}$ ) [111]. Ge offers superior bulk hole mobility of approximately 4 times higher than Si, making it promising as an alternative channel material for p-channel metal-oxide-semiconductor field-effect transistors (P-MOSFETs) for future high performance and low power logic application. In the past few years, various surface passivation techniques have been explored to realize high mobility Ge P-MOSFETs, with very good progress achieved [19]-[26], [112]-[121].

Recently, compressively strained GeSn channel P-MOSFETs have been shown to achieve higher hole mobility than Ge channel P-MOSFETs [27]-[29]. Development of high- $k$ /GeSn gate stack with high-quality interface and small

capacitance equivalent thickness (CET) is needed to exploit the full potential of GeSn as a P-MOSFET channel material.

In this Chapter, we first investigated and compared the dependence of the electrical characteristics of (100)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs on different surface passivation techniques: low temperature  $\text{Si}_2\text{H}_6$  passivation or room temperature  $(\text{NH}_4)_2\text{S}$  treatment of GeSn prior to high- $k$  gate dielectric ( $\text{HfO}_2$ ) deposition. A comprehensive study using GeSn channel having a fixed Sn composition and a given high- $k$  gate dielectric was performed. Better subthreshold characteristics and higher drive current were achieved by low temperature  $\text{Si}_2\text{H}_6$  passivation. The negative bias temperature instability (NBTI) reliability of  $\text{Si}_2\text{H}_6$  passivated GeSn P-MOSFETs was then examined in Section 4.3. For cost effective integration in complementary metal-oxide-semiconductor (CMOS) fabrication, Section 4.4 developed a common gate stack solution for GeSn and InGaAs CMOS, featuring low temperature  $\text{Si}_2\text{H}_6$  passivation, single TaN metal gate, and sub-1.75 nm CET. The key results of this Chapter are summarized in Section 4.5.


## 4.2 Si<sub>2</sub>H<sub>6</sub> and (NH<sub>4</sub>)<sub>2</sub>S Passivation Techniques and Effect on the Electrical Characteristics of GeSn P-Channel MOSFETs

### 4.2.1 GeSn Growth and Material Characterization


The starting substrate was a 4 inch n-type Ge(100) wafer. GeSn film was epitaxially grown on Ge using solid source molecular beam epitaxy (MBE) tool at 180 °C. After cleaning in dilute HF (HF:H<sub>2</sub>O = 1:10), the Ge wafer was loaded into the growth chamber and baked at 650 °C for 30 minutes for native oxide removal. The growth chamber has a very low base pressure of  $3 \times 10^{-8}$  Pa. After pre-epi baking, *in situ* reflection high-energy electron diffraction (RHEED) patterns revealed well-developed 2×1 reconstruction, indicating that the surface was free of native oxide and very smooth. Ge<sub>1-x</sub>Sn<sub>x</sub> alloy was then grown by evaporating 99.9999% pure Ge and 99.9999% pure Sn from the effusion cells. The deposition rate of Ge and Sn can be adjusted by changing the temperature of effusion cells. The Ge deposition rate was maintained at ~0.022 nm/s, while the Sn deposition rate was set to obtain the desired Sn composition. The growth was monitored by the RHEED system. The above-mentioned MBE growth was performed by our collaborator at Chinese Academy of Sciences.

Fig. 4.1 shows a high-resolution transmission electron microscope (HRTEM) image of a 10 nm-thick Ge<sub>0.958</sub>Sn<sub>0.042</sub> film grown on (100)-oriented Ge substrate. Defect-free Ge<sub>0.958</sub>Sn<sub>0.042</sub>/Ge interface was observed. High-resolution X-ray diffraction (XRD) curve in Fig. 4.2 shows the well-defined GeSn peak. The substitutional Sn composition of the GeSn film is ~4.2%. In addition, very smooth GeSn surface was observed, as indicated by the root-mean-square (RMS) surface


roughness of  $\sim 0.26$  nm in the atomic force microscopy (AFM) image shown in Fig. 4.3.



**Fig. 4.1.** High-resolution TEM image of a 10 nm-thick  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  film grown on (100)-oriented Ge substrate.



**Fig. 4.2.** High-resolution XRD (004) curve shows well-defined GeSn peak. The substitutional Sn composition of the GeSn film is  $\sim 4.2\%$ .



**Fig. 4.3.** AFM image shows the smooth surface of the as-grown GeSn film with RMS surface roughness of 0.26 nm. The scan area is  $10 \times 10 \mu\text{m}^2$ .


#### 4.2.2 Fabrication of $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs

The process flow for fabricating  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs is illustrated in Fig. 4.4. After the growth of 10 nm-thick  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  film, phosphorus well implant was performed at energy of 20 keV and a dose of  $5 \times 10^{12} \text{ cm}^{-2}$ , and activated at 450 °C for 3 minutes to convert the as-grown GeSn from p-type to n-type.

A cyclic clean was used for the pre-gate cleaning process of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  substrates. This involves 5 cycles' treatment of the wafers, with deionized water for 30 s followed by HF acid ( $\text{HF}:\text{H}_2\text{O} = 1:50$ ) for 30 s in each cycle. After that, two surface passivation splits were introduced. A first set of samples was passivated using  $(\text{NH}_4)_2\text{S}$  solution for 10 minutes at room temperature. A second set of samples was immediately loaded into an ultra-high vacuum tool equipped with a high-vacuum transfer module (base pressure of  $\sim 1 \times 10^{-7}$  Torr).  $\text{SF}_6$  plasma treatment was first done at 300 °C for 50 s in one chamber to remove any native oxide that may have been formed. Next, without breaking vacuum, samples were transferred to the second

chamber where  $\text{Si}_2\text{H}_6$  treatment was carried out at 370 °C for 120 minutes at a flow rate of 10 sccm to form a high-quality Si passivation layer.

All samples were then loaded into an atomic layer deposition (ALD) tool for the deposition of ~4.5 nm-thick  $\text{HfO}_2$  at 250 °C using tetrakis hafnium and  $\text{H}_2\text{O}$  as precursors. This was followed by the reactive sputter deposition of 100 nm of TaN and 10 nm of  $\text{SiO}_2$ . After gate definition with optical lithography and a F-based plasma etch, 50 nm of  $\text{SiO}_2$  was deposited and patterned to expose the active region, including source/drain (S/D) regions, and a portion of the gate pad. ~10 nm of Ni was then sputtered onto the samples and rapid thermal annealed at 350 °C for 30 s to form the NiGeSn metallic S/D. The device fabrication process was finally completed by selective removal of the unreacted Ni by concentrated  $\text{H}_2\text{SO}_4$  solution.



**Fig. 4.4.** The process flow for fabricating  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs. Two splits of surface passivation of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  were introduced prior to  $\text{HfO}_2$  deposition: low-temperature  $\text{Si}_2\text{H}_6$  passivation or room temperature  $(\text{NH}_4)_2\text{S}$  treatment. All steps were performed by the author except for the  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  growth.


### 4.2.3 Results and Discussion

Fig. 4.5 (a) shows the  $I_D$ - $V_{GS}$  curves of a pair of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with  $\text{Si}_2\text{H}_6$  passivation and  $(\text{NH}_4)_2\text{S}$  passivation. Both transistors have a gate length  $L_G$  of 7  $\mu\text{m}$ . The  $\text{Si}_2\text{H}_6$ -passivated transistor shows improved subthreshold swing  $S$  over the one with  $(\text{NH}_4)_2\text{S}$  passivation. The threshold voltage  $V_{TH}$  of the  $(\text{NH}_4)_2\text{S}$ -passivated transistor is left-shifted as compared with that of the  $\text{Si}_2\text{H}_6$ -passivated one. This could be due to more positive fixed charges or more donor-like interface traps for the  $(\text{NH}_4)_2\text{S}$ -passivated transistor.  $I_D$ - $V_{DS}$  output characteristics of the same pair of transistors are plotted in Fig. 4.5 (b). Good saturation and pinch-off characteristics were observed. Drive current of the device with  $\text{Si}_2\text{H}_6$  passivation is 75% higher than that with  $(\text{NH}_4)_2\text{S}$  passivation at a gate overdrive of -1.2 V and  $V_{DS}$  of -1.5 V.


Inversion  $C$ - $V$  characteristics of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs passivated by two different techniques are shown in Fig. 4.6.  $C$ - $V$  curves were measured at a frequency of 100 kHz. The transistor with  $\text{Si}_2\text{H}_6$  passivation shows 6  $\text{fF}/\mu\text{m}^2$  smaller inversion capacitance due to the additional  $\text{SiO}_2/\text{Si}$  interfacial layer formed. The CET of the  $\text{Si}_2\text{H}_6$ -passivated transistor was extracted to be  $\sim 1.82$  nm, while that of the  $(\text{NH}_4)_2\text{S}$ -passivated transistor is  $\sim 1.38$  nm. It could be possible that the native oxide of GeSn still exists at the  $\text{HfO}_2/\text{GeSn}$  interface for the  $(\text{NH}_4)_2\text{S}$ -passivated device.

Fig. 4.7 plots the cumulative distribution of the  $S$  of GeSn P-MOSFETs with two different passivation techniques. The devices have gate lengths ranging from 5 to 10  $\mu\text{m}$ .  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with  $\text{Si}_2\text{H}_6$  passivation have a median  $S$  that is





(a)




(b)

**Fig. 4.5.** (a)  $I_D$ - $V_{GS}$  curves showing transfer characteristics of GeSn P-MOSFETs with  $\text{Si}_2\text{H}_6$  passivation and  $(\text{NH}_4)_2\text{S}$  treatment. Smaller  $S$  was observed for the  $\text{Si}_2\text{H}_6$ -passivated transistor, indicating a lower mid-gap interface trap density. (b)  $I_D$ - $V_{DS}$  characteristics show that the  $\text{Si}_2\text{H}_6$ -passivated GeSn P-MOSFET has 75% higher drive current than the  $(\text{NH}_4)_2\text{S}$ -passivated device at a gate over drive of -1.2 V and  $V_{DS}$  of -1.5 V.


~50 mV/decade lower than that of transistors with  $(\text{NH}_4)_2\text{S}$  passivation. The subthreshold swing of a MOSFET is given by

$$S = 2.3 \frac{kT}{q} \left( 1 + \frac{C_{it} + C_D}{C_{ox}} \right), \quad (4.1)$$

where  $C_{ox}$  is the gate oxide capacitance,  $C_{it}$  is the capacitance due to interface traps and is given by  $qD_{it}$ , and  $C_D$  is the capacitance due to the substrate depletion layer. With the same amplitude of  $C_D$  and smaller  $C_{ox}$  for the  $\text{Si}_2\text{H}_6$ -passivated device as compared with that of the  $(\text{NH}_4)_2\text{S}$ -passivated device, the reduced  $S$  clearly shows that  $\text{Si}_2\text{H}_6$  passivation could achieve much better interface quality with smaller mid-gap interface trap density between  $\text{HfO}_2/\text{GeSn}$ .




**Fig. 4.6.** Inversion  $C$ - $V$  characteristics of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with  $\text{Si}_2\text{H}_6$  passivation and  $(\text{NH}_4)_2\text{S}$  treatment. The  $\text{Si}_2\text{H}_6$ -passivated device shows  $6 \text{ fF}/\mu\text{m}^2$  smaller inversion capacitance due to the formation of the ultrathin  $\text{SiO}_2/\text{Si}$  interfacial layer. CET values were extracted to be  $\sim 1.82$  and  $\sim 1.38 \text{ nm}$  for  $\text{Si}_2\text{H}_6$ -passivated transistor and  $(\text{NH}_4)_2\text{S}$ -passivated one, respectively. The SEM image shows the layout of a GeSn transistor.



**Fig. 4.7.** Despite a smaller  $C_{ox}$ , GeSn P-MOSFETs with  $\text{Si}_2\text{H}_6$  passivation have a median  $S$  that is  $\sim 50$  mV/decade lower than that of transistors with  $(\text{NH}_4)_2\text{S}$  passivation. The  $S$  was extracted at  $V_{DS}$  of  $-50$  mV.


Fig. 4.8 shows the effective carrier mobility  $\mu_{eff}$  of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs as a function of the inversion carrier density  $N_{inv}$ .  $\mu_{eff}$  was extracted by using the  $I_D$ - $V_{GS}$  characteristics at a low  $V_{DS}$  of  $-50$  mV, and  $N_{inv}$  in the channel was obtained by integrating the measured inversion  $C$ - $V$  curves shown in Fig. 4.6. We observed much higher hole mobility for  $\text{Si}_2\text{H}_6$ -passivated device in the entire  $N_{inv}$  range. Insertion of a Si layer provides high-quality Si/GeSn interface and, at the same time, moves the interface traps further away from the channel, leading to reduced carrier scattering due to interface trap charges. Therefore, despite a slightly larger CET,  $\text{Si}_2\text{H}_6$ -

passivated devices have significant drive current improvement over the  $(\text{NH}_4)_2\text{S}$ -passivated device, as shown in Fig. 4.5 (b). The enhancement in mobility is larger at low inversion carrier density. At high inversion carrier density, the trapped charges at the interface are screened by the inversion carriers. This mitigates the effect of interface traps on the mobility.



**Fig. 4.8.**  $\mu_{eff}$  versus inversion carrier density  $N_{inv}$  of the GeSn P-MOSFETs with  $\text{Si}_2\text{H}_6$  passivation and  $(\text{NH}_4)_2\text{S}$  passivation.  $\text{Si}_2\text{H}_6$ -passivated devices show higher hole mobility in the entire  $N_{inv}$  range.

Fig. 4.9 (a) and (b) compare the effect of different passivation techniques on the subthreshold swing and effective carrier mobility of GeSn P-MOSFETs, respectively. The effective mobility is taken at  $N_{inv}$  of  $1 \times 10^{13}/\text{cm}^2$ , which is the typical value of the state-of-the-art Si MOSFET when the device is in the ‘on’ state. Low-temperature  $\text{Si}_2\text{H}_6$  passivation in this work enables the realization of GeSn P-MOSFETs with the smallest  $S$  and highest hole mobility reported so far.




**Fig. 4.9.** Low temperature  $\text{Si}_2\text{H}_6$  passivation in this work enables the realization of GeSn P-MOSFETs with (a) the smallest  $S$  and (b) highest hole mobility reported.

### 4.3 Negative Bias Temperature Instability Study of Si<sub>2</sub>H<sub>6</sub> Passivated GeSn P-MOSFETs

The phenomenon of negative bias temperature instability (NBTI) has been known since 1966 [122]. It has been a persistent reliability concern for CMOS technology for generations because of increased gate electric field due to the scaling of CET as well as increased chip operating temperature [123]. For a P-MOSFET operated at strong inversion regime, as shown in Fig. 4.10, NBTI results from creation of both interface trap states ( $D_{it}$ ) and oxide trapped charges ( $D_{ot}$ ) by a negative bias at elevated temperature. As a result, transistors exhibit changes in electrical characteristics over time [124],[125]. A typical observation is the shift of the threshold voltage. It depends on temperature, oxide electric field and stress time, and can be expressed by

$$\Delta V_{TH} = Ae^{\gamma E_{ox}} e^{-E_A/kT} t^n, \quad (4.2)$$

where  $A$  is a constant,  $\gamma$  the electric field factor,  $E_{ox}$  is the oxide electrical field,  $E_A$  the activation energy and  $n$  the time exponent. The shift of threshold voltage is also accompanied by the degradation of mobility, drive current and transconductance.




**Fig. 4.10.** The schematic showing the mechanism of NBTI under stress due to creation of interface trap states and oxide trapped charges by a negative bias.

Although GeSn P-MOSFETs have been demonstrated with different surface passivation techniques and high- $k$  dielectrics, there has been no study on the NBTI reliability of GeSn P-MOSFETs so far. In Section 4.2, we demonstrated that the low temperature  $\text{Si}_2\text{H}_6$  passivation is a promising option to realize high performance GeSn P-MOSFETs. In this Section, the first investigation of NBTI study on GeSn P-MOSFETs with  $\text{Si}_2\text{H}_6$  passivation was further performed. The transistors show excellent NBTI reliability with small shift of  $V_{TH}$ , and negligible degradation of  $S$  and peak transconductance.

#### **4.3.1 NBTI Characterization Method**

NBTI stress measurement was performed using the measure-stress-measure technique [125]. The set-up for the observation of NBTI degradation is schematically depicted in Fig. 4.11. The source, drain and substrate contacts were grounded, while the gate was negatively biased. Devices were stressed with several gate overdrive conditions, and up to 1000 s of stress time. Due to the symmetry of source and drain, no channel hot carriers were generated. For channel material with small bandgap, the source and drain junction leakage is usually high. If only the drain current is traced, the effect of gate stack quality degradation on the electrical characteristics of a transistor, i.e. off-state leakage current and subthreshold swing, could be masked by the high junction leakage current. Therefore, in this study, stress was interrupted at various stress durations, and source current as a function of gate voltage was measured to monitor the degradation of the gate stack quality.




**Fig. 4.11.** The set-up for NBTI measurement. The gate was negatively biased while the source, drain and substrate contacts were grounded. Gate stress voltage was applied at room temperature, and source current as a function of gate voltage was measured at different stress durations. Due to the symmetry of the source and drain, no channel hot carriers are generated.


### 4.3.2 Results and Discussion

Shown in Fig. 4.12 are the  $I_S$ - $V_{GS}$  curves at linear region ( $V_{DS} = -0.05$  V) of a GeSn P-MOSFET measured under  $V_{GS}$  stress of -2.0 V for various stress durations. The transistor has gate width of 100  $\mu\text{m}$  and gate length of 7  $\mu\text{m}$ . Very small degradation in off-state leakage current and  $S$  after 1000 s stress was observed. As illustrated in Equation 4.1, the  $S$  of a transistor depends strongly on the number of interface trap density near the mid-gap which is swept across when the P-MOSFET goes from accumulation to inversion. The small change in  $S$  indicates that few interface traps were generated near the mid-gap during the NBTI stress.






**Fig. 4.12.**  $I_S$ - $V_{GS}$  curves at  $V_{DS}$  of -0.05 V of a GeSn P-MOSFET measured after  $V_{GS}$  stress of -2.0 V for various stress durations. Very small degradation in off-state leakage current and  $S$  after 1000 s stress was observed, indicating that very few interface traps were generated near the conduction band and mid-gap during NBTI stress.



**Fig. 4.13.** The threshold voltage shift  $\Delta V_{TH}$  as a function of stress time at two different stress voltages shows power law dependence on time.

Fig. 4.13 shows the  $V_{TH}$  shift  $\Delta V_{TH}$  of GeSn P-MOSFETs as a function of stress time with two gate stress voltages.  $V_{TH}$  was extracted at a constant current of  $10^{-5}$  A. The  $V_{TH}$  measured at different stress voltages shifts toward the negative direction, indicating that positive charges were generated during the stress. In addition,  $\Delta V_{TH}$  shows power law dependence on time, as predicted by the Equation 4.2. The time exponent  $n$  of the  $V_{TH}$  shift under  $V_{GS}$  stress of -2 and -2.5 V is 0.22 and 0.18, respectively. The time exponent is not strongly dependent on the magnitude of the stress voltage, which suggests that few oxide traps were generated in the range of stress biases used for this study [126]. This is consistent with the negligible hysteresis observed in the inversion  $C$ - $V$  characteristics of a GeSn P-FET, as shown in the Fig. 4.14.



**Fig. 4.14.** Negligible hysteresis was observed in the inversion  $C$ - $V$  characteristics of a GeSn P-MOSFET measured at frequency of 100 kHz. This indicates excellent gate dielectric quality with few oxide traps and mobile charges.

The P-MOSFET threshold voltage is given by

$$V_{TH} = \phi_{MS} - 2\phi_F - \frac{Q_S}{C_{ox}} - \frac{Q_{ox}}{C_{ox}} - \frac{Q_{it}(2\phi_F)}{C_{ox}}, \quad (4.3)$$


where  $\phi_{MS}$  is the work function difference between the gate and channel material,  $\phi_F$  is the Fermi potential,  $Q_S$  is the semiconductor charge density,  $Q_{ox}$  is the positive oxide charge density,  $C_{ox}$  is the oxide capacitance per unit area.  $Q_{it}$ , shown to be dependent on the surface potential, is given by

$$Q_{it} = qD_{it}\Delta E = qN_{it}, \quad (4.4)$$

where  $\Delta E$  is the energy range over which interface traps are active.

Since neither gate nor substrate doping density nor oxide thickness changes during stress, the shift of threshold voltage should be due to change in  $Q_{ox}$  and  $Q_{it}$

$$\Delta V_{TH} = -\frac{\Delta Q_{ox} + \Delta Q_{it}}{C_{ox}} = -\frac{q(\Delta N_{ox} + \Delta N_{it})}{C_{ox}}. \quad (4.5)$$



**Fig. 4.15.** Band diagram of the GeSn P-MOSFET channel showing the occupancy of interface traps and various charge polarities with net positive interface trap charges at inversion. Each of the small horizontal line represents an interface trap. It is either occupied by an electron (solid circles) or occupied by a hole (unoccupied by an electron).

Interface traps are electrically active defects with an energy distribution throughout the GeSn bandgap. They act as generation/recombination centers and contribute to increased leakage current as well as reduced mobility, drain current, and transconductance. Since the electrons or holes occupy interface traps, they become charged and contribute to threshold voltage shift. The surface potential dependence of the occupancy of interface traps of a GeSn P-MOSFET is illustrated in Fig. 4.15.


In this band diagram, the charge neutrality level  $E_{CNL}$  of GeSn is drawn to be close to the valence band  $E_V$  as researchers reported that  $E_{CNL}$  of Ge lies around 0.09 eV above the valence band [127]. For simplicity, we assume that interface traps located above  $E_{CNL}$  are acceptor-like, and donor-like for those located below  $E_{CNL}$ . Therefore, for a GeSn P-MOSFET at strong inversion as shown in Fig. 4.15, with electrons occupying states below the Fermi energy, the states above the  $E_{CNL}$  are neutral (unoccupied acceptors designated by “0”). The states between  $E_V$  and  $E_F$  are also neutral (occupied donors designated by “0”). However, the fraction of interface traps between the Fermi level and  $E_{CNL}$  is unoccupied donors, leading to positively charged interface traps (designated by “+”). As a result, interface traps in GeSn P-MOSFETs generated during NBTI stress are positively charged at strong inversion, leading to negative threshold voltage shift [128],[129].

Oxide charges can consist of various entities, including mobile charges, oxide trapped charges, i.e., electrons and/or holes, and fixed charges. Oxide charges are located within the oxide and may communicate with the conduction and valence bands of the channel material. However, it is generally believed that hole trapping is the dominant mechanism and that the hole traps or their precursors may exist in the

insulator prior to the stress [124]. The traps are positively charged when occupied by holes and neutral when unoccupied.

M. F. Li *et al.* demonstrated that there are two degradation components under stress: a  $\Delta V_{TH}^{ox}$  component caused by oxide trapped charges, and a  $\Delta V_{TH}^{it}$  due to interface trap generation [130]. The former component has a power law slope of  $\sim 0.05$ , and the later has a slope of  $\sim 0.17$ . The power low slope of GeSn P-MOSFETs under NBTI stress in this study is  $\sim 0.18-0.22$ , which is close to 0.17. The time delay between stress and measurement in this expeiremnt is 3 ms. This indicates that the dominant degradation mechanism could be the generation of interface traps.


Shown in Fig 4.16 is the transconductance at linear region  $G_{M, Lin}$  as a function of  $V_{GS}$  measured under NBTI stress of -2.0 V for various stress durations. Since the peak  $G_{M, Lin}$  is strongly affected by  $D_{it}$  near the valence band of GeSn, very small degradation in peak  $G_{M, Lin}$  suggests that few interface traps were generated near GeSn valence band.




**Fig. 4.16.** Very small degradation in peak  $G_{M, Lin}$  suggests that few interface traps were generated near the GeSn valence band under NBTI stress.

#### 4.4 Towards High Performance $\text{Ge}_{1-x}\text{Sn}_x$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ CMOS: Common Gate Stack Featuring Sub-400 °C $\text{Si}_2\text{H}_6$ Passivation, Single TaN Metal Gate, and Sub-1.75 nm CET.

As discussed previously, InGaAs and GeSn, due to their high electron mobility and high hole mobility, respectively, would be a good combination as alternative channel materials to replace strained silicon for high performance and low power CMOS application beyond 11 nm technology node. In addition, low temperature  $\text{Si}_2\text{H}_6$  treatment could effectively passivate both InGaAs and GeSn surfaces. For cost-effective integration in CMOS fabrication, a common surface passivation and gate stack formation process is preferable. In this Section, we demonstrate low-temperature  $\text{Si}_2\text{H}_6$  treatment as a common passivation technique for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs and  $\text{Ge}_{0.97}\text{Sn}_{0.03}$  P-MOSFETs. In addition, a common gate stack formation process, featuring ALD-deposited  $\text{HfO}_2$  and single TaN metal gate, was also incorporated. The  $\text{Ge}_{0.97}\text{Sn}_{0.03}$  P-MOSFET and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET show drive currents of  $\sim 65$  and  $\sim 131 \mu\text{A}/\mu\text{m}$ , respectively, at  $|V_{DS}|$  and  $|V_{GS}-V_{TH}|$  of 1 V for a gate length  $L_G$  of 4  $\mu\text{m}$ . At an inversion carrier density  $N_{inv}$  of  $10^{13} \text{ cm}^{-2}$ ,  $\text{Ge}_{0.97}\text{Sn}_{0.03}$  P-MOSFETs and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs show hole and electron mobilities of  $\sim 230$  and  $\sim 495 \text{ cm}^2/\text{V}\cdot\text{s}$ , respectively. At  $N_{inv}$  of  $10^{13} \text{ cm}^{-2}$ , hole and electron mobility values of  $\sim 346$  and  $\sim 705 \text{ cm}^2/\text{V}\cdot\text{s}$  were achieved. Symmetric  $V_{TH}$  was realized by choosing a metal gate with mid-gap work function, and CET of less than 1.75 nm was demonstrated with gate leakage current density ( $J_G$ ) of less than  $10^{-4} \text{ A}/\text{cm}^2$  at a gate bias of  $V_{TH}\pm 1 \text{ V}$ .



**Fig. 4.17.** Key highlights of the common gate stack technology for  $\text{Ge}_{0.97}\text{Sn}_{0.03}$  P-MOSFETs and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs. Channel materials were selected for scaling up MOSFET performance, and also to enable achievement of symmetric  $V_{TH}$  using a single TaN metal gate.



**Fig. 4.18.** Band alignments of the GeSn P-MOSFET and InGaAs N-MOSFET operating in the strong inversion regime.  $\text{Si}_2\text{H}_6$  passivation technique was used to achieve high interface quality, transport carrier confinement, and low gate leakage current.


#### 4.4.1 Design Concept of TaN/HfO<sub>2</sub>/SiO<sub>2</sub>/Si Stack on InGaAs and GeSn

Key features of the novel gate stack technology are shown in Fig. 4.17. First, Ge<sub>0.97</sub>Sn<sub>0.03</sub> and In<sub>0.7</sub>Ga<sub>0.3</sub>As were chosen as the channel materials for P- and N-MOSFETs, respectively. Second, low CET for high-performance transistors was realized by introducing HfO<sub>2</sub> with high permittivity (~20) in this work.

Third, sub-400 °C Si<sub>2</sub>H<sub>6</sub> treatment was used to passivate the interface between the gate dielectric and the channel. Fig. 4.18 illustrates the band alignments of the Si<sub>2</sub>H<sub>6</sub>-passivated GeSn P-MOSFET and InGaAs N-MOSFET operating in the strong inversion regime. The ~0.5 eV valence band offset ( $\Delta E_V$ ) at the Si/Ge<sub>0.93</sub>Sn<sub>0.03</sub> interface confines the flow of holes in the Ge<sub>0.93</sub>Sn<sub>0.03</sub> channel, and ~0.6 eV conduction band offset ( $\Delta E_C$ ) at the Si/In<sub>0.7</sub>Ga<sub>0.3</sub>As interface confines the electron flow in the In<sub>0.7</sub>Ga<sub>0.3</sub>As channel. The values of  $\Delta E_V$  and  $\Delta E_C$  were obtained by calculation without the consideration of the strain effect between Si and Ge<sub>0.97</sub>Sn<sub>0.03</sub> or In<sub>0.7</sub>Ga<sub>0.3</sub>As [131]. Insertion of a Si layer provides high-quality Si/In<sub>0.7</sub>Ga<sub>0.3</sub>As and Si/Ge<sub>0.93</sub>Sn<sub>0.03</sub> interfaces and, at the same time, moves the interface traps further away from the channel, leading to reduced carrier scattering. In addition, an ultra-thin interfacial SiO<sub>2</sub> formed due to oxidation of part of the Si layer helps to reduce the gate leakage current because of the larger tunneling barrier height for both holes and electrons as compared with HfO<sub>2</sub> alone.

Last, a single metal gate material (TaN) with a work function of ~4.6 eV was chosen to achieve symmetric  $V_{TH}$ , as shown in the plot of calculated flat-band voltage ( $V_{FB}$ ) as a function of metal work function ( $\Phi_M$ ) in Fig. 4.19. In the calculation, the





**Fig. 4.19.** Symmetric  $V_{TH}$  can be achieved by using a single TaN metal gate with mid-gap work function, as illustrated by the calculated flat-band voltage  $V_{FB}$  as a function of  $\Phi_M$  without considering the effect of the fixed charges and bulk charges in the gate oxide.

**Table 4.1.** Parameters used in the calculation of flat-band voltage  $V_{FB}$  as a function of metal work function  $\Phi_M$  shown in Fig. 4.19.

	<b>Bandgap p (eV)</b>	<b>Electron Affinity (eV)</b>	<b>Channel Doping Concentration (#/cm<sup>3</sup>)</b>	<b>Intrinsic Carrier Concentration (#/cm<sup>3</sup>)</b>
<b>Ge<sub>0.97</sub>Sn<sub>0.03</sub></b>	<b>0.61</b>	<b>4.0</b>	<b>1×10<sup>17</sup></b>	<b>2×10<sup>13</sup></b>
<b>In<sub>0.7</sub>Ga<sub>0.3</sub>As</b>	<b>0.58</b>	<b>4.665</b>	<b>5×10<sup>16</sup></b>	<b>1×10<sup>13</sup></b>

effect of fixed charges and bulk charges in the gate oxide is not considered. The  $V_{FB}$  of GeSn P-MOSFETs  $V_{FB}^{GeSn}$  is given by

$$V_{FB}^{GeSn} = \Phi_M - \left( \chi^{GeSn} + \frac{E_G^{GeSn}}{2} - V_t \ln\left(\frac{N_d^{GeSn}}{n_i^{GeSn}}\right) \right), \quad (4.6)$$

where  $V_t$  is the thermal voltage,  $\chi^{GeSn}$  is the electron affinity,  $E_G^{GeSn}$  is the bandgap,  $N_d^{GeSn}$  is the channel doping concentration, and  $n_i^{GeSn}$  is the intrinsic carrier concentration for GeSn.


The  $V_{FB}$  of InGaAs N-MOSFETs  $V_{FB}^{InGaAs}$  is given by

$$V_{FB}^{InGaAs} = \Phi_M - \left( \chi^{InGaAs} + \frac{E_G^{InGaAs}}{2} + V_t \ln\left(\frac{N_a^{InGaAs}}{n_i^{InGaAs}}\right) \right), \quad (4.7)$$

where  $\chi^{InGaAs}$  is the electron affinity,  $E_G^{InGaAs}$  is the bandgap,  $N_d^{InGaAs}$  is the channel doping concentration, and  $n_i^{InGaAs}$  is the intrinsic carrier concentration for InGaAs. Detailed parameters used in the calculation are shown in Table 4.1.

#### 4.4.2 Device Fabrication

The process flow for fabricating GeSn P-MOSFETs and InGaAs N-MOSFETs is shown in Fig. 4.20. For all steps of common gate stack formation, the GeSn and InGaAs wafers were process together. Details of the gate stack formation process have been discussed in Section 4.2 of this Chapter. All steps were performed by the author except for the substrate growth.



**Fig. 4.20.** The process flow for fabricating GeSn P-MOSFETs and InGaAs N-MOSFETs. In all steps of common gate stack formation highlighted in blue, the GeSn and InGaAs wafers were process together.


#### 4.4.3 Electrical Characterization

$I_D$ - $V_{GS}$  curves in Fig. 4.21 (a) show the good transfer characteristics of a  $\text{Ge}_{0.97}\text{Sn}_{0.03}$  P-MOSFET and an  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET with subthreshold swing  $S$  of 156 and 102 mV/decade, respectively. The  $V_{TH}$  of the P- and N-MOSFETs is well-tuned and near 0 V.  $I_D$ - $V_{DS}$  output characteristics of the same pair of transistors are plotted in Fig. 4.21 (b). Excellent saturation and pinch-off characteristics were


observed. The GeSn P-MOSFET and N-MOSFET InGaAs show drive currents of  $\sim 65$  and  $\sim 131$   $\mu\text{A}/\mu\text{m}$ , respectively, at  $|V_{DS}|$  and  $|V_{GS}-V_{TH}|$  of 1 V for a  $L_G$  of 4  $\mu\text{m}$ . The high drive currents achieved can be attributed to the good gate stack interface quality and the small CET.

The gate leakage current was measured by grounding the source and drain and applying voltage on the gate electrode. Gate leakage current density  $J_G$  of less than  $10^{-4}$   $\text{A}/\text{cm}^2$  at a gate bias of  $V_{TH}\pm 1$  V was measured for both GeSn and InGaAs devices (Fig. 4.22). Although the inserted  $\text{SiO}_2$  has smaller permittivity than  $\text{HfO}_2$ , the tunneling barrier seen by both electrons and holes is much higher for  $\text{SiO}_2$  than for  $\text{HfO}_2$ . The low leakage current density indicates the potential for further scaling of the CET. This can be done by scaling down the  $\text{HfO}_2$  thickness during ALD deposition.

Fig. 4.23 shows the  $\mu_{eff}$  of  $\text{Ge}_{0.97}\text{Sn}_{0.03}$  P-MOSFETs and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs as a function of inversion carrier density  $N_{inv}$ .  $\mu_{eff}$  was extracted by using the  $I_D$ - $V_{GS}$  characteristics at a low  $|V_{DS}|$  of 100 mV. At an inversion carrier density  $N_{inv}$  of  $10^{13}$   $\text{cm}^{-2}$ ,  $\text{Ge}_{0.97}\text{Sn}_{0.03}$  P-MOSFETs and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs show hole and electron mobilities of  $\sim 230$  and  $\sim 495$   $\text{cm}^2/\text{V}\cdot\text{s}$ , respectively. At  $N_{inv}$  of  $10^{13}$   $\text{cm}^{-2}$ , hole and electron mobility values of  $\sim 346$  and  $\sim 705$   $\text{cm}^2/\text{V}\cdot\text{s}$  were achieved. It is worth pointing out that the extracted  $\mu_{eff}$  by split  $C$ - $V$  could appreciably underestimate the actual mobility of mobile carriers in the channel, especially for InGaAs MOSFETs with high  $D_{it}$  in the conduction band [132]. This is because  $N_{inv}$




**Fig. 4.21.** (a)  $I_D$ - $V_{GS}$  curves showing well-behaved transfer characteristics of an InGaAs N-MOSFET and a GeSn P-MOSFET. The  $V_{TH}$  is symmetric and well-tuned to around 0 V. (b)  $I_D$ - $V_{DS}$  output characteristics of the same pair of transistors in (a), showing excellent saturation and pinch-off characteristics. Very high drive currents were achieved at a gate length  $L_G$  of 4  $\mu\text{m}$ , attributed to the excellent interface quality due to  $\text{Si}_2\text{H}_6$  passivation and the CET scaling.




**Fig. 4.22.** Gate leakage current was measured by grounding the S/D and applying voltage on the gate electrode.  $J_G$  of less than  $10^{-4}$  A/cm<sup>2</sup> at a gate bias of  $V_{TH} \pm 1$  V was obtained for both InGaAs and GeSn devices, indicating the potential for further scaling of the CET. The low gate leakage current is attributed to the higher tunneling barrier height seen by both electrons and holes for SiO<sub>2</sub> than for HfO<sub>2</sub>.

obtained by integrating the measured inversion  $C$ - $V$  curves could be much larger than the number of actual mobile carriers flowing in the channel [109].

Fig. 4.24 shows the peak extrinsic transconductance  $G_{m,ext}$  measured at a  $|V_{DS}|$  of 0.6 V as a function of gate length. Peak  $G_{m,ext}$  values scale well with the gate length for both GeSn P-MOSFETs and InGaAs N-MOSFETs. In addition, InGaAs N-MOSFETs exhibit more than 2 times higher peak  $G_{m,ext}$  than GeSn P-MOSFETs. This is due to the higher effective carrier mobility of the InGaAs channel than that of the GeSn channel.



**Fig. 4.23.** Effective carrier mobility  $\mu_{eff}$  versus inversion carrier density  $N_{inv}$  of GeSn P-MOSFETs and InGaAs N-MOSFETs extracted by split  $C$ - $V$  method. Hole and electron mobility values of  $\sim 230$  and  $\sim 495$   $\text{cm}^2/\text{V}\cdot\text{s}$  were achieved at  $N_{inv}$  of  $10^{13}$   $\text{cm}^{-2}$  for GeSn P-MOSFETs and InGaAs N-MOSFETs, respectively.



**Fig. 4.24.** The peak  $G_{m,ext}$  values scale well with the gate length for both GeSn P-MOSFETs and InGaAs N-MOSFETs. InGaAs N-MOSFETs have 2 times higher peak  $G_{m,ext}$  than GeSn P-MOSFETs due to the higher effective carrier mobility.

## 4.5 Summary

In this Chapter, the dependence of device performance on different surface passivation techniques was studied. Better interface quality between  $\text{HfO}_2/\text{Ge}_{0.958}\text{Sn}_{0.042}$  was achieved by employing low-temperature  $\text{Si}_2\text{H}_6$  passivation. GeSn P-MOSFETs with  $\text{Si}_2\text{H}_6$  passivation exhibit smaller subthreshold swing, higher transconductance, and effective carrier mobility as compared with  $(\text{NH}_4)_2\text{S}$ -passivated devices.

NBTI measurement was then performed to investigate the reliability of  $\text{Si}_2\text{H}_6$ -passivated GeSn P-MOSFETs. Excellent NBTI reliability was achieved with very small  $V_{TH}$  shift as well as negligible degradation of  $S$  and peak transconductance. The extracted power law slope of  $\sim 0.18$  indicates that generation of oxide trapped charges is the dominant degradation mechanism under NBTI stress.

Finally, we demonstrated a common gate stack technology comprising sub-400 °C  $\text{Si}_2\text{H}_6$  passivation and TaN/ $\text{HfO}_2$  gate stack for InGaAs and GeSn CMOS devices. When integrated with  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  for N-MOSFETs and compressively strained  $\text{Ge}_{0.97}\text{Sn}_{0.03}$  for P-MOSFETs, symmetric  $V_{TH}$ , low gate leakage, and very high drive current were achieved. This common gate stack technology is promising for future high-performance CMOS employing InGaAs and GeSn as channel materials.



# Chapter 5

## Performance Enhancement for GeSn P-Channel

### Metal-Oxide-Semiconductor Field-Effect

### Transistors: Surface Orientation and Gate

### Length Scaling

#### 5.1 Introduction

In Chapter 4, low temperature  $\text{Si}_2\text{H}_6$  passivation has been developed to achieve a thermodynamically stable high- $k/\text{Ge}_{1-x}\text{Sn}_x$  interface with low interface trap density  $D_{it}$ . In addition, small capacitance equivalent thickness (CET) with low gate leakage current was realized by incorporation of the  $\text{HfO}_2$  gate dielectric and TaN metal gate. However, all reported  $\text{Ge}_{1-x}\text{Sn}_x$  channel p-channel metal-oxide-semiconductor field-effect transistors (P-MOSFETs) reported has so far been for (100) surface orientation [27]-[29]. It is well known that the choice of optimal crystal surface orientation for drive current improvement is also important, and this has been well investigated for Si [63],[133],[134] and Ge MOSFETs [65],[135]. To explore the full potential of  $\text{Ge}_{1-x}\text{Sn}_x$  as a P-MOSFET channel material, it is necessary to investigate the performance of  $\text{Ge}_{1-x}\text{Sn}_x$  P-MOSFETs with other surface orientations.

In addition, all efforts made for  $\text{Ge}_{1-x}\text{Sn}_x$  P-MOSFETs have been for transistors with gate length  $L_G$  larger than 2  $\mu\text{m}$ .


In this Chapter, two techniques were explored to enhance the drive current of  $\text{Ge}_{1-x}\text{Sn}_x$  P-MOSFETs. Section 5.2 investigates the dependence of carrier mobility and drive current  $I_{Dsat}$  of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs on surface orientations.  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with implantless NiGeSn metal source/drain (S/D) were fabricated on (100)- and (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  substrates. The channel orientations for (100)- and (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs are [110] and  $[\bar{1}\bar{1}2]$ , respectively. We found that, with similar S/D series resistance  $R_{SD}$  and subthreshold swing  $S$ ,  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with (111) surface orientation show higher effective hole mobility,  $I_{Dsat}$ , and peak intrinsic transconductance  $G_{m,int}$  than  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with (100) orientation. Section 5.3 discusses the world's first short channel  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  P-MOSFETs with  $L_G$  down to 200 nm. Drive current of  $\sim 680 \mu\text{A}/\mu\text{m}$  was achieved at  $V_{DS}$  of -1.5 V and  $V_{GS}-V_{TH}$  of -2 V, with peak  $G_{m,int}$  of  $\sim 295 \mu\text{S}/\mu\text{m}$  at  $V_{DS}$  of -0.6 V.

## 5.2 $\text{Ge}_{0.958}\text{Sn}_{0.042}$ P-MOSFETs Fabricated on (100) and (111) Surface Orientations with Sub-400 °C $\text{Si}_2\text{H}_6$ Passivation

### 5.2.1 Device Fabrication

The process flow for fabricating  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs is shown in Fig. 5.1. A  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  film with a thickness of ~10 nm was epitaxially grown on n-type Ge(100) and Ge(111) substrates using a solid-source molecular beam epitaxy (MBE) system at 180°C. The substitutional Sn composition is 4.2%. Phosphorus well implant was performed at energy of 20 keV and dose of  $5 \times 10^{12} \text{ cm}^{-2}$ , and was activated at 450 °C for 180 s to convert the as-grown  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  from p-type to n-type. A cyclic clean was used for pre-gate cleaning, which involves treating the wafers with deionized water followed by hydrofluoric (HF) acid (HF:H<sub>2</sub>O = 1:50) in each cycle. The  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  substrates were then immediately loaded into an ultra-high vacuum tool equipped with a high-vacuum transfer module (base pressure of  $\sim 1 \times 10^{-7}$  Torr).  $\text{SF}_6$  plasma treatment was first done at 300 °C for 50 s in one chamber to remove any native oxide that may have been formed. Next, without breaking vacuum,  $\text{Si}_2\text{H}_6$  treatment was carried out in a second chamber at 370 °C for 120 minutes at a flow rate of 10 sccm to form a high-quality Si passivation layer.

This was followed by deposition of ~4.5 nm-thick  $\text{HfO}_2$  at 250 °C in an atomic layer deposition (ALD) tool using tetrakis [dimethylamido] hafnium and  $\text{H}_2\text{O}$  as precursors, and  $\text{N}_2$  as the carrier gas. TaN metal and  $\text{SiO}_2$  hardmask were then sputtered. After gate lithography, a F-based plasma etch was used for gate definition. 50 nm of  $\text{SiO}_2$  was deposited and patterned to expose the active region (including




**Fig. 5.1.** The process flow for fabricating  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs. Two splits of substrate surface orientations were introduced:  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  on Ge(100) or Ge(111). All steps were performed by the author except for the  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  growth.

S/D regions) and a portion of the gate pad. 10 nm-thick Ni was sputter-deposited, and a 350 °C 30 s rapid thermal anneal (RTA) formed NiGeSn metallic S/D regions. Finally, to complete the device fabrication, excess Ni was selectively removed.

### 5.2.2 Material Characterization


High-resolution transmission electron microscope (HRTEM) images of TaN/HfO<sub>2</sub>/SiO<sub>2</sub>/Si stack on  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  substrates with (100) and (111) surface orientations are shown in Fig. 5.2 (a) and (b), respectively. A uniform and ultra-thin SiO<sub>2</sub>/Si interfacial layer were observed for both surface orientations: The  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  surface was fully covered with a very thin (~ a few monolayers) and uniform Si layer from the Si<sub>2</sub>H<sub>6</sub> treatment, and part of the Si



**Fig. 5.2.** High resolution cross-sectional TEM images of the TaN/HfO<sub>2</sub>/SiO<sub>2</sub>/Si stack on (a) (100)-oriented and (b) (111)-oriented Ge<sub>0.958</sub>Sn<sub>0.042</sub> surfaces, respectively. A uniform and ultra-thin SiO<sub>2</sub>/Si interfacial layer between the HfO<sub>2</sub> and Ge<sub>0.958</sub>Sn<sub>0.042</sub> was formed.

layer was oxidized during the subsequent thermal process. In addition, the HfO<sub>2</sub> remains amorphous after device fabrication.

To investigate the effect of Si<sub>2</sub>H<sub>6</sub> passivation on the interfacial chemical bonding characteristics between the high-*k* gate dielectric and Ge<sub>0.958</sub>Sn<sub>0.042</sub>, samples with ~2 nm of HfO<sub>2</sub> formed on Ge<sub>0.958</sub>Sn<sub>0.042</sub> surfaces with and without Si<sub>2</sub>H<sub>6</sub> passivation were prepared for XPS analysis. Fig. 5.3 (a) and (b) show the Ge 2*p*<sub>3/2</sub> and Sn 3*d*<sub>5/2</sub> core level spectra, respectively, of (100)-oriented Ge<sub>0.958</sub>Sn<sub>0.042</sub> sample without Si<sub>2</sub>H<sub>6</sub> passivation. Fig. 5.3 (c) and (d) show the Ge 2*p*<sub>3/2</sub> and Sn 3*d*<sub>5/2</sub> core level spectra, respectively, of (100)- and (111)-oriented Ge<sub>0.958</sub>Sn<sub>0.042</sub> samples with Si<sub>2</sub>H<sub>6</sub> passivation. Obvious suppression of the Ge-O bond and Sn-O bond by the Si<sub>2</sub>H<sub>6</sub> passivation was observed. The binding energy of Ge-O bond is in the range of ~1220-1221.5 eV, and that of Sn-O bond is ~486.7 eV. Although there might be a weak Ge-O peak for the Si<sub>2</sub>H<sub>6</sub>-passivated Ge<sub>0.958</sub>Sn<sub>0.042</sub> surfaces, both Ge-O and Sn-O peaks are reduced as compared with those for the unpassivated Ge<sub>0.958</sub>Sn<sub>0.042</sub> surfaces.




**Fig. 5.3.** (a) Ge  $2p_{3/2}$  and (b) Sn  $3d_{5/2}$  core level spectra of (100)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  sample without  $\text{Si}_2\text{H}_6$  passivation show high intensity of Ge-O and Sn-O peaks.  $\text{Si}_2\text{H}_6$  passivation can effectively suppress the formation of Ge-O and Sn-O bonds for both (100)- and (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  surfaces, as shown in (c) and (d). Part of the Si layer was oxidized during the subsequent  $\text{HfO}_2$  dielectric deposition process, as indicated by the existence of the Si-O peak in the Si  $2p$  spectra shown in (e).


In addition, examination of the Si 2*p* spectra in Fig. 5.3 (e) reveals the formation of Si-O bond in the Si<sub>2</sub>H<sub>6</sub>-passivated sample, suggesting that part of the Si layer was oxidized during the subsequent HfO<sub>2</sub> dielectric deposition process.

### 5.2.3 Electrical Characterization

$I_D$ - $V_{GS}$  curves in Fig. 5.4 show transfer characteristics of the Ge<sub>0.958</sub>Sn<sub>0.042</sub> P-MOSFETs with (100) and (111) surface orientations. Both transistors have a  $L_G$  of 3.5  $\mu\text{m}$ . Similar subthreshold swing  $S$  of  $\sim 130$  mV/decade was observed, indicating similar mid-gap interface trap density  $D_{it}$  for the two orientations. The mid-gap  $D_{it}$  values are extracted to be  $2.3 \times 10^{12}$  and  $2.5 \times 10^{12}$   $\text{cm}^{-2} \cdot \text{eV}^{-1}$  for (100)- and (111)-oriented Ge<sub>0.958</sub>Sn<sub>0.042</sub> P-MOSFETs, respectively, by room temperature charge pumping method [Fig. 5.5]. Details of the extraction method have been described in Section 3.3 of Chapter 3. This  $S$  is the smallest value reported so far for




**Fig. 5.4.**  $I_D$ - $V_{GS}$  curves showing excellent transfer characteristics of Ge<sub>0.958</sub>Sn<sub>0.042</sub> P-MOSFETs with (100) and (111) surface orientations. Similar  $S$  was observed, indicating similar mid-gap interface trap density.




**Fig. 5.5.** Mid-gap  $D_{it}$  was extracted to be  $2.3 \times 10^{12}$  and  $2.5 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  for (100)- and (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs, respectively, by room temperature charge pumping measurement.

$\text{Ge}_{0.958}\text{Sn}_{0.042}$  channel P-MOSFETs. This value is still higher than that of the best reported Ge P-MOSFET. It could possibly be reduced by optimizing the  $\text{Si}_2\text{H}_6$  passivation module, e. g. passivation temperature and duration, but this has not been explored yet. The threshold voltage of (111) surface-orientation devices is slightly left-shifted as compared with that of the (100) surface-orientation ones, as indicated in Fig. 5.6 which shows  $V_{TH}$  values of a large set of transistors as a function of  $L_G$ . This could be due to more positive fixed charges at the high- $k/\text{Ge}_{0.958}\text{Sn}_{0.042}$  interface for the (111)-oriented devices.






**Fig. 5.6.** The  $V_{TH}$  values of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs on the (111) substrate are left-shifted as compared with those of transistors on the (100) substrate. This could be due to more positive fixed charges at the high- $k/\text{GeSn}$  interface for the (111)-oriented devices.




**Fig. 5.7.** Inversion  $C$ - $V$  characteristics measured at a frequency of 100 kHz. The CET is extracted to be  $\sim 1.8$  nm based on the inversion capacitance value. Slightly larger inversion capacitance was observed for (111)-oriented transistor as compared with the (100)-oriented one.

Inversion  $C$ - $V$  characteristics measured at a frequency of 100 kHz are shown in Fig. 5.7. The capacitance equivalent thickness (CET) is extracted to be  $\sim 1.8$  nm based on the inversion capacitance value. Slightly larger inversion capacitance was observed for the (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFET as compared with the (100)-oriented one. The inversion capacitance was determined by three parameters. First, the  $\text{HfO}_2$  thickness. Since the  $\text{HfO}_2$  deposition for samples with both orientations was done in the same run, the  $\text{HfO}_2$  thickness of the two samples should be the same. Second, the thickness of  $\text{SiO}_2/\text{Si}$  interfacial layer which was formed due to the  $\text{Si}_2\text{H}_6$  passivation and oxidation of part of the Si passivation layer. In Fig. 5.3 (e), the stronger intensity of Si-O bond for (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  sample could indicate a thicker  $\text{SiO}_2/\text{Si}$  interfacial layer formed on the  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  surface with (111) orientation. Third, the inversion charge centroid which describes the shift of the inversion charges away from the oxide-semiconductor interface due to the quantum confinement.

To study the dependence of the inversion charge centroid on the surface orientations of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$ , simulation was performed using Nextnano. Shown in Fig. 5.8 is the inversion hole density as a function of distance from the channel surface for  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with (100) and (111) surface orientations. It clearly shows that the inversion charge centroid is closer to the  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  channel surface for the (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFET at an inversion carrier concentration of  $5 \times 10^{12} \text{ cm}^{-2}$ . This is due to larger density of states for (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  substrate.



**Fig. 5.8.** Simulation shows that  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFET with (111) orientation has an inversion charge centroid closer to the  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  surface at an inversion carrier density of  $5 \times 10^{12} \text{ cm}^{-2}$ . This is due to larger density of states for (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$ .




**Fig. 5.9.**  $I_D$ - $V_{DS}$  characteristics show that (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFET has 13% enhancement in drive current over the (100)-oriented device at a gate over drive of -0.6 V and  $V_{DS}$  of -0.9 V.

The second and third parameters are the competing ones. Although (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  substrate has a thicker  $\text{SiO}_2/\text{Si}$  interfacial layer, its inversion charge centroid is closer to the  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  surface as compared with the (100)-oriented one. The overall effect is that  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFET with (111) orientation has a slightly larger inversion capacitance.

Fig. 5.9 shows the  $I_D$ - $V_{DS}$  curves of the same pair of devices in Fig. 5.4. Both transistors show good pinch-off and saturation characteristics.  $I_{Dsat}$  is 13 % higher for (111) orientation than for (100) orientation at a gate overdrive of -0.6 V and  $V_{DS}$  of -0.9 V.

Next, the impact of  $R_{SD}$  and carrier mobility on  $I_{Dsat}$  difference was evaluated. Large numbers of transistors were measured with  $L_G$  ranging from 3.5 to 20.5  $\mu\text{m}$ . Shown in Fig. 5.10 is the total resistance  $R_{Total}$  extracted at a gate overdrive of -1.2 V and  $V_{DS}$  of -0.1 V as a function of  $L_G$ . From the  $R_{Total}$  versus  $L_G$  plot, the intercept of a fitted line with the y-axis yields the value of  $R_{SD}$ .  $R_{SD}$  values of  $\sim 5.5$  and  $\sim 5.8$   $\text{k}\Omega \cdot \mu\text{m}$  were obtained for (100)- and (111)-oriented surfaces, respectively. The high  $R_{SD}$  values could be due to the high contact resistance between NiGeSn and GeSn [136]. As reported in Ref. 136, the contact resistivity of NiGeSn/ $\text{Ge}_{0.947}\text{Sn}_{0.053}$  is  $1.6 \times 10^{-5} \Omega \cdot \text{cm}^2$ . The NiGeSn contact formation recipe used in this work is the same as that in Ref. 136. This value is quite high as compared with the requirement for logic application well beyond the 11-nm technology node, i. e. in the order of  $10^{-8} \Omega \cdot \text{cm}^2$ . Further research is needed to reduce the contact resistance.



**Fig. 5.10.** Total resistance  $R_{Total}$  as a function of gate length at  $V_{GS}-V_{TH}$  of -1.2 V and  $V_{DS}$  of -0.1 V. Experimental data points are plotted using circles or triangles. Fitted lines are drawn using solid lines. Similar series resistance was observed for devices with two different surface orientations. (111)-oriented devices exhibit a smaller  $\Delta R_{Total}/\Delta L_G$  slope, indicating higher carrier mobility.


The slope of  $\Delta R_{Total}/\Delta L_G$  as a function of  $L_G$  is related to the effective hole mobility  $\mu_{eff}$  of the transistors which is given by

$$\mu_{eff} = \frac{1}{W_{eff} Q_{inv} (\Delta R_{Total} / \Delta L_G)}, \quad (5.1)$$

where  $W_{eff}$  is the channel width and  $Q_{inv}$  is the inversion charge density [137]. The smaller  $\Delta R_{Total}/\Delta L_G$  for devices on (111)-oriented substrate indicates an 18% enhancement in mobility as compared with devices on (100)-oriented surface.


$\mu_{eff}$  as a function of inversion carrier density  $N_{inv}$  is further extracted by split C-V method, as shown in Fig. 5.11.  $\mu_{eff}$  was extracted based on a total resistance

slope-based approach. Higher  $\mu_{eff}$  was observed for the (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFET.  $V_{GS}-V_{TH}$  of -1.2 V used in Fig. 5.10 corresponds to  $N_{inv}$  of  $1.1 \times 10^{13} \text{ cm}^{-2}$  in Fig. 5.11.  $\mu_{eff}$  values at  $N_{inv}$  of  $1.1 \times 10^{13} \text{ cm}^{-2}$  for (100)- and (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs are 226 and 270  $\text{cm}^2/\text{V}\cdot\text{s}$ , respectively. This gives ~19 % higher mobility for  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with (111) surface orientation than with (100) surface orientation, consistent with the result shown in Fig. 5. 10.



**Fig. 5.11.**  $\mu_{eff}$  as a function of  $N_{inv}$  extracted by split C-V method. Higher  $\mu_{eff}$  was observed for the (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFET.  $\mu_{eff}$  values at  $N_{inv}$  of  $1.1 \times 10^{13} \text{ cm}^{-2}$  for (100)- and (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs are 226 and 270  $\text{cm}^2/\text{V}\cdot\text{s}$ , respectively. This gives ~19 % higher mobility for  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with (111) surface orientation than with (100) surface orientation, constant with the result shown in Fig. 5. 10.

A similar trend was predicted in Ref. [138], where Monte Carlo simulation was done to obtain the mobility of (100)- and (111)-oriented bulk Ge under biaxial compressive strain, accounting for scattering from inelastic acoustic and optical phonons. A ~15% increase of hole mobility was observed in Fig. 3 of Ref. 138 for (111)-oriented Ge surface as compared with the (100)-oriented one at 0.5 to 1.0% biaxial compressive strain. The data of the (100)- and (111)-oriented surfaces is reproduced in Fig. 5.12. In our experiment, the 10 nm-thick  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  channel has a Sn composition of 4.2%, and it is under 0.6% biaxial compressive strain.




**Fig. 5.12.** Monte Carlo simulation in Ref. 138 predicts ~15% increase of hole mobility for (111)-oriented Ge surface as compared with the (100)-oriented one at 0.5 to 1.0% biaxial compressive strain (Data reproduced from Fig. 3 of Ref. 138). Scattering from inelastic acoustic and optical phonons was accounted for.

Peak intrinsic transconductance,  $G_{m,int}$ , was extracted at  $V_{DS}$  of -1 V for a large number of devices.  $G_{m,int}$  was extracted by

$$G_{m,int} = \frac{G_{m,ext}}{1 - 0.5 \cdot R_{SD} \cdot G_{m,ext}} \quad (5.2)$$

where  $G_{m,ext}$  is the measured extrinsic transconductance and  $R_{SD}$  is the value extracted in Fig. 5.10. Shown in Fig. 5.13 is the peak  $G_{m,int}$  at  $V_{DS}$  of -1 V as a function of  $L_G$ . Although there is some scatter in the data, the (111)-orientation devices clearly have a higher peak  $G_{m,int}$ .



**Fig. 5.13.** The plot of peak  $G_{m,int}$  at  $V_{DS}$  of -1.0 V as a function of  $L_G$  clearly shows that (111)-oriented  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs have higher peak  $G_{m,int}$  values over (100)-oriented devices.



## 5.3 Fabrication and Characterization of Short channel $\text{Ge}_{0.95}\text{Sn}_{0.05}$ P-MOSFETS

### 5.3.1 Device Fabrication


The process flow for fabricating the world's first  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  short channel P-MOSFET is shown in Fig. 5.14 (a). To control the short channel effects, n-type doped (100)-oriented Ge wafer with a high doping concentration  $N_D$  of  $1 \times 10^{18} \text{ cm}^{-3}$  was used as the starting substrate. An unintentionally doped  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  film with a thickness of 30 nm was grown by MBE at a temperature of 180 °C. Sn composition was further increased to 5% to scale up the hole mobility. After the phosphorus well implantation at energy of 25 KeV and a dose of  $7 \times 10^{12} \text{ cm}^{-2}$ , the dopants were activated by rapid thermal annealing at 400 °C for 5 minutes. Following that, gate stack formation, including pre-gate cleaning,  $\text{Si}_2\text{H}_6$  passivation,  $\text{HfO}_2$  deposition and TaN deposition, was done using the same recipes discussed in Section 2 of this Chapter.

A fine gate pattern using single layer NEB-22 is defined by E-beam lithography and followed by the gate etching using Cl-based gas. The halo implant was then performed at energy of 80 KeV and a dose of  $5 \times 10^{13} \text{ cm}^{-2}$  with a tilt angle of 15 °. This was followed by  $\text{BF}_2^+$  S/D extension implant at energy of 10 KeV and a dose of  $5 \times 10^{14} \text{ cm}^{-2}$ . SiON spacer formation was then done comprising the SiON deposition by plasma enhanced chemical vapor deposition (PECVD) and the F-based reactive etching. After the boron deep S/D implantation at energy of 10 KeV and


(a) **Process Flow for Short Channel  
Ge<sub>0.95</sub>Sn<sub>0.05</sub> P-MOSFET Fabrication**

- Ge<sub>0.95</sub>Sn<sub>0.05</sub> Grown on Ge(100) by MBE
- Phosphorous Well Implant and Activation
- Pre-gate Cleaning by DHF
- Native Oxide Removal by SF<sub>6</sub> Plasma
- Si<sub>2</sub>H<sub>6</sub> Passivation
- HfO<sub>2</sub>/TaN Stack Deposition
- Gate Patterning and Etch
- **Arsenic Halo Implant**  
Energy: 80 keV, Dose: 5×10<sup>13</sup> cm<sup>-2</sup>, 15° tilt
- **BF<sub>2</sub><sup>+</sup> S/D Extension Implant**  
Energy: 10 keV, Dose: 5×10<sup>14</sup> cm<sup>-2</sup>
- **Spacer Formation**
- **B Deep S/D Extension Implant**  
Energy: 9 keV, Dose: 2×10<sup>15</sup> cm<sup>-2</sup>
- Dopant Activation  
RTP: 500 °C, 60 s
- NiGeSn Metallization

(b) **Schematic of a Completed Short Channel  
Ge<sub>0.95</sub>Sn<sub>0.05</sub> P-MOSFET**



**Fig. 5.14.** (a) Process flow for fabricating short channel Ge<sub>0.95</sub>Sn<sub>0.05</sub> P-MOSFET, with a schematic of the completed device structure shown in (b). Advanced modules, such as halo implant and S/D extension implant, were introduced to control the short channel effects.




**Fig. 5.15.** Top-view SEM image showing a completed short channel  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  P-MOSFET with source, drain and gate pads. The transistor has gate width of  $50\ \mu\text{m}$ . The zoom-in image of the region highlighted by dotted line shows the gate length of  $200\ \text{nm}$ .


dose of  $2 \times 10^{15}\ \text{cm}^{-2}$ , all dopants were then activated by RTA at  $500\ ^\circ\text{C}$  for  $60\ \text{s}$ . Finally, NiGeSn metallic S/D was formed to complete the transistor fabrication. Top-view SEM image in Fig. 5.15 shows a completed short channel  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  P-MOSFET, with the inset showing the gate length of  $200\ \text{nm}$ .

### 5.3.2 Electrical Characterization

Plots of  $I_D$  and extrinsic transconductance  $G_{m,ext}$  versus  $V_{GS}$  for a  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  P-MOSFET with  $L_G$  of  $200\ \text{nm}$  are shown in Fig. 5.16 (a). This device has the shortest  $L_G$  reported so far for  $\text{Ge}_{1-x}\text{Sn}_x$  P-MOSFETs. Decent transfer characteristics were observed.  $G_{m,ext}$  was measured to be  $295\ \mu\text{S}/\mu\text{m}$  at  $V_{DS}$  of  $-0.6\ \text{V}$ . The extracted  $S$  is affected by the high off-state current, resulting from the high junction leakage current due to the small band gap of  $\text{Ge}_{0.95}\text{Sn}_{0.05}$ . To improve the drain induced barrier lowering (DIBL), a more highly doped Ge substrate or a GOI substrate can be



(a)




(b)


**Fig. 5.16.** (a)  $I_D$ - $V_{GS}$  and  $G_{m,ext}$ - $V_{GS}$  curves of a  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  P-MOSFET with  $L_G$  of 200 nm. Decent transfer characteristics were observed. Improvement in subthreshold swing,  $I_{on}/I_{off}$  ratio, and  $DIBL$  can be achieved by device structure optimization, e.g. by growing the  $\text{Ge}_{1-x}\text{Sn}_x$  channel layer on GeOI substrate. (b)  $I_D$ - $V_{DS}$  output characteristics show that drive current of  $\sim 680 \mu\text{A}/\mu\text{m}$  was realized at  $V_{GS}-V_{TH}$  of  $-2.0 \text{ V}$  and  $V_{DS}$  of  $-1.5 \text{ V}$ .

used.  $I_D$ - $V_{DS}$  curves in Fig. 5.16 (b) show drive current of more than  $680 \mu\text{A}/\mu\text{m}$  at  $V_{GS} - V_{TH}$  of  $-2.0 \text{ V}$  and  $V_{DS}$  of  $-1.5 \text{ V}$ .

The drive current is severely affected by the high S/D series resistance  $R_{SD}$ . Fig. 5.17 plots the total resistance  $R_{Total}$  versus  $V_{GS}$  for the same device in Fig. 5.16. The  $R_{Total}$  of a transistor measured at low drain bias decreases with increasing gate bias  $V_{GS}$ , and approaches  $R_{SD}$  at large  $V_{GS}$ .  $R_{SD}$  is the sum of the source resistance  $R_S$  and drain resistance  $R_D$ , where  $R_S$  is equal to  $R_D$  due to device symmetry. The extracted  $R_{SD}$  is around  $1.7 \text{ k}\Omega \cdot \mu\text{m}$ . This value is quite high as compared with other NiGe contacts reported [57], and could be due to un-optimized dopant activation and metal S/D formation conditions.



**Fig. 5.17.**  $R_{Total}$  measured at  $V_{DS}$  of  $-0.1 \text{ V}$  as a function of  $V_{GS}$  for a  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  device with  $L_G$  of  $200 \text{ nm}$ .  $R_{SD}$  was extracted to be  $\sim 1.7 \text{ k}\Omega \cdot \mu\text{m}$ .



**Fig. 5.18.** Peak  $G_{m,int}$  at  $V_{DS}$  of -1.1 V as a function of  $L_G$  shows the good scalability of  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  short channel devices, with the highest peak  $G_{m,int}$  of  $\sim 492 \mu\text{S}/\mu\text{m}$  achieved at  $L_G$  of 200 nm.

As  $G_{m,ext}$  is affected by both carrier mobility and  $R_{SD}$ , in order to take out the effect of  $R_{SD}$ , the intrinsic transconductance  $G_{m,int}$  was extracted using [139]:

$$G_{m,int} = \frac{G_m^0}{1 - (R_S + R_D) \cdot G_D (1 + R_S \cdot G_m^0)}, \quad (5.3)$$

$$G_m^0 = \frac{G_{m,ext}}{1 - R_S \cdot G_{m,ext}}, \quad (5.4)$$

where  $G_D$  is the measured drain conductance. Shown in Fig. 5.18 is the peak  $G_{m,int}$  at  $V_{DS}$  of -1.1 V as a function of  $L_G$ . The highest peak  $G_{m,int}$  value of  $\sim 492 \mu\text{S}/\mu\text{m}$  was obtained at  $L_G$  of 200 nm. With reduction of  $R_{SD}$  and further gate length scaling, higher drive current and transconductance are expected. It should be noted that

although the effect of  $R_{SD}$  has been taken out, when  $L_G$  scales from 400 nm to 200 nm, the peak  $G_{m,int}$  only increases from 325 to 492  $\mu\text{S}/\mu\text{m}$  (not a ratio of 2). This should be due to the degradation of carrier mobility when the transistor gate length reaches nanometer dimensions in which the ballistic transport can be an important limitation of the mobility. Similar observations have also been reported in Si MOSFETs [140],[141]. For ultimate short nanometer devices, the channel conductivity may be determined not by the carrier scattering time, but by the transit time that is of the order of  $L_G/v_{th}$  where  $v_{th}$  is the carrier thermal velocity and  $L_G$  is the transistor gate length [141].

## 5.4 Summary

In this Chapter, two techniques were explored for further enhancing the drive current of  $\text{Ge}_{1-x}\text{Sn}_x$  P-MOSFETs: choice of substrate surface orientation and transistor gate length scaling.

In Section 5.2,  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs with implantless NiGeSn metal S/D were fabricated on (100)- and (111)-oriented substrates. The dependence of device performance on the crystal orientation of  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  P-MOSFETs was studied. Low-temperature  $\text{Si}_2\text{H}_6$  treatment was effective in passivating both  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  (100)- and (111)-oriented surfaces. We found that the (111)  $\text{Ge}_{0.958}\text{Sn}_{0.042}$  crystal orientation gives higher hole mobility and drive current.

In Section 5.3, the first short channel  $\text{Ge}_{0.95}\text{Sn}_{0.05}$  P-MOSFETs with self-aligned NiGeSn metal S/D were realized using a gate-first process. A transistor with  $L_G$  of 200 nm demonstrates decent transfer characteristics and high intrinsic transconductance of  $\sim 295 \mu\text{S}/\mu\text{m}$  at  $V_{DS}$  of -0.6 V. Mobility degradation was observed for transistors with  $L_G$  less than 400 nm.



## Chapter 6

# Uniaxially Strained Germanium-Tin Nanowire Gate-All-Around P-Channel Metal-Oxide-Semiconductor Field-Effect Transistors Enabled by a Novel Top-Down Nanowire Formation Technology

### 6.1 Introduction

Germanium-Tin (GeSn) p-channel metal-oxide-semiconductor field-effect transistors (P-MOSFETs) with encouraging drive current performance have been demonstrated [27]-[29], and are promising candidates to replace Si P-MOSFETs at 11 nm technology node and beyond. Much attention has been focused on the interface engineering between the high- $k$  dielectric and GeSn channel to reduce the interface trap density ( $D_{it}$ ), which is critical for realizing steep subthreshold swing  $S$  and large drive current. However, utilizing advanced device structures such as non-planar three-dimensional (3D) structure becomes equally important as device dimension reaches sub-100 nm regime, because they can give benefits of improved control of short channel effects (SCEs), enhanced volume inversion in the channel region, and a lower off-state leakage current. As Si complementary metal-oxide-semiconductor

(CMOS) manufacturing enters a new era with the “tri-gate” design at 22 nm node, similar non-planar 3D approach needs to be explored for its high mobility channel counterparts. InGaAs n-channel metal-oxide-semiconductor field-effect transistors (N-MOSFETs) [67]-[70],[141] and Ge channel P-MOSFETs [71]-[77] with 3D structures have been extensively explored recently, with very promising results achieved. However, there has been no report of GeSn P-MOSFETs with similar advanced structures. In addition, uniaxial compressive strain has recently been experimentally shown to be even more effective in enhancing the hole mobility of Ge than biaxial compressive strain, and this was achieved by nanowire (NW) formation from biaxially strained Ge [77]. The ability to obtain uniaxial compressive strain by etching NWs from a biaxially strained layer, together with the need for 3D device architectures for control of SCEs at extremely scaled dimensions, makes it particularly attractive to form short channel GeSn NW P-MOSFETs from biaxially strained GeSn, which has not been reported before.

In this Chapter, uniaxially compressive strained GeSn GAA NW P-MOSFETs with HfO<sub>2</sub>/WN gate stack using a fully CMOS compatible top-down fabrication method was demonstrated for the first time. A novel H<sub>2</sub>O<sub>2</sub>-based wet etch was developed to realize GeSn NWs. SF<sub>6</sub> treatment and low temperature Si<sub>2</sub>H<sub>6</sub> passivation were used to passivate the GeSn NWs to achieve good interface between high-*k* dielectric and GeSn channel. The process modules were integrated in a GeSn NW GAA P-MOSFETs fabrication flow to realize channel length ( $L_{CH}$ ) down to 100 nm. Drive current  $I_{Dsat}$  of over 600  $\mu\text{A}/\mu\text{m}$  was obtained with peak intrinsic transconductance  $G_{m,int}$  of  $\sim 573 \mu\text{S}/\mu\text{m}$  at  $V_{DS}$  of -1 V. Simulations show that uniaxial

compressive strain leads to a significant reduction of the hole effective mass and an increase in the separation between light hole (LH) and heavy hole (HH) bands of GeSn compared to unstrained and biaxially compressive strained GeSn, which could enhance hole mobility.


## 6.2 Novel Process Technology for Ge<sub>1-x</sub>Sn<sub>x</sub> Nanowire Formation

To realize Ge<sub>1-x</sub>Sn<sub>x</sub> GAA NW P-MOSFETs, one of the critical steps is to form the Ge<sub>1-x</sub>Sn<sub>x</sub> NW. In this Section, Ge<sub>1-x</sub>Sn<sub>x</sub> NW formation process was developed using a top-down two-step process: SF<sub>4</sub>-based dry etch followed by H<sub>2</sub>O<sub>2</sub>-based wet etch.

The starting substrate comprises Ge<sub>1-x</sub>Sn<sub>x</sub> film with a thickness of ~35-50 nm grown on n-type Ge(100) using molecular beam epitaxy (MBE) tool at 180 °C. A 20 nm-thick SiO<sub>2</sub> layer was deposited by sputter before patterning a single layer NEB 22 resist by E-beam lithography (EBL). A SF<sub>6</sub>-based reactive-ion etch (RIE) was then performed to etch away the SiO<sub>2</sub> and stop at the Ge<sub>1-x</sub>Sn<sub>x</sub> surface. Right after that, a mixed etching gas comprising SF<sub>6</sub> and CHF<sub>3</sub> was then used to etch the Ge<sub>1-x</sub>Sn<sub>x</sub> film and ~150 nm of the underneath Ge layer in the same chamber. The etch rate of the Ge<sub>1-x</sub>Sn<sub>x</sub> and Ge layer was measured to be ~60 nm/minute. Detailed recipe for etching Ge<sub>1-x</sub>Sn<sub>x</sub> and Ge layers in the RIE tool is shown in Table 6.1.

**Table 6.1.** Recipe used to etch the Ge<sub>1-x</sub>Sn<sub>x</sub> film and the underneath Ge layer in the RIE tool.

<b>Chamber Pressure (mTorr)</b>	<b>25</b>
<b>RF Power (W)</b>	<b>150</b>
<b>DC Power (W)</b>	<b>150</b>
<b>Flow Rate of Ar (sccm)</b>	<b>75</b>
<b>Flow Rate of CHF<sub>3</sub> (sccm)</b>	<b>50</b>
<b>Flow Rate of SF<sub>6</sub> (sccm)</b>	<b>25</b>




**Fig. 6.1.** (a) The etch rate of  $Ge_{1-x}Sn_x$  decreases with increasing Sn composition. The wet etch rate is calculated as the step height difference before and after the wet etch over the etch time, as illustrated by the schematics shown in (b). Good etch selectivity of Ge with respect to  $Ge_{1-x}Sn_x$  is demonstrated, as shown in (c).

After that, the Ge layer underneath the  $\text{Ge}_{1-x}\text{Sn}_x$  fin was selectively etched by a  $\text{H}_2\text{O}_2$ -based solution at room temperature, releasing the  $\text{Ge}_{1-x}\text{Sn}_x$  film from the Ge substrate. The volume ratio of the mixed etchant  $\text{NH}_4\text{OH}:\text{H}_2\text{O}_2:\text{H}_2\text{O}$  is 1 : 2 : 160. The weight percentage values of the  $\text{NH}_4\text{OH}$  and  $\text{H}_2\text{O}_2$  chemicals are 28% and 31%, respectively. Fig. 6.1 (a) summarizes the wet etch rate of  $\text{Ge}_{1-x}\text{Sn}_x$  films with different Sn composition ranging from 0 to 8 %. The wet etch rate is calculated as the step height difference before and after the wet etch over the etch time, as illustrated by the schematics shown in Fig. 6.1 (b). With increasing Sn composition from 0 to 8%, the etch rate slows down from  $\sim 6$  to 0.75 nm/s. The etch selectivity of Ge over  $\text{Ge}_{1-x}\text{Sn}_x$ , defined as the etch rate of Ge divided by the etch rate of  $\text{Ge}_{1-x}\text{Sn}_x$ , is calculated to increase from 1 to 8.1, as shown in Fig. 6.1 (c). Since the wet etch process etches Ge at a much faster rate as compared to  $\text{Ge}_{1-x}\text{Sn}_x$  alloys with Sn composition larger than 4%, the Ge region under the  $\text{Ge}_{1-x}\text{Sn}_x$  patterns can be eventually removed.

Finally, a 2-minute dip in diluted HF ( $\text{HF}:\text{H}_2\text{O} = 1: 50$ ) was performed to fully remove the  $\text{SiO}_2$  hard mask. Fig. 6.2 (a) shows a top-view *scanning electron microscope* (SEM) image of a  $\text{Ge}_{1-x}\text{Sn}_x$  NW test structure after the selective wet etch and  $\text{SiO}_2$  removal. The tilt-view SEM in Fig. 6.2 (b) confirms the successful release of the  $\text{Ge}_{1-x}\text{Sn}_x$  NW with very good selectivity [Fig. 6.3 (c)]. SEM images of samples with multiple parallel  $\text{Ge}_{1-x}\text{Sn}_x$  NWs are also shown in Fig. 6.2 (d).

So far, the reason for the dependence of the etch rate of  $\text{Ge}_{1-x}\text{Sn}_x$  on Sn composition is not fully understood. One possible reason to explain this may be as follows: Ge and Sn can be oxidized by the  $\text{H}_2\text{O}_2$ -based solution in which  $\text{GeO}_2$  and

$\text{SnO}_2$  would be formed on the  $\text{Ge}_{1-x}\text{Sn}_x$  surface.  $\text{GeO}_2$  can be dissolved in  $\text{H}_2\text{O}$  but  $\text{SnO}_2$  cannot. Therefore, the  $\text{SnO}_2$  covering the surface of the  $\text{Ge}_{1-x}\text{Sn}_x$  could protect the  $\text{Ge}_{1-x}\text{Sn}_x$  surface from being etched quickly. Increasing the Sn composition would increase the percentage of  $\text{SnO}_2$  on the  $\text{Ge}_{1-x}\text{Sn}_x$  surface. Therefore, a higher Sn composition gives a slower etch rate of the  $\text{Ge}_{1-x}\text{Sn}_x$ .




**Fig. 6.2.** (a) Top-view SEM image of a GeSn NW test structure after selective wet etch and  $\text{SiO}_2$  removal. (b) Tilt-view SEM confirms the GeSn NW release, with (c) very good selectivity achieved. (d) Tilt-view SEM image with multiple parallel GeSn NWs formed.

### 6.3 Uniaxially Strained Germanium-Tin (GeSn) Nanowire


In Si CMOS technology, strain engineering has been extensively explored to change the band structure of Si channel and enhance the drive current [143]-[147]. In this Section, two dimensional (2D) finite element numerical simulations were performed to investigate the stress profile in the GeSn NW. The Sn composition of the GeSn NW simulated is 4.2%. The simulated NW has length, width, and height of 500, 50 and 50 nm, respectively. The boundary conditions are such that the bottom of the Ge substrate is rigid in the vertical direction, and the sides of the domain are assumed to have horizontal displacements. Isotropic approximation was used in the stress simulation.

The stress contour in the longitudinal and transverse directions of the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  NW is shown in Fig. 6.3 (a) and (b), respectively. Uniaxial longitudinal compressive stress was induced in the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  NW. Larger stress was observed at the top surface of the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  NW where the inversion layer would be formed in GeSn GAA NW P-MOSFETs. This could be contributing favorably to drive current and carrier transport enhancement. Asymmetric stress in Ge NW P-MOSFETs was found to enhance the hole mobility significantly as compared with biaxial stress [77]. Fig. 6.4 shows the average longitudinal stress in the region where inversion charge flows, i.e. top 5 nm of the NW surface. The magnitude increases with smaller NW length, indicating scalability of this structure.






**Fig. 6.3.** Stress contour in (a) longitudinal and (b) transverse directions of the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  NW. Uniaxial longitudinal compressive stress was induced in the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  NW. Larger stress was observed at the top surface of the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  NW where the inversion layer would be formed.



**Fig. 6.4.** Average longitudinal stress magnitude in the region where inversion charge flows, i.e. top 5 nm of the NW surface. The magnitude increases with smaller NW length, indicating scalability of this structure.


## 6.4 Reduction in Effective Mass and Interband Scattering by Uniaxial Compressive Strain

In order to study the effect of strain on the band structure of  $\text{Ge}_{0.959}\text{Sn}_{0.041}$ , simulation was performed using Nextnano. Fig. 6.5 (a)-(c) show the 3D equi-energy surfaces ( $E = 30 \text{ meV}$ ) of  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  topmost valence band with no strain, 0.63% biaxial compressive strain, and 0.63% uniaxial compressive strain along [110] direction, respectively. The corresponding  $E$ - $k$  diagrams of three cases are shown in Fig. 6.5 (d)-(f).



**Fig. 6.5.** 3D equi-energy surfaces ( $E = 30 \text{ meV}$ ) of  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  top valence band with (a) no strain, (b) with 0.63% biaxial compressive strain, and (c) with 0.63% uniaxial compressive strain along [110] direction. As shown in the  $E$ - $k$  diagrams of  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  in (d), (e), and (f), the uniaxial strain not only leads to more warping of the topmost valence band, but also increases separation between bands of LH and HH, as compared with unstrained and biaxial strain cases. Both effects are beneficial to enhance the hole mobility of  $\text{Ge}_{0.959}\text{Sn}_{0.041}$ .

Two effects induced by uniaxial compressive strain are beneficial to enhance the hole mobility of  $\text{Ge}_{0.959}\text{Sn}_{0.041}$ , as compared with unstrained and biaxial compressive strain cases. First, more bandwarping induced by uniaxial compressive strain produces reduced effective mass for the topmost valence band where holes primarily occupy, as shown in Fig. 6.6. Second, the uniaxial compressive strain increases light hole (LH) to heavy hole (HH) band separation, reducing the inter-valley scattering.



**Fig. 6.6.** Uniaxial compressive strain can realize significant reduction of effective mass of the topmost valence band where holes primarily occupy. This leads to higher hole mobility as compared with the unstrained and biaxial compressive strain cases.


## 6.5 Fabrication and Characterization of $\text{Ge}_{0.959}\text{Sn}_{0.041}$ GAA NW P-MOSFETs

### 6.5.1 Device Fabrication

Fig. 6.7 (a) summarizes the process flow for fabrication of the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  GAA NW P-MOSFETs. The 3D schematics in Fig. 6.7 (b), (c), (d), and (e) show the structures after the steps of source/drain (S/D) formation,  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  fin definition,  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  NW formation, and the gate definition, respectively.

$\text{Ge}_{0.959}\text{Sn}_{0.041}$  film with a thickness of  $\sim 35$  nm was first epitaxially grown on n-type Ge(100) using solid source MBE system at  $180$  °C. Phosphorus well implant was performed at energy of  $20$  keV and a dose of  $7 \times 10^{12}$   $\text{cm}^{-2}$ , and activated at  $450$  °C for  $180$  s. A  $\text{SiO}_2$  layer of  $\sim 20$  nm was deposited by sputter, and a dummy resist gate pattern was defined by EBL.  $\text{BF}_2^+$  implant was then performed at energy of  $30$  keV and a dose of  $1 \times 10^{15}$   $\text{cm}^{-2}$ , and activated at  $500$  °C for  $60$  s. The dummy gate pattern defined the channel length  $L_{CH}$ , and was subsequently removed. Fin lithography was performed by EBL before a F-based plasma etch to define the fins. A  $\text{H}_2\text{O}_2$ -based solution removed the Ge under the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  fin to form the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  NWs. This is a key enabling process (details were discussed in Section 2 of this Chapter).


A cyclic process was used for pre-gate cleaning, which involves treating the wafers with deionized water followed by hydrofluoric (HF) acid ( $\text{HF}:\text{H}_2\text{O} = 1:50$ ) in each cycle. After pre-gate clean, samples were loaded into an ultra-high vacuum tool for native oxide removal by  $\text{SF}_6$  plasma and sub- $400$  °C *in situ*  $\text{Si}_2\text{H}_6$  passivation to form a high-quality Si passivation layer. This was followed by deposition of  $7$  nm-




**Fig. 6.7.** (a) Key process steps for fabricating GeSn GAA NW P-MOSFETs. The 3D schematics show the structures after the steps of (b) S/D formation, (c) GeSn fin definition, (d) removal of Ge under GeSn, and (e) gate definition.

thick  $\text{HfO}_2$  by atomic layer deposition (ALD) tool at temperature of  $250\text{ }^\circ\text{C}$ .  $\sim 200$  nm WN metal was deposited by sputter as the gate electrode. Gate etch process was performed using F-based plasma etch. The F-based dry etching chemistry provides excellent selectivity between WN and  $\text{HfO}_2$ , giving a damage-free gate dielectric. Finally, Ni was deposited at the S/D contact regions and followed by rapid thermal anneal (RTA) at  $350\text{ }^\circ\text{C}$  for 30 s to form the NiGeSn metal contact.


Fig. 6.8 shows the high-resolution transmission electron microscope (HRTEM) image of  $\sim 35$  nm  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  film on Ge(100). Defect free  $\text{Ge}_{0.959}\text{Sn}_{0.041}/\text{Ge}$  interface and the high crystallinity of the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  film were observed. High resolution X-ray diffraction (XRD) (004) and (224) curves in Fig. 6.9 show that the substitutional Sn composition is  $\sim 4.2\%$  and the film is fully strained. The well-defined peaks indicate excellent quality of the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  channel material. In the device fabrication, the choice of Sn composition is important as a high Sn composition increases the selectivity between  $\text{Ge}_{1-x}\text{Sn}_x$  over Ge, but could also increase the off-state current due to the lower bandgap with higher Sn composition.



**Fig. 6.8.** HRTEM images of epitaxial  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  grown on Ge(100) substrate show the defect free interface and high quality  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  film.



**Fig. 6.9.** HRXRD (004) and (224) curves show that the GeSn film has a 4.2% substitutional Sn. The well-defined peaks indicate excellent quality of the  $\text{Ge}_{0.959}\text{Sn}_{0.041}$  channel material.



**Fig. 6.10.** (a) Cross-sectional SEM image shows GeSn GAA MOSFETs with 3 parallel wires. (b) TEM image of one GeSn NW wrapped by high- $k$   $\text{HfO}_2$  and WN metal. The GeSn NWs were released and surrounded by WN/ $\text{HfO}_2$ . (c) HRTEM shows a GeSn NW with width of 50 nm and height of  $\sim 35$  nm.

Fig. 6.10 (a) shows the cross-sectional *SEM* of the GeSn GAA MOSFETs with 3 parallel wires. The TEM image in Fig. 6.10 (b) clearly shows that the GeSn NW was released and surrounded by the high-*k*/metal gate stack. GeSn NW with width of ~50 nm and height of ~35 nm was realized with the novel NW formation process, as shown in Fig. 6.10 (c).


### 6.5.2 Electrical Characterization

Fig. 6.11 (a) shows the  $I_D$ - $V_{GS}$  curves of a GeSn GAA NW P-MOSFET with  $L_{CH}$  of 500 nm. Decent transfer characteristics were achieved. Output characteristics of the same P-MOSFET are shown in Fig. 6.11 (b). The current is normalized by the total perimeter of 15 NWs.


Fig. 6.12 (a) shows the extrinsic and intrinsic transconductance of a P-MOSFET with  $L_{CH}$  of 250 nm at  $V_{DS}$  of -1 V, with high peak  $G_{m,int}$  of ~465  $\mu\text{S}/\mu\text{m}$ . High  $I_{Dsat}$  of ~490  $\mu\text{A}/\mu\text{m}$  at an overdrive of -2 V and  $V_{DS}$  of -2 V was obtained, as shown in the  $I_D$ - $V_{DS}$  plot of the same transistor in Fig. 6.12 (b).

The transconductance and drive current are severely affected by the high S/D series resistance  $R_{SD}$ . Fig. 6.13 plots the total resistance  $R_{Total}$  versus  $V_{GS}$  for the same device in Fig. 6.11. The  $R_{Total}$  of a transistor measured at low drain bias decreases with increasing gate bias  $V_{GS}$ , and approaches  $R_{SD}$  at large  $V_{GS}$  of 5 V. The extracted  $R_{SD}$  is around 3.3  $\text{k}\Omega\cdot\mu\text{m}$ . This value is quite high as compared with other NiGe contacts reported [22]. The high  $R_{SD}$  is due to the long extension resistance between channel edge and S/D pads, and can be reduced with raised or epitaxial S/D. Higher






**Fig. 6.11.** (a)  $I_D$ - $V_{GS}$  plot showing decent transfer characteristics of a GeSn GAA NW MOSFET with  $L_{CH}$  of 500 nm. (b) Output characteristics of the same transistor shown in (a). The current is normalized by the total perimeter of 15 NWs.



**Fig. 6.12.** (a)  $G_m$ - $V_{GS}$  curves for a GeSn GAA NW P-MOSFET with  $L_{CH}$  of 250 nm show high peak  $G_{m,int}$  of 465  $\mu\text{S}/\mu\text{m}$  at  $V_{DS}$  of -1 V. Drive current of  $\sim 500$   $\mu\text{A}/\mu\text{m}$  was achieved at  $V_{GS}-V_{TH}$  of -2 V and  $V_{DS}$  of -2 V, as shown in the  $I_D$ - $V_{DS}$  plot of the same transistor shown in (a).



**Fig. 6.13.**  $R_{Total}$  measured at  $V_{DS}$  of -0.1 V as a function of  $V_{GS}$  for a GeSn GAA NW MOSFET with  $L_{CH}$  of 250 nm.  $R_{SD}$  was extracted to be  $\sim 3.3 \text{ k}\Omega \cdot \mu\text{m}$ .


$I_{Dsat}$  is expected with further device optimization, e.g. scaling of capacitance equivalent thickness (CET) and  $R_{SD}$  reduction.

Fig. 6.14 (a) and (b) show the scaling metrics of the peak  $G_{m,int}$  at  $V_{DS}$  of -1 V, and  $I_{Dsat}$  at an overdrive of -2 V and  $V_{DS}$  of -2 V, respectively, for transistors with  $L_{CH}$  ranging from 100 nm to 500 nm. Peak  $G_{m,int}$  was extracted using [139]:

$$G_{m,int} = \frac{G_m^0}{1 - (R_S + R_D) \cdot G_D (1 + R_S \cdot G_m^0)}, \quad (6.1)$$

$$G_m^0 = \frac{G_{m,ext}}{1 - R_S \cdot G_{m,ext}}, \quad (6.2)$$

where  $G_D$  is the measured drain conductance. With a  $L_{CH}$  of 100 nm,  $G_{m,sat}$  of 573  $\mu\text{S}/\mu\text{m}$  was obtained at  $V_{DS}$  of -1 V.  $I_{Dsat}$  at an overdrive of -2 V and  $V_{DS}$  of -2 V was higher than 600  $\mu\text{A}/\mu\text{m}$  was also achieved. Similar trend of mobility degradation was observed when the  $L_{CH}$  scales to sub-350 nm.



**Fig. 6.14.** (a) Peak  $G_{m,int}$  at  $V_{DS}$  of -1.1 V, and (b)  $I_{D,sat}$  at an overdrive of -2 V and  $V_{DS}$  of -2 V as a function of  $L_{CH}$ . Degradation in carrier mobility was observed when the transistor scales to sub-350 nm.

## 6.6 Summary

In this Chapter, we discussed the first GeSn GAA NW P-MOSFETs realized using CMOS compatible process modules.

In Section 6.2, a top-down two-step etch process including a novel wet etch with high selectivity of Ge over GeSn was developed to enable the realization of GeSn NWs. It was observed that a higher Sn composition in GeSn leads to a slower etch rate of GeSn in H<sub>2</sub>O<sub>2</sub>-based solution. Section 6.3 studies the stress contour of the GeSn NW by finite element simulation. The impact of NW length on the stress profile was also evaluated. Simulation results in Section 6.4 show that the uniaxial compressive strain could achieve significant reduction in hole effective mass and interband scattering, as compared with unstrained and biaxial compressive strained cases. In Section 6.5, the first GeSn GAA NW P-MOSFETs with NW width of 50 nm, height of 35 nm, and  $L_{CH}$  down to 100 nm, were realized with good  $I_{Dsat}$ . This technology is a promising option for future extremely-scaled high performance P-MOSFETs with GeSn as the channel material.

# Chapter 7

## Conclusion and Future Work

### 7.1 Conclusion and Contributions of This Thesis

As continuous transistor scaling and performance improvement of conventional Si metal-oxide-semiconductor field-effect transistors (MOSFETs) are facing grand challenges, novel technologies and device structures are required to further enhance the drive current of the MOSFETs at a reduced supply voltage. This thesis has sought to explore the potential of InGaAs as alternative n-channel material and GeSn as p-channel material to enable a new class of nanometer-scale transistors for future high performance and low power logic applications. The major conclusion and contributions of this work are elucidated here.

#### 7.1.1 Raised Source/Drain (S/D) with *In situ* Doping for Series Resistance

##### Reduction of In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs

Raised S/D structure with *in situ* doping process was demonstrated in InGaAs channel N-MOSFETs with indium composition as high as 70 %. A selective epitaxy process using metal organic chemical vapor deposition (MOCVD) was first developed to grow high quality InGaAs film. The process module was then integrated into a self-aligned gate-first process to fabricate the In<sub>0.7</sub>Ga<sub>0.3</sub>As N-MOSFETs. Significant S/D series resistance ( $R_{SD}$ ) reduction was achieved due to combined contributions from the high S/D doping concentration as well as the

structural improvement in the raised S/D structure. This technique is attractive to reduce the  $R_{SD}$  of InGaAs N-MOSFETs to explore the full potential of InGaAs as an n-channel material for future technology nodes.

### 7.1.2 Advanced Gate Stack Technologies for $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ N-MOSFETs

The concept and demonstration of novel surface passivation techniques were exploited to realize high-quality metal gate/high- $k$  dielectric stacks on InGaAs. For the first time, the realization of InP-capped  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs formed using a gate-first process was achieved. The TaN/ $\text{Al}_2\text{O}_3$  gate stack formed on InP/ $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  is thermally stable after 600 °C 60 s dopant activation anneal. Introducing InP capping layer in  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs was found to reduce the subthreshold swing  $S$  and increase the drive current. In addition, low temperature  $\text{Si}_2\text{H}_6$  passivation was developed to effectively passivate the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  surface. When integrated with the atomic layer deposition (ALD) deposited  $\text{HfO}_2$  to realize  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs, capacitance equivalent thickness (CET) of ~1.6 nm with low gate leakage current density was achieved, and  $S$  comparable to the best reported in the literature was obtained. Both interface engineering techniques are highly compatible with a matured high- $k$  dielectric deposition process, and provide promising options for interface passivation to explore the full potential of InGaAs channel N-MOSFETs.

### **7.1.3 GeSn P-MOSFETs with High Hole Mobility and Excellent Negative Bias Temperature Instability (NBTI) Reliability Realized by Low Temperature Si<sub>2</sub>H<sub>6</sub> Passivation**

Low temperature Si<sub>2</sub>H<sub>6</sub> passivation was developed to realize GeSn P-MOSFETs, which exhibit smaller  $S$  and higher effective carrier mobility as compared with (NH<sub>4</sub>)<sub>2</sub>S-passivated ones. The Si<sub>2</sub>H<sub>6</sub>-passivated GeSn P-MOSFETs also show excellent NBTI reliability with very small threshold voltage ( $V_{TH}$ ) shift as well as negligible degradation of  $S$  and peak transconductance. For the first time, a common gate stack technology comprising 370 °C Si<sub>2</sub>H<sub>6</sub> passivation and TaN/HfO<sub>2</sub> gate stack was proposed and demonstrated for InGaAs and GeSn complementary metal-oxide-semiconductor (CMOS) devices for cost effective integration. Symmetric  $V_{TH}$ , low gate leakage, and very high drive current were achieved for InGaAs N-MOSFETs and GeSn P-MOSFETs.

### **7.1.4 Performance Enhancement for GeSn P-MOSFETs: Surface Orientation and Gate Length Scaling**

The dependence of device performance on the crystal orientation of Ge<sub>0.958</sub>Sn<sub>0.042</sub> P-MOSFETs was studied for the first time. Ge<sub>0.958</sub>Sn<sub>0.042</sub> (111) crystal orientation gives higher hole mobility and drive current as compared with (100) orientation. The results open new avenues to improve the drive current of GeSn P-MOSFETS by choice of surface orientations. In addition, the world's first short-channel GeSn P-MOSFETs with self-aligned NiGeSn metal S/D were realized using a gate-first process. A transistor with gate length  $L_G$  of 200 nm demonstrates decent transfer characteristics and high peak intrinsic transconductance  $G_{m,int}$  of ~295  $\mu\text{S}/\mu\text{m}$

at  $V_{DS}$  of -0.6 V. The results illustrate the potential of GeSn as a promising p-channel material for future high performance and low power logic application.

### **7.1.5 Uniaxially Strained GeSn Gate-All-Around (GAA) Nanowire (NW) P-MOSFETs**

The uniaxially compressive strained GeSn GAA NW P-MOSFETs with the shorted reported channel length  $L_{CH}$  down to 100 nm were demonstrated for the first time. The uniaxially compressive strained GeSn NW with a width of 50 nm and a height of 35 nm was fabricated using a CMOS compatible top-down approach. The devices achieve a record high peak  $G_{m,int}$  of 573  $\mu\text{S}/\mu\text{m}$  at  $V_{DS}$  of -1.0 V for GeSn P-MOSFETs. Simulations show that uniaxial compressive strain leads to a significant reduction of the hole effective mass and an increase in the separation between light hole (LH) and heavy hole (HH) bands of GeSn compared to unstrained and biaxially compressive strained GeSn, which could enhance hole mobility. The GeSn NW formation technology shows promise for integration in future high performance GeSn P-MOSFETs.

## **7.2 Future Directions**

### **7.2.1 Integration of InGaAs and GeSn on Silicon Substrates**

Given the maturity and the advanced state of silicon manufacturing technology, it is very unlikely that any materials other than silicon will be used for the overall substrate in mainstream manufacturing [78]. Therefore, integration of potential new channel materials (perhaps InGaAs as n-channel material and Ge or GeSn as p-channel material) into the Si platform in a cost effective way is every important.



## 7.2.2 Novel Strain Techniques to Enhance the Hole Mobility of GeSn P-MOSFETs

The simulation results in Chapter 6 show that both biaxial and uniaxial compressive stress are effective in reducing the hole effective mass of the topmost valence band and increasing the LH to HH band separation of GeSn. Novel techniques which are able to induce the compressive stress in the GeSn channel could experimentally be explored to enhance the hole mobility of GeSn P-MOSFETs, i.e. silicon nitride (SiN) liner stressor [148],[149] or diamond like carbon (DLC) [150], which were found to be beneficial to boost the hole mobility of Si P-MOSFETs due to the introduction of compressive stress to the Si channel.

## 7.2.3 Extremely Scaled GeSn P-MOSFETs

So far, the smallest  $L_G$  realized in GeSn P-MOSFETs is 100 nm. In order to have a better and more compressive assessment of GeSn as the potential channel material for P-MOSFETs in future technology nodes, it is necessary to fabricate the extremely scaled GeSn P-MOSFETs, i.e. with  $L_G$  of less than 30 nm, to study the carrier transport characteristics by extracting the source injection velocity and backscattering coefficient. These are two important parameters which determine the drive current of transistors with extremely scaled  $L_G$  **Error! Reference source not found.**

## 7.2.4 Ultrathin body and NW GeSn P-MOSFETs

Due to much smaller bandgap values of InGaAs with high indium composition and GeSn as compared with Si, high off-state leakage current due to band to band tunneling (BTBT) could be a potential problem for transistors with

extremely scaled  $L_G$ , because it degrades subthreshold characteristics and increases the power consumption of transistors. Additional mobility improvement achieved by beneficial strain usually has side effect of further degrading the bandgap values. Fabricating these devices in a quantum-confined system (ultrathin body or NW structures), where the quantum confinement generates strong quantization of the energy levels and a larger effective bandgap, could be a good solution. InGaAs GAA NW N-MOSFETs with a NW width of 20 nm were recently demonstrated to show excellent off-state and  $S$  characteristics [151]. Although the world's first GeSn GAA NW P-MOSFETs have been demonstrated in Chapter 6, the dimensions of the GeSn NW need to be scaled down to give more quantum confinement effects. In addition, off-state and  $S$  characteristics still require improvement.

### **7.2.5 Gate Stack Technology and Strain Engineering for GeSn N-MOSFETs with High Electron Mobility**

Given the high electron mobility of bulk GeSn, it is still necessary to work on GeSn N-MOSFETs. Although GeSn N-MOSFETs have recently been reported [30],[38],[39], the electron mobility still needs substantial improvement. One direction is to explore innovative gate stack formation technologies on GeSn. The other direction is to enhance electron mobility by strain engineering.

## References

- [1] R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," *IEEE Journal of Solid-State Circuits*, vol. 9, pp. 256, 1974.
- [2] S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Arcot, M. Alavi, P. Bai, J. Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, V. Chikarmane, C. Choi, R. Frankovic, T. Ghani, G. Glass, W. Han, T. Hoffmann, M. Hussein, P. Jacob, A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Klopccic, J. Luce, Z. Ma, B. McIntyre, K. Mistry, A. Murthy, P. Nguyen, H. Pearson, T. Sandford, R. Schweinfurth, R. Shaheed, S. Sivakumar, M. Taylor, B. Tufts, C. Wallace, P. Wang, C. Weber, and M. Bohr, "A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low- $k$  ILD, and  $1\mu\text{m}^2$  SRAM cell," in *IEDM Tech. Dig.*, 2002, pp. 61.
- [3] S. Pidin, T. Mori, K. Inoue, S. Fukuta, N. Itoh, E. Mutoh, K. Ohkoshi, R. Nakamura, K. Kobayashi, K. Kawamura, T. Saiki, S. Fukuyama, S. Satoh, M. Kase, and K. Hashimoto, "A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films," in *IEDM Tech. Dig.*, 2004, pp. 213.
- [4] S. Tyagi, C. Auth, P. Bai, G. Curello, H. Deshpande, S. Gannavaram, O. Golonzka, R. Heussner, R. James, C. Kenyon, S. H. Lee, N. Lindert, M. Liu, R. Nagisetty, S. Natarajan, C. Parker, J. Sebastian, B. Sell, S. Sivakumar, A.

- St Amour, and K. Tone, "An advanced low power, high performance, strained channel 65 nm technology," in *IEDM Tech. Dig.*, 2005, pp. 1070.
- [5] A. Oishi, O. Fujii, T. Yokoyama, K. Ota, T. Sanuki, H. Inokuma, K. Eda, T. Idaka, H. Miyajima, S. Iwasa, H. Yamasaki, K. Oouchi, K. Matsuo, H. Nagano, T. Komoda, Y. Okayama, T. Matsumoto, K. Fukasaku, T. Shimizu, K. Miyano, T. Suzuki, K. Yahashi, A. Horiuchi, Y. Takegawa, K. Saki, S. Mori, K. Ohno, L. Mizushima, M. Saito, M. Iwai, S. Yamada, N. Nagashima, and F. Matsuoka, "High performance CMOS technology for 45 nm generation and scalability of stress-induced mobility enhancement technique," in *IEDM Tech. Dig.*, 2005, pp. 229.
- [6] B. F. Yang, K. Nummy, A. Waite, L. Black, H. Gossmann, H. Yin, Y. Liu, B. Kim, S. Narasimha, P. Fisher, H. V. Meer, J. Johnson, D. Chidambarao, S. D. Kim, C. Sheraw, D. Wehella-gamage, J. Holt, X. Chen, D. Park, C. Y. Sung, D. Schepis, M. Khare, S. Luning, and P. Agnello, "Stress dependence and poly-pitch scaling characteristics of (110) PMOS drive current," in *VLSI Symp. Tech. Dig.*, 2007, pp. 126.
- [7] S. Mayuzumi, J. Wang, S. Yamakawa, Y. Tateshita, T. Hirano, M. Nakata, S. Yamaguchi, Y. Yamamoto, Y. Miyanami, I. Oshiyama, K. Tanaka, K. Tai, K. Ogawa, K. Kugimiya, Y. Nagahama, Y. Hagimoto, R. Yamamoto, S. Kanda, K. Nagano, H. Wakabayashi, Y. Tagawa, M. Tsukarnoto, H. Iwamoto, M. Saito, S. Kadomura, and N. Nagashima, "Extreme high-performance n- and p-MOSFETs boosted by dual-metal/high- $k$  gate damascene process using top-cut dual stress liners on (100) substrates," in *IEDM Tech. Dig.*, 2007, pp. 293.

- [8] S. Suthram, M. M. Hussain, H. R. Harris, C. Smith, H. H. Tseng, R. Jammy, and S. E. Thompson, "Comparison of uniaxial wafer bending and contact-etch-stop-liner stress induced performance enhancement on double-gate FinFETs," *IEEE Electron Device Lett.*, vol. 29, no. 5, pp. 480, 2008.
- [9] C. C. Wu, D. W. Lin, A. Keshavarzi, C. H. Huang, C. T. Chan, C. H. Tseng, C. L. Chen, C. Y. Hsieh, K. Y. Wong, M. L. Cheng, T. H. Li, Y. C. Lin, L. Y. Yang, C. P. Lin, C. S. Hou, H. C. Lin, J. L. Yang, K. F. Yu, M. J. Chen, T. H. Hsieh, Y. C. Peng, C. H. Chou, C. J. Lee, C. W. Huang, C. Y. Lu, F. K. Yang, H. K. Chen, L. W. Weng, P. C. Yen, S. H. Wang, S. W. Chang, S. W. Chuang, T. C. Gan, T. L. Wu, T. Y. Lee, W. S. Huang, Y. J. Huang, Y. W. Tseng, C. M. Wu, E. Ou-Yang, K. Y. Hsu, L. T. Lin, S. B. Wang, T. M. Kwok, C. C. Su, C. H. Tsai, M. J. Huang, H. M. Lin, A. S. Chang, S. H. Liao, L. S. Chen, J. H. Chen, P. S. Lim, X. F. Yu, S. Y. Ku, Y. B. Lee, P. C. Hsieh, P. W. Wang, Y. H. Chiu, S. S. Lin, H. J. Tao, M. Cao, and Y. J. Mii, "High performance 22/20 nm FinFET CMOS devices with advanced high- $k$ /metal gate scheme," in *IEDM Tech. Dig.*, 2010. pp. 371.
- [10] M. Cai, K. Ramani, M. Belyansky, B. Greene, D. H. Lee, S. Waidmann, F. Tamweber, and W. Henson, "Stress liner effects for 32-nm SOI MOSFETs with HKMG," *IEEE Transactions on Electron Devices*, vol. 57, no. 7, pp. 1706, 2010.
- [11] L. Washington, F. Nouri, S. Thirupapuliur, G. Eneman, P. Verheyen, V. Moroz, L. Smith, X. P. Xu, M. Kawaguchi, T. Huang, K. Ahmed, M. Balseanu, L. Q. Xia, M. H. Shen, Y. Kim, R. Rooyackers, K. De Meyer, and R.

- Schreutelkamp, "pMOSFET with 200% mobility enhancement induced by multiple stressors," *IEEE Electron Device Lett.*, vol. 27, no. 6, pp. 511, 2006.
- [12] S. E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffman, C.-H. Jan, C. Kenyon, J. Klaus, K. Kuhn, Z. Ma, B. McIntyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, and Y. El-Mansy, "A 90-nm logic technology featuring strained-silicon," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1790, 2004.
- [13] K. Mistry, C. Allen, B. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau, C.-H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. Janme, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz, B. McIntyre, P. Moon, J. Neiryneck, S. Pae, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S. Williams, and K. Zawadzki, "A 45 nm logic technology with high- $k$  + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging," in *IEDM Tech. Dig.*, 2007, pp. 247.
- [14] M. Lundstrom, "Elementary scattering theory of the Si MOSFET," *IEEE Electron Device Lett.*, vol. 18, no. 7, pp. 361, 1997.

- [15] M. S. Lundstrom, "On the mobility versus drain current relation for a nanoscale MOSFET," *IEEE Electron Device Lett.*, vol. 22, no. 6, pp. 293, 2001.
- [16] S. Takagi, T. Irisawa, T. Tezuka, T. Numata, S. Nakaharai, N. Hirashita, Y. Moriyama, K. Usuda, E. Toyoda, S. Dissanayake, M. Shichijo, R. Nakane, S. Sugahara, M. Takenaka, and N. Sugiyama, "Carrier-transport-enhanced channel CMOS for improved power consumption and performance," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 21-39, 2008.
- [17] A. Lochtefeld, I. J. Djomehri, G. Samudra, and D. A. Antoniadis, "New insights into carrier transport in n-MOSFETs," *IBM Journal of Research and Development*, vol. 46, pp. 347, 2002.
- [18] B. H. Lee, J. Oh, H. H. Tseng, R. Jammy, and H. Huff, "Gate stack technology for nanoscale devices," *Materials Today*, vol. 9, pp. 32, 2006.
- [19] J. J.-H. Chen, N. A. Bojarczuk, H. Shang, M. Copel, J. B. Hannon, J. Karasinski, E. Preisler, S. K. Banerjee, and S. Guha, "Ultrathin Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> gate dielectrics on surface-nitrided Ge," *IEEE Trans. Electron Devices*, vol. 51, no. 9, pp. 1441, 2004.
- [20] C. O. Chui, H. Kim, P. C. McIntyre, and K. C. Saraswat, "Atomic layer deposition of high-*k* dielectric for germanium MOS applications-substrate surface preparation," *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 274, 2004.
- [21] T. Maeda, M. Nishizawa, Y. Morita, and S. Takagi, "Role of germanium nitride interfacial layers in HfO<sub>2</sub>/germanium nitride/germanium meta-

- insulator-semiconductor structures,” *Appl. Phys. Lett.*, vol. 90, no. 7, 072911, 2007.
- [22] P. Zimmerman, G. Nicholas, B. De Jaeger, B. Kaczer, A. Stesmans, L.-Å. Ragnarsson, D. P. Brunco, F. E. Leys, M. Caymax, G. Winderickx, K. Opsomer, M. Meuris, and M. M. Heyns, “High performance Ge pMOS devices using a Si-compatible process flow,” in *IEDM Tech. Dig.*, 2006, pp. 655.
- [23] M. M. Frank, S. J. Koester, M. Copel, J. A. Ott, V. K. Paruchuri, H. Shang, and R. Loesing, “Hafnium oxide gate dielectrics on sulfur-passivated germanium,” *Appl. Phys. Lett.*, vol. 89, no. 11, 112905, 2006.
- [24] R. Xie and C. Zhu, “Effects of sulfur passivation on germanium MOS capacitors with HfON gate dielectric,” *IEEE Electron Device Lett.*, vol. 28, no. 11, pp. 976, 2007.
- [25] K. H. Kim, R. G. Gordon, A. Ritenour, and D. A. Antoniadis, “Atomic layer deposition of insulating nitride interfacial layers for germanium metal oxide semiconductor field effect transistors with high- $k$  oxide/tungsten nitride gate stacks,” *Appl. Phys. Lett.*, vol. 90, no. 21, 212104, 2007.
- [26] G. Nicholas, D. P. Brunco, A. Dimoulas, J. V. Steenbergen, F. Bellenger, M. Houssa, M. Caymax, M. Meuris, Y. Panayiotatos, and A. Sotiropoulos, “Germanium MOSFETs with  $\text{CeO}_2/\text{HfO}_2/\text{TiN}$  gate stacks,” *IEEE Trans. Electron Devices*, vol. 54, no. 6, pp. 1425, 2007.
- [27] G. Han, S. Su, C. Zhan, Q. Zhou, Y. Yang, L. Wang, P. Guo, W. Wang, C. P. Wong, Z. X. Shen, B. Cheng, and Y.-C. Yeo, “High-mobility germanium-tin



- (GeSn) p-channel MOSFETs featuring metallic source/drain and sub-370 °C process modules,” in *IEDM Tech. Dig.*, 2011, pp. 402.
- [28] S. Gupta, R. Chen, B. Magyari-Kope, H. Lin, B. Yang, A. Nainani, Y. Nishi, J. S. Harris, and K. C. Saraswat, “GeSn technology: extending the Ge electronics roadmap,” in *IEDM Tech. Dig.*, 2011, pp. 398.
- [29] X. Gong, S. Su, B. Liu, L. Wang, W. Wang, Y. Yang, E. Kong, B. Cheng, G. Han, and Y. -C. Yeo, “Towards high performance Ge<sub>1-x</sub>Sn<sub>x</sub> and InGaAs CMOS: a novel common gate stack featuring sub-400 °C Si<sub>2</sub>H<sub>6</sub> passivation, single TaN metal gate, and sub-1.3 nm EOT,” in *VLSI Symp. Tech. Dig.*, 2012, pp. 99.
- [30] S. Gupta, B. Vincent, B. Yang, D. Lin, F. Gencarelli, J.-Y. J. Lin, R. Chen, O. Richard, H. Bender, B. Magyari-kope, M. Caymax, J. Dekoster, Y. Nishi, and K. C. Saraswat, “Towards high mobility GeSn channel nMOSFETs: improved surface passivation using novel ozone oxidation method,” in *IEDM Tech. Dig.*, 2012, pp. 375.
- [31] N. Wu, Q. C. Zhang, D. S. H. Chan, N. Balasubramanian, and C. X. Zhu, “Gate first germanium nMOSFET with CVD HfO<sub>2</sub> gate dielectric and silicon surface passivation,” *IEEE Electron Device Lett.*, vol. 27, no.6, pp. 479, 2006.
- [32] J. H. Park, M. Tada, D. Kuzum, P. Kapur, H. Y. Yu, H. S. P. Wong, K. C. Saraswat, “Low temperature ( $\leq 380^{\circ}\text{C}$ ) and high performance Ge CMOS technology with novel source/drain by metal-induced dopant activation and high-*k*/metal gate stack for monolithic 3D integration,” in *IEDM Tech. Dig.*, 2008, pp. 389.

- [33] H. Y. Yu, M. Kobayashi, W. S. Jung, A. K. Okyay, Y. Nishi, and K. C. Saraswat, "High performance n-MOSFETs with novel source/drain on selectively grown Ge on Si for monolithic integration," in *IEDM Tech. Dig.*, 2009, pp. 686.
- [34] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. Takagi, "High performance GeO<sub>2</sub>/Ge nMOSFETs with source/drain junctions formed by gas phase doping," in *IEDM Tech. Dig.*, 2009, pp. 681.
- [35] W. B. Chen, B. S. Shie, A. Chin, K. C. Hsu, and C. C. Chi, "Higher-*k* metal-gate/high-*k*/Ge n-MOSFETs with <1nm EOT using laser annealing," in *IEDM Tech. Dig.*, 2010, pp. 420.
- [36] Y. C. Fu, W. Hsu, Y. T. Chen, H. S. Lan, C. H. Lee, H. C. Chang, H. Y. Lee, G. L. Luo, C. H. Chien, C. W. Liu, C. M. Hu, and F. L. Yang, "High mobility high on/off ratio *C-V* dispersion-free Ge n-MOSFETs and their strain response," in *IEDM Tech. Dig.*, 2010, pp. 432.
- [37] R. Zhang, N. Taoka, P. C. Huang, M. Takenaka, and S. Takagi, "1-nm-thick EOT high mobility Ge n- and p-MOSFETs with ultrathin GeO<sub>x</sub>/Ge MOS interfaces fabricated by plasma post oxidation," in *IEDM Tech. Dig.*, 2011, pp. 642.
- [38] S. Gupta, B. Vincent, D. H. C. Lin, M. Gunji, A. Firrincieli, F. Gencarelli, B. Magyari-kope, B. Yang, B. Douhard, J. Delmotte, A. Franquet, M. Caymax, J. Dekoster, Y. Nishi, and K. C. Saraswat, "GeSn channel nMOSFETs: material potential and technological outlook," in *VLSI Symp. Tech. Dig.*, 2012, pp. 95.
- [39] G. Han, S. Su, L. Wang, W. Wang, X. Gong, Y. Yang, P. Guo, C. Guo, G.

- Zhang, J. Pan, Z. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, "Strained germanium-tin (GeSn) n-channel MOSFETs featuring low temperature n<sup>+</sup>/p junction formation and GeSnO<sub>2</sub> interfacial layer," in *VLSI Symp. Tech. Dig.*, 2012, pp. 97.
- [40] S. Datta, "III-V field-effect transistors for low power digital logic applications," *Microelectronic Engineering*, vol. 84, pp. 2133, 2007.
- [41] R. J. W. Hill, C. Park, J. Barnett, J. Price, J. Goel, W. Y. Loh, J. Oh, C. E. Smith, P. Kirsch, P. Majhi, and R. Jammy, "Self-aligned III-V MOSFETs heterointegrated on a 200 mm Si substrate using an industry standard process flow," in *IEDM Tech. Dig.*, 2010, pp. 130.
- [42] D.-H. Kim and J. A. del Alamo, "Logic-performance of 40 nm InAs HEMTs," in *IEDM Tech. Dig.*, 2007, pp. 629.
- [43] T.-W. Kim, D.-H. Kim, and J. A. del Alamo, "60 nm self-aligned-gate InGaAs HEMTs with record high-frequency characteristics," in *IEDM Tech. Dig.*, 2010, pp. 696.
- [44] Y. Q. Wu, M. Xu, R. S. Wang, O. Koybasi, and P. D. Ye, "High performance deep-submicron inversion-mode InGaAs MOSFETs with maximum  $G_m$  exceeding 1.1 mS/ $\mu$ m: new HBr pretreatment and channel engineering," in *IEDM Tech. Dig.*, 2009, pp. 323.
- [45] Y. Xuan, T. Shen, Y. Q. Wu, and P. D. Ye, "High performance surface channel In-rich In<sub>0.75</sub>Ga<sub>0.25</sub>As MOSFETs with ALD high- $k$  as gate dielectrics," in *IEDM Tech. Dig.*, 2008, pp. 371.
- [46] J. Huang, N. Goel, H. Zhao, C. Y. Kang, K. S. Min, G. Bersuker, S.

- Oktyabrsky, C. K. Gaspe, M. B. Santos, P. Majhi, P. D. Kirsch, H.-H. Tseng, J. C. Lee, and R. Jammy, "InGaAs MOSFET performance and reliability improvement by simultaneous reduction of oxide and interface charge in ALD (La)AlO<sub>x</sub>/ZrO<sub>2</sub> gate stack," in *IEDM Tech. Dig.*, 2009, pp. 335.
- [47] H.-C. Chin, X. Gong, X. Liu, Z. Lin, and Y.-C. Yeo, "Strained In<sub>0.53</sub>Ga<sub>0.47</sub>As n-MOSFETs: performance boost with *in-situ* doped lattice-mismatched source/drain stressors and interface engineering," in *VLSI Symp. Tech. Dig.*, 2009, pp. 244.
- [48] J. Lin, S. Lee, H.-J. Oh, W. Yang, G. Q. Lo, D. L. Kwong and D. Z. Chi, "Plasma PH<sub>3</sub>-passivated high mobility inversion InGaAs MOSFET fabricated with self-aligned gate-first process and HfO<sub>2</sub>/TaN gate stack," in *IEDM Tech. Dig.*, Dec. 2008, pp. 401.
- [49] H. J. Oh, J. Q. Lin, S. A. B. Suleiman, G. Q. Lo, D. L. Kwong, D. Z. Chi, and S. J. Lee, "Thermally robust phosphorous nitride interface passivation for InGaAs self-aligned gate first n-MOSFET integrated with high-*k* dielectric," in *IEDM Tech. Dig.*, 2009, pp. 339.
- [50] M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah, and R. Chau, "Advanced high-*k* gate dielectric for high-performance short-channel In<sub>0.7</sub>Ga<sub>0.3</sub>As quantum well field effect transistors on silicon substrate for low power logic applications," in *IEDM Tech. Dig.*, 2009, pp. 319.
- [51] A. Nainani, T. Irisawa, Z. Yuan, Y. Sun, T. Krishnamohan, M. Reason, B. R.

- Bennett, J. B. Boos, M. G. Ancona, Y. Nishi, and K. C. Saraswat, "Development of high- $k$  dielectric for antimonides and a sub 350 °C III-V pMOSFET outperforming germanium," in *IEDM Tech. Dig.*, 2010, pp. 138.
- [52] W. Chern, P. Hashemi, J. T. Teherani, T. Yu, Y. Dong, G. Xia, D. A. Antoniadis, and J. L. Hoyt, "High mobility high- $k$ -all-around asymmetrically strained germanium nanowire trigate p-MOSFETs," in *IEDM Tech. Dig.*, 2012, pp. 387.
- [53] T. Penna, B. Tell, A. S. H. Liao, T. J. Bridges, and G. Burkhardt, "Ion implantation of Si and Se donors in  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ ," *J. Appl. Phys.*, vol. 57, no. 2, pp. 351, 1985.
- [54] F. Hyuga, H. Yamazaki, K. Watanabe, and J. Osaka, "Activation efficiency improvement in Si implanted GaAs by P coimplantation," *Appl. Phys. Lett.*, vol. 50, no. 22, pp. 1592, 1987.
- [55] U. Singiseti, M. A. Wistey, G. J. Burek, A. K. Baraskar, J. Cagnon, B. Thibeault, A. C. Gossard, S. Stemmer, and M. J. W. Rodwell, "Enhancement mode  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET with self-aligned epitaxial source/drain regrowth," *IEEE Indium Phosphide Related Materials Conf.*, 2009, pp. 120.
- [56] H. Zhao, Y.-T. Chen, J. H. Yum, Y. Wang, N. Goel, and J. C. Lee, "High performance  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  metal-oxide-semiconductor transistors with mobility  $> 4400 \text{ cm}^2/\text{Vs}$  using InP barrier layer," *Appl. Phys. Lett.*, vol. 94, 193502, 2009.
- [57] P. Zimmerman, G. Nicholas, B. De Jaeger, B. Kaczer, A. Stesmans, L.-A. Ragnarsson, D. P. Brunco, F. E. Leys, M. Caymax, G. Winderickx, K.

- Opsomer, M. Meuris, and M. M. Heyns, "High performance Ge pMOS devices using a Si-compatible process flow," in *IEDM Tech. Dig.*, 2006, pp. 192.
- [58] J. Mitard, B. De Jaeger, F. E. Leys, G. Hellings, K. Martens, G. Eneman, D. P. Brunco, R. Loo, J. C. Lin, D. Shamiryan, T. Vandeweyer, G. Winderickx, E. Vrancken, C. H. Yu, K. De Meyer, M. Caymax, L. Pantisano, M. Meuris, and M. M. Heyns, "Record  $I_{ON}/I_{OFF}$  performance for 65 nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability," in *IEDM Tech. Dig.*, 2008, pp. 873.
- [59] J. Mitard, C. Shea, B. DeJaeger, A. Pristera, G. Wang, M. Houssa, G. Eneman, G. Hellings, W. E. Wang, J. C. Lin, F. E. Leys, R. Loo, G. Winderickx, E. Vrancken, A. Stesmans, K. DeMeyer, M. Caymax, L. Pantisano, M. Meuris, and M. Heyns, "Impact of EOT scaling down to 0.85 nm on 70 nm Ge pFETs technology with STI," in *VLSI Symp. Tech. Dig.*, 2009, pp. 82.
- [60] R. Pillarisetty, B. Chu-Kung, S. Corcoran, G. Dewey, J. Kavalieros, H. Kennel, R. Kotlyar, V. Le, D. Lionberger, M. Metz, N. Mukherjee, J. Nah, W. Rachmady, M. Radosavljevic, U. Shah, S. Taft, H. Then, N. Zelick, and R. Chau, "High mobility strained germanium quantum well field effect transistor as the p-channel device option for low power ( $V_{cc} = 0.5$  V) III-V CMOS architecture," in *IEDM Tech. Dig.*, 2010, pp. 150.
- [61] W. Wegscheider, K. Eberl, U. Menzinger, and G. Abstreiter, "Single crystal Sn/Ge super-lattices on Ge substrates: growth and structural properties," *Applied Physics Letters*, vol. 57, pp. 875, 1990.

- [62] M. Yang, E. P. Gusev, M. Jeong, O. Gluschenkov, D. C. Boyd, K. K. Chan, P. M. Kozlowski, C. P. D’Emic, R. M. Sicina, P. C. Jamison, and A. I. Chou, “Performance dependence of CMOS on silicon substrate orientation for ultrathin oxynitride and HfO<sub>2</sub> gate dielectrics,” *IEEE Trans. Electron Devices*, vol. 24, no. 5, pp. 339, 2003.
- [63] H. S. Momose, T. Ohguro, S. I. Nakamura, Y. Toyoshima, H. Ishiuchi, H. Iwai, “Ultrathin gate oxide CMOS on (111) surface-oriented Si substrate,” *IEEE Trans. Electron Devices*, vol. 49, no. 9, pp. 1597, 2003.
- [64] H. Shang, K.-L. Lee, P. Kozlowski, C. D’emic, I. Babich, E. Sikorski, M. Jeong, H.-S. P. Wong, K. Guarini, and W. Haensch, “Self-aligned n-channel germanium MOSFETs with a thin Ge-oxynitride gate dielectric and tungsten gate,” *IEEE Electron Device Lett.*, vol. 25, no. 3, pp. 135, 2004.
- [65] D. Kuzum, A. J. Pethe, T. Krishnamohan, and K. C. Saraswat, “Ge (100) and (111) N- and P- PFETs with high mobility and low-T mobility characterization,” *IEEE Trans. Electron Devices*, vol. 56, no. 4, pp. 648, 2009.
- [66] C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. Buehler, V. Chikarmane, T. Glassman, R. Grover, W. Han, D. Hanken, M. Hattendorf, P. Hentges, R. Heussner, J. Hicks, D. Ingerly, P. Jain, S. Jaloviar, and R. James, “A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors,” in *VLSI Symp. Tech. Dig.*, 2012, pp. 131.
- [67] H.-C. Chin, X. Gong, L. Wang, H. K. Lee, L. Shi, and Y.-C. Yeo, “III-V multiple-gate field-effect transistors with high-mobility In<sub>0.7</sub>Ga<sub>0.3</sub>As channel

- and epi-controlled retrograde-doped fin,” *IEEE Electron Device Lett.*, vol. 32, no. 2, pp. 146, 2011.
- [68] M. Radosavljevic, G. Dewey, J. M. Fastenau, J. Kavalieros, R. Kotlyar, B. Chu-Kung, W. K. Liu, D. Lubyshev, M. Metz, and K. Millard, “Non-planar, multi-gate InGaAs quantum well field effect transistors with high- $k$  gate dielectric and ultra-scale gate-to-source separation for low power logic applications,” in *IEDM Tech. Dig.*, 2010, pp. 126.
- [69] J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, and P. D. Ye, “First experimental demonstration of gate-all-around III-V MOSFETs by top-down approach,” in *IEDM Tech. Dig.*, 2011, pp. 769.
- [70] X. Zhang, H. Guo, X. Gong, and Y.-C. Yeo, “Multiple-gate  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel n-MOSFETs with self-aligned Ni-InGaAs contacts,” *ECS Journal of Solid-State Science & Technology*, vol. 1, no. 2, pp. 82, 2012.
- [71] J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, “Ge/Si nanowire heterostructures as high-performance field-effect transistors,” *Nature*, vol. 441, pp. 489, 2006.
- [72] J. Feng, R. Woo, S. Chen, Y. Liu, P. B. Griffin, and J. D. Plummer, “P-channel germanium FinFET based on rapid melt growth,” *IEEE Electron Device Lett.*, vol. 28, no. 7, pp. 637, 2007.
- [73] S.-H. Hsu, C.-L. Chu, W.-H. Tu, Y.-C. Fu, P.-J. Sung, H.-C. Chang, Y.-T. Chen, L.-Y. Cho, W. Hsu, G.-L. Luo, C. W. Liu, C. Hu, and F.-L. Yang, “Nearly defect free Ge gate-all-around FETs on Si substrates,” in *IEDM Tech. Dig.*, 2011, pp. 292.



- [74] J. Feng, G. Thareja, M. Kobayashi, S. Chen, A. Poon, Y. Bai, P. B. Griffin, S. S. Wong, Y. Nishi, and J. D. Plummer, "High-performance gate-all-around GeOI p-MOSFETs fabricated by rapid melt growth using plasma nitridation and ALD  $\text{Al}_2\text{O}_3$  gate dielectric and self-aligned NiGe contacts," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 805, 2008.
- [75] J. W. Peng, N. Singh, G. Q. Lo, D. L. Kwong, and S. J. Lee, "CMOS compatible Ge/Si core/shell nanowire gate-all-around pMOSFET integrated with  $\text{HfO}_2/\text{TaN}$  gate stack," in *IEDM Tech. Dig.*, 2009, pp. 301.
- [76] K. Ikeda, M. Ono, D. Kosemura, K. Usuda, M. Oda, Y. Kamimuta, T. Irisawa, Y. Moriyama, A. Ogura, and T. Tezuka, "High-mobility and low-parasitic resistance characteristics in strained Ge nanowire pMOSFETs with metal source/drain structure formed by doping-free processes," in *VLSI Symp. Tech. Dig.*, 2012, pp. 165.
- [77] W. Chern, P. Hashemi, J. T. Teherani, T. Yu, Y. Dong, G. Xia, D. A. Antoniadis, and J. L. Hoyt, "High mobility high- $k$ -all-around asymmetrically-strained germanium nanowire trigate p-MOSFETs," in *IEDM Tech. Dig.*, 2012, pp. 387.
- [78] K. J. Kuhn, "Considerations for Ultimate CMOS Scaling," *IEEE Trans. Electron Devices*, vol. 59, No. 7, pp. 1813, 2012.
- [79] C. P. Chen, T. D. Lin, Y. J. Lee, Y. C. Chang, M. Hong, and J. Kwo, "Self-aligned inversion n-channel  $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}/\text{GaAs}$  metal-oxide-semiconductor field-effect-transistors with TiN gate and  $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$  dielectric," *Solid-State Electron*, vol. 52, no. 10, pp. 1615, 2008.

- [80] J. F. Zheng, W. Tsai, T. D. Lin, Y. J. Lee, C. P. Chen, M. Hong, J. Kwo, S. Cui, and T. P. Ma, "Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>)/Si<sub>3</sub>N<sub>4</sub> dual-layer gate dielectric for InGaAs enhancement mode metal-oxide-semiconductor field-effect transistor with channel inversion," *Appl. Phys. Lett.*, vol. 91, no. 22, 223502, 2007.
- [81] D. Lin, G. Brammertz, S. Sioncke, C. Fleischmann, A. Delabie, K. Martens, H. Bender, T. Conard, W. H. Tseng, J. C. Lin, W. E. Wang, K. Temst, A. Vatomme, J. Mitard, M. Caymax, M. Meuris, M. Heyns, and T. Hoffmann, "Enabling the high-performance InGaAs/Ge CMOS: a common gate stack solution," in *IEDM Tech. Dig.*, 2009, pp. 327.
- [82] Y. Xuan, Y. Q. Wu, T. Shen, T. Yang, and P. D. Ye, "High performance submicron inversion-type enhancement-mode InGaAs MOSFETs with ALD Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and HfAlO as gate dielectrics," in *IEDM Tech. Dig.*, 2007, pp. 637.
- [83] N. Goel, D. Heh, S. Koveshnikov, I. Ok, S. Oktyabrsky, V. Tokranov, R. Kambhampati, M. Yakimov, Y. Sun, P. Pianetta, C. K. Gaspe, M. B. Santos, J. Lee, S. Datta, P. Majhi, and W. Tsai, "Addressing the gate stack challenge for high mobility In<sub>x</sub>Ga<sub>1-x</sub>As channels for NFETs," in *IEDM Tech. Dig.*, 2008, pp. 363.
- [84] M. Zhu, C. H. Tung, and Y.-C. Yeo, "Aluminum oxynitride interfacial passivation layer for high-permittivity gate dielectric stack on gallium arsenide," *Appl. Phys. Lett.*, vol. 89, no. 20, 202903, 2006.

- [85] H.-C. Chin, X. Liu, X. Gong, and Y.-C. Yeo, "Silane and ammonia surface passivation technology for high mobility  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs," *IEEE Trans. Electron Devices*, vol. 57, no. 5, pp. 973, 2010.
- [86] H.-C. Chin, M. Zhu, C.-H. Tung, G. S. Samudra, and Y.-C. Yeo, "In situ surface passivation and CMOS-compatible palladium-germanium contacts for surface-channel gallium arsenide MOSFETs," *IEEE Electron Device Lett.*, vol. 29, no. 6, pp. 553, 2008.
- [87] H.-C. Chin, B. Wang, P.-C. Lim, L.-J. Tang, C.-H. Tung, and Y.-C. Yeo, "Study of surface passivation of strained indium gallium arsenide by vacuum annealing and silane treatment," *J. Applied Physics*, vol. 104, no. 9, 093527, 2008.
- [88] H.-C. Chin, M. Zhu, G. S. Samudra, and Y.-C. Yeo, "N-channel GaAs MOSFET with TaN/HfAlO gate stack formed using *in situ* vacuum anneal and silane passivation," *J. Electrochemical Society*, vol. 155, no. 7, pp. H464, 2008.
- [89] H.-C. Chin, M. Zhu, X. Liu, H.-K. Lee, L. Shi, L.-S. Tan, and Y.-C. Yeo, "Silane-ammonia surface passivation for gallium arsenide surface-channel n-MOSFETs," *IEEE Electron Device Lett.*, vol. 30, no. 2, pp. 110, 2009.
- [90] U. Singisetti, M. A. Wistey, G. J. Burek, A. K. Baraskar, J. Cagnon, B. J. Thibeault, S. Stemmer, A. C. Gossard, and M. J. W. Rodwell, "0.37 mS/ $\mu\text{m}$   $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET with 5 nm channel and self-aligned epitaxial raised source/drain," *IEEE Device Research Conf.*, 2009, pp. 253.

- [91] U. Singiseti, M. A. Wistey, G. J. Burek, A. K. Baraskar, B. J. Thibeault, A. C. Gossard, M. J. Rodwell, B. Shin, E. J. Kim, P. C. McIntyre, B. Yu, Y. Yuan, D. Wang, Y. Taur, P. Asbeck, and J. Y. Lee, "In<sub>0.53</sub>Ga<sub>0.47</sub>As channel MOSFETs with self-aligned InAs source/drain formed by MEE regrowth," *IEEE Electron Device Lett.*, vol. 30, no. 11, pp. 1128, 2009.
- [92] T. Kanazawa, K. Wakabayashi, H. Saito, R. Terao, T. Tajima, S. Ikeda, Y. Miyamoto, and K. Furuya, "Submicron InP/InGaAs composite channel MOSFETs with selectively regrown N<sup>+</sup>-source/drain buried in channel undercut," *IEEE Indium Phosphide Related Materials Conf.*, 2010, pp. 1.
- [93] T. Kanazawa, K. Wakabayashi, H. Saito, R. Terao, S. Ikeda, Y. Miyamoto, and K. Furuya, "Submicron InP/InGaAs composite-channel metal metal-oxide-semiconductor-field-effect transistor with selectively regrown n<sup>+</sup>-source," *Appl. Phys. Express*, vol. 3, no. 9, 094201, 2010.
- [94] X. Gong, H.-C. Chin, S.-M. Koh, L. Wang, Ivana, Z. Zhu, B. Wang, C. K. Chia, and Y.-C. Yeo, "Source/drain engineering for In<sub>0.7</sub>Ga<sub>0.3</sub>As n-channel metal-oxide-semiconductor field-effect transistors: raised source/drain with *in situ* doping for series resistance reduction," *Jpn. J. Appl. Phys.*, vol. 50, 04DF01, 2011.
- [95] D. K. Schroder, "Semiconductor Material and Device Characterization," 2nd ed., Wiley, New York (1998).
- [96] S. M. Sze, "Physics of Semiconductor Devices," 2nd ed., Wiley, New York (1981).

- [97] A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. De Meyer, "Analysis of the parasitic S/D resistance in multiple-gate FETs," *IEEE Trans. Electron Devices*, vol. 52, no. 6, pp. 1132, 2005.
- [98] H.-C. Chin, X. Gong, X. Liu, and Y.-C. Yeo, "Lattice mismatched  $\text{In}_{0.4}\text{Ga}_{0.6}\text{As}$  source/drain stressors with *in situ* doping for strained  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel n-MOSFETs," *IEEE Electron Device Lett.*, vol. 30, no. 8, pp. 805, 2009.
- [99] S. Takagi and M. Takenaka, "III-V/Ge CMOS technologies on Si platform," in *VLSI Symp. Tech. Dig.*, 2010, pp. 147.
- [100] M. Heyns and W. Tsai, "Ultimate scaling of CMOS logic devices with Ge and III-V materials," in *Materials Research Society, MRS Bulletin*, vol. 34, pp. 485, 2009.
- [101] M. Yokoyama, S. H. Kim, R. Zhang, N. Taoka, Y. Urabe, T. Maeda, H. Takagi, and T. Yasuda, "CMOS integration of InGaAs nMOSFETs and Ge pMOSFETs with self-align Ni-based metal S/D using direct wafer bonding," in *VLSI Symp. Tech. Dig.*, 2011, pp. 60.
- [102] S. Datta, G. Dewey, J. M. Fastenau, M. K. Hudait, D. Loubychev, W. K. Liu, M. Radosavljevic, W. Rachmady, and R. Chau, "Ultrahigh-speed 0.5 V supply voltage  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  quantum-well transistors on silicon substrate," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 685, 2007.
- [103] X. Zhang, H. Guo, X. Gong, Q. Zhou, Y.-R. Lin, H.-Y. Lin, C.-H. Ko, C. H. Wann, and Y.-C. Yeo, " $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel n-MOSFET with self-aligned Ni-

- InGaAs source and drain,” *Electrochemical Solid-State Lett.*, vol. 14, no. 2, pp. H60, 2011.
- [104] X. Zhang, H. Guo, H.-Y. Lin, Ivana, X. Gong, Q. Zhou, Y.-R. Lin, C.-H. Ko, C. H. Wann, and Y.-C. Yeo, “Reduction of off-state leakage current in  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel n-MOSFETs with self-aligned Ni-InGaAs contact metallization,” *Electrochemical Solid-State Lett.*, vol. 14, no. 5, pp. H212, 2011.
- [105] F. Ren, J. M. Kuo, M. Hong, W. S. Hobson, J. R. Lothian, J. Lin, H. S. Tsai, J. P. Mannaerts, J. Kwo, S. N. G. Chu, Y. K. Chen, and A. Y. Cho, “ $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)/\text{InGaAs}$  enhancement-mode n-channel MOSFET’s,” *IEEE Electron Device Lett.*, vol. 19, no. 8, pp. 309, 1998.
- [106] J. F. Zheng, W. Tsai, T. D. Lin, Y. J. Lee, C. P. Chen, M. Hong, J. Kwo, S. Cui, and T. P. Ma, “ $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)/\text{Si}_3\text{N}_4$  dual-layer gate dielectric for InGaAs enhancement mode metal-oxide-semiconductor field-effect transistor with channel inversion,” *Appl. Phys. Lett.*, vol. 91, no. 22, 223502, 2007.
- [107] T. Hoshii, S. Lee, R. Suzuki, N. Taoka, M. Yokoyama, H. Yamada, M. Hata, T. Yasuda, M. Takenaka, and S. Takagi, “Reduction in interface state density of  $\text{Al}_2\text{O}_3/\text{InGaAs}$  metal-oxide-semiconductor interfaces by InGaAs surface nitridation,” *J. Applied Physics*, vol. 112, no. 7, 073702, 2012.
- [108] H. Zhao, N. Kong, Y.-T. Chen, Y. Wang, F. Xue, F. Zhou, S. K. Banerjee, and J. C. Lee, “Effects of InP barrier layer thicknesses and different ALD oxides on device performance of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs,” in *Device Research Conference*, 2010, pp. 55.

- [109] N. Taoka, M. Yokoyama, S. H. Kim, R. Suzuki, R. Iida, S. Lee, T. Hoshii, W. Jevasuwan, T. Maeda, T. Yasuda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, and S. Takagi, "Impact of Fermi level pinning inside conduction band on electron mobility of  $\text{In}_x\text{Ga}_{1-x}\text{As}$  MOSFETs and mobility enhancement by pinning modulation," in *IEDM Tech. Dig.*, 2011, pp. 610.
- [110] G. Groeseneken, H. E. Maes, N. Beltran, and R. F. D. Keersmaecker, "A reliable approach to charge-pumping measurements in MOS transistors," *IEEE Trans. Electron Devices*, vol. 31, no. ED-31, pp. 42, Jan. 1984.
- [111] S. Oktyabrsky and P. D. Ye, "Fundamentals of III-V semiconductor MOSFETs," Springer, New York (2009).
- [112] T. Sugawara, Y. Oshima, R. Sreenivasan, and P. C. McIntyre, "Electrical properties of germanium/metal-oxide gate stacks with atomic layer deposition grown hafnium-dioxide and plasma-synthesized interface layers," *Appl. Phys. Lett.*, vol. 90, no. 11, 112912, 2007.
- [113] X. F. Zhang, J. P. Xu, C. X. Li, P. T. Lai, C. L. Chan, and J. G. Guan, "Improved electrical properties of Ge metal-oxide-semiconductor capacitor with HfTa-based gate dielectric by using  $\text{TaO}_x\text{N}_y$  interlayer," *Appl. Phys. Lett.*, vol. 92, no. 26, 262902, 2008.
- [114] A. Delabie, F. Bellenger, M. Houssa, T. Conard, S. V. Elshocht, M. Caymax, M. Heyns, and M. Meuris, "Effective electrical passivation of Ge(100) for high- $k$  gate dielectric layers using germanium oxide," *Appl. Phys. Lett.*, vol. 91, no. 8, 082904, 2007.

- [115] V. V. Afanas'ev, A. Stesmans, A. Delabie, F. Bellenger, M. Houssa, and M. Meuris, "Electronic structure of GeO<sub>2</sub>-passivated interfaces of (100) Ge with Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub>," *Appl. Phys. Lett.*, vol. 92, no. 2, 022109, 2008.
- [116] R. Xie, W. He, M. Yu, and C. Zhu, "Effects of fluorine incorporation and forming gas annealing on high-*k* gated germanium metal-oxide-semiconductor with GeO<sub>2</sub> surface passivation," *Appl. Phys. Lett.*, vol. 93, no. 7, 073504, 2008.
- [117] H. Matsubara, T. Sasada, M. Takenaka, and S. Takagi, "Evidence of low interface trap density in GeO<sub>2</sub>/Ge metal-oxide-semiconductor structures fabricated by thermal oxidation," *Appl. Phys. Lett.*, vol. 93, no. 3, 032104, 2008.
- [118] T. Takahashi, T. Nishimura, L. Chen, S. Sakata, K. Kita, and A. Toriumi, "Proof of Ge-interfacing concepts for metal/high-*k*/Ge CMOS: Ge-intimate material selection and interface conscious process flow," in *IEDM Tech. Dig.*, 2007, pp. 697.
- [119] K. Kita, S. Suzuki, H. Nomura, T. Takahashi, T. Nishimura, and A. Toriumi, "Direct evidence of GeO volatilization from GeO<sub>2</sub>/Ge and impact of its suppression on GeO<sub>2</sub>/Ge metal-insulator-semiconductor characteristics," *Jpn. J. Appl. Phys.*, vol. 47, no. 4, pp. 2349, 2008.
- [120] D. Kuzum, A. J. Pethe, T. Krishnamohan, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, "Interface-engineered Ge (100) and (111) N- and P-FETs with high mobility," in *IEDM Tech. Dig.*, 2007, pp. 723.



- [121] D. Kuzum, T. Krishnamohan, A. J. Pethe, A. K. Okyay, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, "Ge-interface engineering with ozone oxidation for low interface-state density," *IEEE Electron Device Lett.*, vol. 29, no. 4, pp. 328, 2008.
- [122] Y. Miura and Y. Matukura, "Investigation of silicon-silicon dioxide interface using MOS structure," *Jpn. J. Appl. Phys.*, vol. 5, no. 2, pp. 180, 1966.
- [123] D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing," *J. Appl. Phys.*, vol. 94, no. 1, pp. 1, 2003.
- [124] D. K. Schroder, "Negative bias temperature instability: what do we understand," *Microelectronics Reliability*, vol. 47, no. 6, pp. 841, 2007.
- [125] B. Kaczer, T. Grasser, P. J. Roussel, J. Martin-Martinez, R. O'Connor, B. J. O'Sullivan, G. Groeseneken, "Ubiquitous relaxation in BTI stressing-new evaluation and insights," in *Proc. IEEE IRPS*, 2008, pp. 20.
- [126] S. Mahapatra and M. A. Alam, "Defect generation in p-MOSFETs under negative-bias stress: an experimental perspective," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 1, pp. 35, 2008.
- [127] A. Dimoulas, P. Tsipas, A. Sotiropoulos, and E. K. Evangelou, "Fermi-level pinning and charge neutrality level in germanium," *Appl. Phys. Lett.*, vol. 89, no. 25, 252110, 2006.
- [128] V. Reddy, A. T. Krishnan, A. Marshall, J. Rodriguez, S. Natarajan, T. Rosty, and S. Krishnan "Impact of negative bias temperature instability on digital circuit reliability," *IEEE Ann. Int. Rel. Symp.*, 2002, pp. 248.

- [129] K. Saminadayar and J. Pfister, "Evolution of surface-states density of Si/wet thermal SiO<sub>2</sub> interface during bias-temperature treatment," *Solid-State Electronics*, vol. 20, no. 11, pp. 891, 1977.
- [130] M. F. Li, D. Huang, C. Shen, T. Yang, W. J. Liu, and Z. Liu, "Understand NBTI mechanism by developing novel measurement techniques," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 1, pp. 62, 2008.
- [131] Y. A. Goldberg and N. M. Schmidt, *Handbook Series on Semiconductor Parameters*. London, U.K.: World Scientific, 1999.
- [132] L. Morassi, G. Verzellesi, H. Zhao, J. C. Lee, D. Veksler, and G. Bersuker, "Errors limiting split-CV mobility extraction accuracy in buried-channel InGaAs MOSFETs," *IEEE Trans. Electron Devices*, vol. 69, no. 4, pp. 1068, 2012.
- [133] A. Teramoto, T. Hamada, M. Yamamoto, P. Gaubert, H. Akahori, K. Nii, M. Hirayama, K. Arima, K. Endo, S. Sugawa, and H. Ohmi, "Very high carrier mobility for high-performance CMOS on a Si(110) surface," *IEEE Trans. Electron Devices*, vol. 54, no. 6, pp. 1438-1444, Jun. 2007.
- [134] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: part II: effects of surface orientation," *IEEE Trans. Electron Devices*, vol. 41, no. 12, pp. 2363-2368, Dec. 1994.
- [135] Y.-J. Yang, W. S. Ho, C.-F. Huang, S. T. Chang, and C. W. Liu, "Electron mobility enhancement in strained-germanium n-channel metal-oxide-

- semiconductor field-effect transistors,” *Appl. Phys. Lett.*, vol. 91, no. 10, pp. 102103, Sep. 2001.
- [136] G. Han, S. Su, Q. Zhou, P. Guo, Y. Yang, C. Zhan, L. Wang, W. Wang, Q. Wang, C. Xue, B. Cheng, and Y.-C. Yeo, “Dopant segregation and nickel stanogermanide contact formation on  $p^+$   $\text{Ge}_{0.947}\text{Sn}_{0.053}$  source/drain,” *IEEE Electron Device Lett.*, vol. 33, no. 5, pp. 634-636, May 2012.
- [137] G. Niu, J. Cressler, S. Mathew, and S. Subbanna, “A total resistance slope based effective channel mobility extraction method for deep sub-micrometer CMOS technology,” *IEEE Trans. Electron Devices*, vol. 46, no. 9, pp.1912-1914, Sep. 1999.
- [138] C. Riddet, J. R. Watling, K. Chan, E. H. C. Parker, T. E. Whall, D. R. Leadley, and A. Asenov, “Hole mobility in germanium as a function of substrate and channel orientation, strain, doping, and temperature,” *IEEE Trans. Electron Devices*, vol. 59, no. 7, pp. 1878-1884, Jul. 2012.
- [139] S. Y. Chou and D. A. Antoniadis, “Relationship between measured and intrinsic transconductances of FET’s,” *IEEE Trans. Electron Devices*, vol. ED-34, no. 2, pp. 448-450, Feb. 1987.
- [140] J. Wang and M. Lundstrom, “Ballistic transport in high electron mobility transistors,” *IEEE Trans. Electron Devices*, vol. 50, no. 7, pp. 1604-1609, Jul. 2003.
- [141] J. Lusakowski, W. Knap, Y. Meziani, J.-P. Cesso, A. El Fatimy, R. Tauk, N. Dyakonova, G. Ghibaudo, F. Boeuf, and T. Stotnicki, “Ballistic and pocket

- limitations of Mobility in nanometer Si metal-oxide semiconductor field-effect transistors,” *Appl. Phys. Lett.*, vol. 87, no. 5, 053507, Aug. 2005.
- [142] Y. Q. Wu, R. S. Wang, T. Shen, J. J. Gu, and P. D. Ye, “First experimental demonstration of 100 nm inversion-mode InGaAs FinFET through damage-free sidewall etching,” in *IEDM Tech. Dig.*, 2009, pp. 331-334.
- [143] K. W. Ang, K. J. Chui, V. Bliznetsov, A. Du, N. Balasubramanian, M. F. Li, G. Samudra, and Y.-C. Yeo, “Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions,” in *IEDM Tech. Dig.*, 2004, pp. 1069-1071.
- [144] K.-J. Chui, K.-W. Ang, N. Balasubramanian, M.-F. Li, G. Samudra, and Y.-C. Yeo, “NMOSFET with silicon-carbon source/drain for enhancement of carrier transport,” *IEEE Trans. Electron Devices*, vol. 54, no. 2, pp. 249-256, 2007.
- [145] K.-W. Ang, K.-J. Chui, V. Bliznetsov, Y. Wang, L.-Y. Wong, C.-H. Tung, N. Balasubramanian, M. F. Li, G. S. Samudra, and Y.-C. Yeo, “Thin body silicon-on-insulator N-MOSFET with silicon-carbon source/drain regions for performance enhancement,” in *IEDM Tech. Dig.*, 2005, pp. 503-506.
- [146] K.-J. Chui, K.-W. Ang, H.-C. Chin, C. Shen, L.-Y. Wong, C.-H. Tung, N. Balasubramanian, M. F. Li, G. S. Samudra, and Y.-C. Yeo, “Strained silicon-on-insulator n-channel transistor with silicon-carbon source/drain regions for carrier transport enhancement,” *IEEE Electron Device Letters*, vol. 27, no. 9, pp. 778-780, 2006.

- [147] Y.-C. Yeo and J. Sun, "Finite element study of strain distribution in transistor with silicon-germanium source and drain regions," *Appl. Phys. Lett.*, vol. 86, no. 2, 023103, 2005.
- [148] S. Mayuzumi, J. Wang, S. Yamakawa, Y. Tateshita, T. Hirano, M. Nakata, S. Yamaguchi, Y. Yamamoto, Y. Miyanami, I. Oshiyama, K. Tanaka, K. Tai, K. Ogawa, K. Kugimiya, Y. Nagahama, Y. Hagimoto, R. Yamamoto, S. Kanda, K. Nagano, H. Wakabayashi, Y. Tagawa, M. Tsukarnoto, H. Iwamoto, M. Saito, S. Kadomura, and N. Nagashima, "Extreme high-performance n- and p-MOSFETs boosted by dual-metal/high- $k$  gate damascene process using top-cut dual stress liners on (100) substrates," in *IEDM Tech. Dig.*, 2007, pp. 293.
- [149] S. Suthram, M. M. Hussain, H. R. Harris, C. Smith, H. H. Tseng, R. Jammy, and S. E. Thompson, "Comparison of uniaxial wafer bending and contact-etch-stop-liner stress induced performance enhancement on double-gate FinFETs," *IEEE Electron Device Lett.*, vol. 29, no. 5, pp. 480, 2008.
- [150] K.-M. Tan, M. Zhu, W.-W. Fang, M. Yang, T.-Y. Liow, R. T. P. Lee, K. M. Hoe, C.-H. Tung, N. Balasubramanian, G. S. Samudra, and Y.-C. Yeo, "A high stress liner comprising diamond-like carbon (DLC) for strained p-channel MOSFET," *IEEE Electron Device Lett.*, vol. 29, no. 2, pp. 192, 2008.
- [151] J. J. Gu, X. W. Wang, H. Wu, J. Shao, A. T. Neal, M. J. Manfra, R. G. Gordon, and P. D. Ye, "20-80 nm channel length InGaAs gate-all-around nanowire MOSFETs with EOT = 1.2 nm and lowest SS = 63 mV/dec," in *IEDM Tech. Dig.*, 2012, pp. 633.

# Appendix

## List of Publications

### Journal Publications

- [1] **X. Gong**, H.-C. Chin, S.-M. Koh, L. Wang, Ivana, Z. Zhu, B. Wang, C. K. Chia, and Y.-C. Yeo, "Source/drain engineering for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  n-channel metal-oxide-semiconductor field-effect transistors: raised source/drain with in situ doping for series resistance reduction," *Japanese J. Applied Physics*, vol. 50, no. 4, 04DF01, 2011.
- [2] **X. Gong**, Ivana, H.-C. Chin, Z. Zhu, Y.-R Lin, C.-H. Ko, C. H. Wann, and Y.-C. Yeo, "Self-aligned gate-first  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFET an InP capping layer for performance enhancement," *Electrochemical and Solid-State Letters*, vol. 14, no. 3, pp. H117-H119, 2011.
- [3] **X. Gong**, G. Han, F. Bai, S. Su, P. Guo, Y. Yang, R. Cheng, D. Zhang, G. Zhang, C. Xue, B. Cheng, J. Pan, Z. Zhang, E. S. Tok, D. Antoniadis, and Y.-C. Yeo, "Germanium-tin (GeSn) p-channel MOSFETs fabricated on (100) and (111) surface orientations with sub-400 °C  $\text{Si}_2\text{H}_6$  passivation," *IEEE Electron Device Letters*, vol. 34, 2013.
- [4] **Xiao Gong**, G. Han, B. Liu, L. Wang, W. Wang, Y. Yang, E. Kong, S. Su, B. Cheng, and Yee-Chia Yeo, "Sub-400 °C  $\text{Si}_2\text{H}_6$  passivation,  $\text{HfO}_2$  gate Dielectric, and single TaN metal gate: a common gate stack technology for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  and  $\text{Ge}_{1-x}\text{Sn}_x$  CMOS," Submitted to *IEEE Trans. Electron Devices*.
- [5] **X. Gong**, G. Han, S. Su, F. Bai, P. Guo, R. Cheng, Y. Yang, W. Wang, D. Zhang, G. Zhang, C. Xue, B. Cheng, and Yee-Chia Yeo, " $\text{Si}_2\text{H}_6$  and  $(\text{NH}_4)_2\text{S}$  passivation techniques and effect on the electrical characteristics of germanium-tin (GeSn) p-channel MOSFETs," To be submitted to *Electrochemical and Solid-State Letters*.
- [6] H.-C. Chin, **X. Gong**, X. Liu, and Y.-C. Yeo, "Lattice mismatched  $\text{In}_{0.4}\text{Ga}_{0.6}\text{As}$  source/drain stressors with in situ doping for strained

- In<sub>0.53</sub>Ga<sub>0.47</sub>As channel n-MOSFETs,” *IEEE Electron Device Letters*, vol. 30, no. 8, pp. 805, 2009.
- [7] H.-C. Chin, **X. Gong**, L. Wang, and Y.-C. Yeo, “Fluorine incorporation in HfAlO gate dielectric for defect passivation and effect on electrical characteristics of In<sub>0.53</sub>Ga<sub>0.47</sub>As n-MOSFETs,” *Electrochemical and Solid-State Letters*, vol. 13, no. 12, pp. H440-H442, 2010.
- [8] H.-C. Chin, **X. Gong**, T. K. Ng, W. K. Loke, C. P. Wong, Z. Shen, S. Wicaksono, S. F. Yoon, and Y.-C. Yeo, “Nanoheteroepitaxy of gallium arsenide on strain-compliant silicon-germanium nanowires,” *J. Applied Physics*, vol. 107, 024312, 2010.
- [9] H.-C. Chin, **X. Gong**, L. Wang, H. K. Lee, L. Shi, and Y.-C. Yeo, “III-V multiple-gate field-effect-transistors (MuGFETs) with high mobility In<sub>0.7</sub>Ga<sub>0.3</sub>As channel and epi-controlled retrograde-doped fin,” *IEEE Electron Device Letters*, vol. 32, no. 2, pp. 146, 2011.
- [10] Z. Zhu, **X. Gong**, Ivana, and Y.-C. Yeo, “In<sub>0.53</sub>Ga<sub>0.47</sub>As channel N-MOSFETs with shallow metallic source and drain extensions and offset n+ doped regions for leakage suppression,” *Japanese J. Applied Physics*, vol. 51, no. 2, 02BF03, 2012.
- [11] B. Liu, **X. Gong**, G. Han, P. S. Y. Lim, Y. Tong, Q. Zhou, Y. Yang, N. Daval, C. Veytizou, D. Delprat, B.-Y. Nguyen, and Y.-C. Yeo, “High performance germanium  $\Omega$ -Gate MuGFET with Schottky-barrier nickel germanide source/drain and low temperature disilane passivated gate stack,” *IEEE Electron Device Letters*, vol. 33, no. 10, pp. 1336 - 1338, Oct. 2012.
- [12] H.-C. Chin, X. Liu, **X. Gong**, and Y.-C. Yeo, “Silane and ammonia surface passivation technology for high mobility In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs,” *IEEE Trans. Electron Devices*, vol. 57, no. 5, pp. 973, 2010.
- [13] S.-M. Koh, H.-S. Wong, **X. Gong**, C.-M. Ng, N. Variam, T. Henry, Y. Erokhin, G. S. Samudra, and Y.-C. Yeo, “Strained n-channel field-effect transistors with channel proximate silicon-carbon source/drain stressors for performance enhancement,” *J. Electrochemical Society*, vol. 157, no. 12, pp. H1088-H1094, 2010.

- [14] X. Zhang, H. Guo, **X. Gong**, Q. Zhou, Y.-R. Lin, H.-Y. Lin, C.-H. Ko, C. H. Wann, and Y.-C. Yeo, "In<sub>0.7</sub>Ga<sub>0.3</sub>As channel n-MOSFET with self-aligned Ni-InGaAs source and drain," *Electrochemical and Solid-State Letters*, vol. 14, no. 2, pp. H60-H62, 2011.
- [15] R. Cheng, W. Wang, **X. Gong**, L. Sun, P. Guo, H. Hu, Z. Shen, G. Han, and Y.-C. Yeo, "Relaxed and strained patterned germanium-tin structures: A Raman scattering study," *ECS Journal of Solid State Science and Technology*, 2013
- [16] X. Zhang, Ivana, H. Guo, **X. Gong**, Q. Zhou, and Y.-C. Yeo, "A self-aligned Ni-InGaAs contact technology for InGaAs channel n-MOSFETs," *J. Electrochemical Society*, vol. 159, no. 5, pp. H511-H515, 2012.
- [17] Ivana, X. Zhang, H. Guo, **X. Gong**, Z. Zhang, J. Pan, and Y.-C. Yeo, "Photoelectron spectroscopy study of band alignment at interface between Ni-InGaAs and In<sub>0.53</sub>Ga<sub>0.47</sub>As," *Applied Physics Letters*, vol. 99, no. 1, 012105, 2011.
- [18] L. Wang, S. Su, W. Wang, **X. Gong**, Y. Yang, P. Guo, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Strained germanium-tin (GeSn) p-channel metal-oxide semiconductor field-effect-transistors (p-MOSFETs) with ammonium sulfide passivation," *Solid-State Electronics*, 2013.
- [19] X. Zhang, H. X. Guo, Z. Zhu, **X. Gong**, and Y.-C. Yeo, "In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFETs with self-aligned molybdenum contacts and HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> gate dielectric," *Solid-State Electronics*, 2013.
- [20] X. Zhang, H. Guo, H.-Y. Lin, Ivana, **X. Gong**, Q. Zhou, Y.-R. Lin, C.-H. Ko, C. H. Wann, and Y.-C. Yeo, "Reduction of off-state leakage current in In<sub>0.7</sub>Ga<sub>0.3</sub>As channel n-MOSFETs with self-aligned Ni-InGaAs contact metallization," *Electrochemical and Solid-State Letters*, vol. 14, no. 5, pp. H212 - H214, 2011.
- [21] L. Wang, S. Su, W. Wang, Y. Yang, Y. Tong, B. Liu, P. Guo, **X. Gong**, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Germanium-tin n<sup>+</sup>/p junction formed using phosphorus ion implant and 400 °C rapid thermal anneal," *IEEE Electron Device Letters*, vol. 33, no. 11, pp. 1529, 2012.



- [22] X. Zhang, H. Guo, H.-Y. Lin, C.-C. Cheng, C.-H. Ko, C. H. Wann, G.-L. Luo, C.-Y. Chang, C.-H. Chien, Z.-Y. Han, S.-C. Huang, H.-C. Chin, **X. Gong**, S.-M. Koh, P. S. Y. Lim, and Y.-C. Yeo, "A self-aligned contact metallization technology for III-V metal-oxide-semiconductor field effect transistors," *J. Vacuum Science and Technology B*, vol. 29, no. 3, 032209, 2011.

### **Conference Publications**

- [23] **X. Gong**, S. Su, B. Liu, L. Wang, W. Wang, Y. Yang, E. Kong, B. Cheng, G. Han, and Y.-C. Yeo, "Towards high performance  $\text{Ge}_{1-x}\text{Sn}_x$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  CMOS: A novel common gate stack featuring sub-400 °C  $\text{Si}_2\text{H}_6$  passivation, single TaN metal gate, and sub-1.3 nm EOT," *Symp. on VLSI Tech. 2012*, Honolulu, USA, Jun. 12-14, 2012.
- [24] **X. Gong**, H.-C. Chin, S.-M. Koh, L. Wang, Ivana, B. Wang, C. K. Chia, and Y.-C. Yeo, "Source/drain engineering for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  N-MOSFETs: Raised source/drain with in situ doping for series resistance reduction," *Extended Abstracts of the 2010 International Conference on Solid State Devices and Materials*, Tokyo, Japan, Sep. 22-24, 2010.
- [25] **X. Gong**, Ivana, H.-C. Chin, Z. Zhu, and Y.-C. Yeo, "Self-aligned gate-first  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  n-MOSFETs with an InP capping layer for performance enhancement," *41st Semiconductor Interface Specialist Conference*, San Diego, CA, USA, Dec. 2-4, 2010.
- [26] **X. Gong**, Z. Zhu, E. Kong, R. Cheng, S. Subramanian, K. H. Goh, and Y.-C. Yeo, "Ultra-thin-body  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  on nothing N-MOSFET with Pd-InGaAs S/D contacts enabled by a new self-aligned cavity formation technology," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, Hsinchu, Taiwan, Apr. 23-25, 2012.
- [27] **X. Gong**, S. Su, B. Liu, L. Wang, W. Wang, Y. Yang, E. Kong, B. Cheng, G. Han, and Y.-C. Yeo, "Negative bias temperature instability study on  $\text{Ge}_{0.97}\text{Sn}_{0.03}$  P-MOSFETs with  $\text{Si}_2\text{H}_6$  passivation and  $\text{HfO}_2$  high-k and TaN metal gate," *222nd Electrochemical Society Meeting*, Honolulu, HI USA, Oct. 7-12, 2012.
- [28] **X. Gong**, G. Han, S. Su, R. Cheng, P. Guo, F. Bai, Y. Yang, Q. Zhou, B. Liu, K. Hui Goh, G. Zhang, C. Xue, B. Cheng, and Yee-Chia Yeo, "Uniaxially

- strained germanium-tin (GeSn) gate-all-around nanowire PFETs enabled by a novel top-down nanowire formation technology,” Submitted to *Symp. on VLSI Tech. 2013*, Kyoto, Japan, Jun. 11-14, 2013.
- [29] H.-C. Chin, **X. Gong**, X. Liu, Z. Lin, and Y.-C. Yeo, “Strained  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  n-MOSFETs: Performance boost with in-situ doped lattice-mismatched source/drain stressors and interface engineering,” *Symp. on VLSI Tech. 2009*, Kyoto, Japan, Jun. 15-18, 2009, pp. 244-245.
- [30] H.-C. Chin, **X. Gong**, H. Guo, Q. Zhou, S.-M. Koh, H. K. Lee, L. Shi, and Y.-C. Yeo, “Performance boost for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel n-MOSFET using silicon nitride liner stressor with high tensile stress,” *International Semiconductor Device Research Symposium*, College Park MD, USA, Dec. 9-11, 2009.
- [31] Z. Zhu, **X. Gong**, Ivana, and Y.-C. Yeo, “ $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel N-MOSFETs with shallow metallic S/D extension,” *Extended Abstracts of the 2011 International Conference on Solid State Devices and Materials*, Nagoya, Japan, Sep. 28-30, 2011, pp. 580-581.
- [32] B. Liu, **X. Gong**, G. Han, P. S. Y. Lim, Y. Tong, Q. Zhou, Y. Yang, N. Daval, M. Pulido, D. Delprat, B.-Y. Nguyen, and Y.-C. Yeo, “High performance  $\Omega$ -gate Ge FinFET featuring low temperature  $\text{Si}_2\text{H}_6$  passivation and implantless Schottky-barrier NiGe metallic source/drain,” *2012 Silicon Nanoelectronics Workshop (SNW)*, Honolulu HI, USA, June 10-11, 2012.
- [33] B. Liu, **X. Gong**, C. Zhan, G. Han, N. Daval, M. Pulido, D. Delprat, B.-Y. Nguyen, and Y.-C. Yeo, “Effect of fin doping concentration on the electrical characteristics of germanium-on-insulator multi-gate field-effect transistor,” *222nd Electrochemical Society Meeting*, Honolulu, HI USA, Oct. 7-12, 2012.
- [34] E. Kong, **X. Gong**, P. Guo, B. Liu, and Y.-C. Yeo, “Novel technique for conformal, ultra shallow, and abrupt  $n^{++}$  junction formation for InGaAs MOSFETs,” *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, Hsinchu, Taiwan, Apr. 22-24, 2013.
- [35] Y.-C. Yeo, H.-C. Chin, **X. Gong**, H. Guo, and X. Zhang, “III-V MOSFETs: Surface passivation for gate stack, source/drain and channel strain engineering, self-aligned contact metallization,” *10th International Conference on Solid-State and Integrated-Circuit Technology*, Shanghai, China, Nov. 1-4, 2010.

- [36] X. Zhang, H. X. Guo, **X. Gong**, C. Guo, and Y.-C. Yeo, "Multiple-gate  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel n-MOSFETs with self-aligned Ni-InGaAs contacts," *221st Electrochemical Society Meeting*, Seattle, WA USA, May 6-11, 2012.
- [37] X. Zhang, H. Guo, **X. Gong**, Q. Zhou, H.-Y. Lin, Y.-R. Lin, C.-H. Ko, C. H. Wann, and Y.-C. Yeo, " $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel n-MOSFETs with a novel self-aligned Ni-InGaAs contact formed using a salicide-like metallization process," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, Hsinchu, Taiwan, Apr. 25-27, 2011.
- [38] Y.-C. Yeo, H.-C. Chin, **X. Gong**, H. Guo, and X. Zhang, "III-V MOSFETs: Surface passivation, source/drain and channel strain engineering, self-aligned contact metallization," *219th Electrochemical Society Meeting*, Montreal, Canada, May 1-6, 2011.
- [39] Y.-C. Yeo, G. Han, **X. Gong**, L. Wang, W. Wang, Y. Yang, P. Guo, B. Liu, S. Su, G. Zhang, C. Xue, and B. Cheng, "Tin-incorporated source/drain and channel materials for field-effect transistors," *222nd Electrochemical Society Meeting*, Honolulu, HI USA, Oct. 7-12, 2012.
- [40] P. Guo, G. Han, Y. Yang, **X. Gong**, C. Zhan, and Y.-C. Yeo, "Source-channel interface engineering for tunneling field-effect transistor with SiGe source: Insertion of strained Si:C layer for enhancement of tunneling current," *41st Semiconductor Interface Specialist Conference*, San Diego, CA, USA, Dec. 2 - 4, 2010.
- [41] X. Zhang, H. X. Guo, **X. Gong**, and Y.-C. Yeo, "A gate-last  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  FinFET with molybdenum source/drain contacts," *42nd European Solid-State Device Research Conference (ESSDERC)*, Bordeaux, France, Sep. 17-21, 2012.
- [42] Y.-C. Yeo, G. Han, **X. Gong**, L. Wang, W. Wang, Y. Yang, P. Guo, B. Liu, S. Su, G. Zhang, C. Xue, and B. Cheng, "Tin-incorporated source/drain and channel materials for field-effect transistors," *222nd Electrochemical Society Meeting*, Honolulu, HI USA, Oct. 7-12, 2012.
- [43] C. Zhan, W. Wang, **X. Gong**, P. Guo, B. Liu, Y. Yang, G. Han, and Y.-C. Yeo, "(110)-oriented germanium-tin ( $\text{Ge}_{0.97}\text{Sn}_{0.03}$ ) p-channel MOSFETs,"

- International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, Hsinchu, Taiwan, Apr. 22-24, 2013.
- [44] H. Guo, X. Zhang, H.-C. Chin, **X. Gong**, S.-M. Koh, C. Zhan, G.-L. Luo, C.-Y. Chang, H.-Y. Lin, C.-H. Chien, Z.-Y. Han, S.-C. Huang, C.-C. Cheng, C.-H. Ko, C. H. Wann, and Y.-C. Yeo, "A new self-aligned contact technology for III-V MOSFETs," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, Hsinchu, Taiwan, Apr. 26-28, 2010.
- [45] X. Zhang, H. Guo, H.-C. Chin, **X. Gong**, P. S. Y. Lim, and Y.-C. Yeo, "Self-aligned NiGeSi contacts on gallium arsenide for III-V MOSFETs," *218th Electrochemical Society Meeting*, Las Vegas NV, USA, Oct. 10-15, 2010.
- [46] P. Guo, C. Zhan, Y. Yang, **X. Gong**, B. Liu, R. Cheng, W. Wang, J. Pan, Z. Zhang, E. S. Tok, G. Han, and Y.-C. Yeo, "Germanium-tin (GeSn) n-channel MOSFETs with low temperature silicon surface passivation," *International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, Hsinchu, Taiwan, Apr. 22-24, 2013.
- [47] L. Wang, S. Su, W. Wang, **X. Gong**, Y. Yang, P. Guo, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "(NH<sub>4</sub>)<sub>2</sub>S passivation for high mobility germanium-tin (GeSn) p-MOSFETs," *6th International SiGe Technology and Device Meeting (ISTDM)*, Berkeley, CA, USA, June 4-6, 2012.
- [48] Y.-C. Yeo, X. Zhang, H. Guo, S. Subramanian, **X. Gong**, Ivana, E. Y.-J. Kong, and Z. Zhu, "Self-aligned contact metallization for indium gallium arsenide channel field-effect transistors," *12th International Workshop on Junction Technology*, Shanghai, China, May 14-15, 2012.
- [49] G. Han, S. Su, L. Wang, W. Wang, **X. Gong**, Y. Yang, Ivana, P. Guo, C. Guo, G. Zhang, J. Pan, Z. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, "Strained germanium-tin (GeSn) n-channel MOSFETs featuring low temperature n<sup>+</sup>/p junction formation and GeSnO<sub>2</sub> interfacial layer," *Symp. on VLSI Tech. 2012*, Honolulu HI, USA, Jun. 12-14, 2012, pp. 97 - 98.
- [50] G. Han, S. Su, Y. Yang, P. Guo, **X. Gong**, L. Wang, W. Wang, C. Guo, G. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, "High hole mobility in strained germanium-tin (GeSn) channel pMOSFET fabricated on (111) substrate," *222nd Electrochemical Society Meeting*, Honolulu, HI USA, Oct. 7-12, 2012.

- [51] Y. Yang, S. Su, P. Guo, W. Wang, **X. Gong**, L. Wang, K. L. Low, G. Zhang, C. Xue, B. Cheng, G. Han, and Y.-C. Yeo, "Towards direct band-to-band tunneling in p-channel tunneling field effect transistor (TFET): Technology enablement by germanium-tin (GeSn)," *IEEE International Electron Device Meeting 2012*, San Francisco, CA USA, Dec. 10-12, 2012.
- [52] G. Han, S. Su, L. Wang, W. Wang, **X. Gong**, Y. Yang, Ivana, P. Guo, C. Guo, G. Zhang, J. Pan, Z. Zhang, C. Xue, B. Cheng, and Y.-C. Yeo, "Strained germanium-tin (GeSn) n-channel MOSFETs featuring low temperature n<sup>+</sup>/p junction formation and GeSnO<sub>2</sub> interfacial layer," *Symp. on VLSI Tech. 2012*, Honolulu HI, USA, Jun. 12-14, 2012.
- [53] X. Zhang, H. Guo, C.-H. Ko, C. H. Wann, C.-C. Cheng, H.-Y. Lin, H.-C. Chin, **X. Gong**, P. S. Y. Lim, G.-L. Luo, C.-Y. Chang, C.-H. Chien, Z.-Y. Han, S.-C. Huang, and Y.-C. Yeo, "III-V MOSFETs with a New Self-Aligned Contact," *Symp. on VLSI Tech. 2010*, Honolulu HI, USA, Jun. 15-17, 2010, pp. 233- 234.