### LANTHANOID BASED MATERIALS IN ADVANCED

### **CMOS TECHNOLOGY**

**CHEN JINGDE** 

NATIONAL UNIVERSITY OF SINGAPORE

2009

# LANTHANOID BASED MATERIALS IN ADVANCED CMOS TECHNOLOGY

**CHEN JINGDE** 

**B.** Eng., National University of Singapore, 2003

A THESIS SUBMITTED

### FOR THE DEGREE OF DOCTOR OF PHILOSOPHY

#### DEPARTMENT OF ELECTRICAL AND COMPUTER

#### ENGINEERING

### NATIONAL UNIVERSITY OF SINGAPORE

2009

#### ACKNOWLEDGMENTS

First and foremost, I would like express my utmost gratitude to my research advisor, Dr. Yeo Yee-Chia, who has guided me through the most difficult period in my research life, provided me with invaluable support, guidance, encouragement, knowledge, and the awesome research opportunities during my studies. It is difficult to imagine how little I could have done if Dr. Yeo had not encourage me to attempt on those ideas seemingly beyond reach. He demonstrated to me how a researcher should be confident in his study; how the confidence comes from the pursue of every detail and continual cross-checking; and how one should be open-minded and actively seek criticism. He has my tremendous appreciation and respect.

I am extremely grateful to my supervisor during the first three years, Prof. Li Ming-Fu for bringing me to the research area of silicon processing technology. He has always been there to give insights into my research work and I have greatly benefited from his guidance. I would also like to take this chance to express my sincere appreciation to Dr. Yu Ming-Bin, for his kindly help and invaluable advices. There have been lots of collaboration work and fruitful discussions that contribute to my thesis development.

I would like to thank Dr. Yu Hong-Yu who was my mentor at the beginning of my research work. Many of research plans in the initial year were under his steering. We also had fruitful collaborations after he joined IMEC. In addition, I am grateful to Dr. Zhu Shi-Yang for his guidance in the Schottky source/drain transistor project. My special thanks go to my colleague, Yang Jianjun, who worked together with me in several projects. We both benefited from those brain storms or even arguments. It is such a pleasure working with you.

The experimental work was carried out in the silicon nano device lab at the National University of Singapore. I received a lot of technical and logistic support from the managers and technicians there. I would like to thank Prof. Byung-Jin Cho and Prof. Ganesh Samudra for their tremendous contribution in establishing and maintaining SNDL in both its facilities and traditions. Mr. Yong Yu-Fu, Mr. Patrick Tang, Mr. O Yan Wai Linn and Mr. Sun Zhi-Qiang are gratefully acknowledged for their support.

I have had the pleasure of collaborating with numerous exceptionally talented graduate students over the last few years. There have been general technical discussions on a large variety of topics every day in SNDL. This culture of open discussion has been very memorable experience. I believe it is to a certain extent a unique character of SNDL. It is impossible to enumerate all, but I cannot fail to mention Shen Chen, Qing Chun, Wu Nan, Xiong Fei, Ren Chi, Gao Fei, Ying Qian, Li Rui, Pu Jing, Rui Long, Li Tao, Zhou Qian, Yang Yue and Gen Quan for the numerous discussions over lunch, or while idling in the clean room. I have benefited the collaboration work with them, and their friendship makes my stay in NUS more enjoyable. I also would like to extend my appreciation to all other SNDL teaching staff, fellow graduate students, and technical staff.

My deepest gratitude goes out to my mum and my brother, who have always been supportive of my academic endeavours. I can never forget their inspiration and encouragement during my education years in spite of the enormous physical distance between us, their constant love and support made the long hours and frustrations bearable.

Chen Jingde

Singapore, Sept. 2009

## **TABLE OF CONTENTS**

Acknowledgements	i
Table of Contents	iv
Abstract	viii
List of Tables	x
List of Figures	xi
List of Symbols	xxii

Page No.

#### **Chapter 1** Introduction

1.1	Lanthanoid Elements and Their Compounds		2
	1.1.1	The Lanthanoid Series	2
	1.1.2	Lanthanoid Silicides	3
	1.1.3	Lanthanoid Oxides	5
1.2	1.2 Integrated Circuit Scaling		
	1.2.1	Transistor Scaling	7
	1.2.2	Scaling of Integrated Passive Devices	13
1.3	Objec	ctive of Research	16
1.4	Thesi	s Organization	16
Ref	erence	s	18

### Chapter 2 Schottky Barrier Source/Drain Field-Effect Transistor

2.1	2.1 Background and Theories			
	2.1.1	Motivation for Schottky Barrier Source/Drain Transistors .	26	

	2.1.2	Schottky Barrier and Metal Work Function28
	2.1.3	Schottky Barrier Extraction
	2.1.4	SSDT Structure and Principles of Operation31
2.2	Proce	ess Development
	2.2.1	Overview
	2.2.2	Integration Issues
	2.2.3	SSDT device Fabrication
2.3	Devie	ce Characterization and Analysis43
	2.3.1	Schottky Diode Characterization43
	2.3.2	Transistor Characterization
2.4	Conc	lusion54
Ref	erence	s56

### Chapter 3 Yb Doped Ni FUSI for the N-MOSFETs Gate Electrode Application

3.1	Intro	duction	60
3.2	Proce	Process Development	
	3.2.1	Process Flow for MOS Capacitors	62
	3.2.2	Thickness Ratio Control and Sputter Sequence for Yb/Ni	63
	3.2.3	Silicidation Process Optimization	65
3.3	3.3 Device Characterization and Analysis		
	3.3.1	Material Characterization	69
	3.3.2	Work Function Tunability	74
	3.3.3	Reliability Assessments	79
3.4	CMC	S Integration Scheme	82
3.5	Inve	stigation of Work Function Tuning Mechanism	84
3.6	Con	clusion	

References	;	89
Chapter 4	NMOS Compatible Work Function of TaN Meta with Erbium Oxide Doped Hafnium Oxide Gate Dielectric	
4.1 Introd	luction	93
4.2 Exper	iment	94
4.3 Resul	ts and Discussion	95
4.3.1	Physical Characterization	95
4.3.2	Electrical Characterization	
4.3.3	Dipole Models for Metal Gate Work Function Tunability	105
4.4 HfO <sub>2</sub>	Incorporated with Other Lanthanoid Elements	108
4.5 Conc	usion	110
Reference	5	111

## Chapter 5 Lanthanoid Oxides for Precision RF/analog MIM Capacitors

5.1 Introduction	114
5.2 Device Fabrication and Material Screening	115
5.2.1 Device Fabrication	115
5.2.2 Material Screening	117
5.3 MIM Capacitors with a single layer $Sm_2O_3$ dielectric	119
5.3.1 Physical Characterization	119
5.3.2 Electrical Characterization	123
5.4 MIM Capacitors with a single layer Er <sub>2</sub> O <sub>3</sub> dielectric	126
5.4.1 Physical Characterization	126
5.4.2 Electrical Characterization	129
5.5 Further Reduction of quadratic VCC by stacking with SiO <sub>2</sub>	135
5.5.1 Device Structure and Cancelling Effect	135

	5.5.2	MIM Capacitors with $Sm_2O_3/SiO_2$ dielectric stack1	38
	5.5.3	MIM Capacitors with Er <sub>2</sub> O <sub>3</sub> /SiO <sub>2</sub> dielectric stack1	43
5.6	Summ	ary1	52
Ref	erences	1	54

## Chapter 6 Conclusion and Future Works

6.1	Cor	nclusion158
	6.1.1	Schottky Barrier Source/Drain Field-Effect Transistor158
	6.1.2	Yb Doped Ni FUSI for the N-MOSFETs Gate Electrode
		Application159
	6.1.3	NMOS Compatible Work Function of TaN Metal Gate with
		Erbium Oxide Doped Hafnium Oxide Gate Dielectric159
	6.1.4	Lanthanoid Oxides for Precision RF/analog MIM Capacitors160
6.2	Sugg	estions for Future Work160
Ref	erence	s163

### APPENDIX

A.	LIST OF PUBLICATIONS	
•		

### ABSTRACT

Aggressive complementary metal-oxide-semiconductor (CMOS) scaling requires the development of new materials and device architectures. This dissertation focuses on introducing lanthanoid based materials into CMOS technology to address some of the new challenges in CMOS scaling.

The low work function lanthanoid silicides are potential candidates for N-type Schottky source/drain field-effect transistor (N-SSDT). Several lanthanoid elements, including Dy, Er, Tb and Yb, were investigated to form the self-aligned silicide (salicide) S/D for N-SSDT. The YbSi<sub>2-x</sub> has been found to be a very promising candidate for N-SSDT as it provides a high drive current with a very low leakage current. By addressing the compatibility issues of lanthanoid materials with conventional CMOS process, a low temperature, implantation free MOSFET process featuring a "hole spacer", Schottky barrier source/drain, high- $\kappa$  dielectric and metal gate electrode was successfully developed.

The elimination of polysilicon gate depletion effect and reduction in gate leakage current are major advantages of metal gate/high- $\kappa$  dielectric gate stack over conventional polysilicon/SiO(N) gate stack. However, achieving the desired effective metal gate work function  $\Phi_m$  to meet threshold voltage requirements in future CMOS devices is one of the main hurdles for its implementation. We demonstrate two methods for tuning the metal gate work function towards the silicon conduction band edge. The first one is to incorporate ytterbium (Yb) into Ni fully-silicided (Ni-FUSI) gate. Yb has a low work function of 2.59 eV. During the silicidation process, Yb atoms accumulate at the NiSi/SiO<sub>2</sub> interface and achieved a FUSI gate  $\Phi_m$  lowering of about 0.3 to 0.5 eV. However, this method is less effective on high- $\kappa$  dielectrics. The second method is to incorporate lanthanoid oxides into hafnium oxide gate dielectric. Conduction band-edge TaN gate  $\Phi_m$  values of 4.1 to 4.24 eV were obtained by doping HfO<sub>2</sub> gate dielectric with Er<sub>2</sub>O<sub>3</sub> and several other lanthanoid oxides. Interface dipole models were discussed to explain the effective gate  $\Phi_m$  tunability.

After addressing the challenges active device, we explore the scaling down of metal-insulator-metal (MIM) capacitors by investigating a series of lanthanoid oxides as candidates for the insulator layer. MIM capacitors using  $Sm_2O_3$  or  $Er_2O_3$  dielectric material were found to have better voltage linearity as compared with other high- $\kappa$  materials at the same capacitance density. Satisfactory leakage current and frequency dispersion properties indicate that both oxides are promising. It was found that both oxygen vacancy in the dielectric film and the interfacial layer at the high- $\kappa$ /bottom electrode interface played an important role in the voltage linearity of the MIM stack. An innovative dielectric structure is developed by intentionally inserting a thin SiO<sub>2</sub> layer between the lanthanoid oxide and bottom electrode. We achieved high capacitance density (up to 8.5 fF/ $\mu$ m<sup>2</sup>) with quadratic VCC lower than 100 ppm/V<sup>2</sup> by engineering the thickness ratio of high- $\kappa$  to SiO<sub>2</sub> layers. This performance can meet the International Technology Roadmap for Semiconductors (ITRS) requirements in 2013 and indicates that MIM capacitors with high- $\kappa$ /SiO<sub>2</sub> dielectric stack can be a long-term solution to RF and analog/mixed-signal capacitor technology.

## LIST OF TABLES

Table 1.1	List of lanthanoid elements, photoelectric work functions, and ionic radii of the trivalent lanthanoid ions.
Table 1.2	Summary of dielectric constant $\kappa$ values of lanthanoid oxides.
Table 1.3	Specifications for the scaling of transistors, derived from <i>ITRS</i> 2008.
Table 1.4	Specifications for the scaling of MIM capacitors, derived from <i>ITRS</i> 2008.
Table 2.1	Summary of the features, advantages and benefits of the Schottky source/drain transistor technology 2
Table 2.2	Electrical characteristics of various lanthanoid silicide/p-Si (100) contacts formed by solid-state reaction and their corresponding N-SSDT properties
Table 3.1	Experimental splits and deposition time for Yb-incorporated Ni FUSI capacitors. There are two options for the deposition sequence of Ni and Yb: (1) Yb first, Ni second; (2) cosputter Yb and Ni followed by Ni only.
Table 4.1	Summary of all lanthanoid elements incorporated into $HfO_2$ for metal gate work function tuning. All elements exhibit low electronegativities. The concentration of each element is derived from XPS measurements. The $\Phi_{m,eff}$ values are extracted from Fig. 4.14 (b).
Table 5.1	Split table for MIM capacitors with $Sm_2O_3$ -on-SiO <sub>2</sub> laminate dielectric, showing the thicknesses of $Sm_2O_3$ and $SiO_2$ used in each split and the capacitance density measured
Table 5.2	Comparison of DC performance of reported binary high-κ MIM capacitors. 15

## LIST OF FIGURES

Fig. 1.1	Energy gap of Ln <sub>2</sub> O <sub>3</sub> oxides	7
Fig. 1.2:	The number of transistors on integrated circuits such as microprocessors and DRAM increases exponentially over the years	8
Fig. 1.3	(a) The energy band diagram of an NMOSFET showing the poly-Si gate depletion layer during inversion bias. (b) The capacitance-voltage plot depicts how the poly-Si gate depletion effect decreases the gate capacitance in the inversion regime.	12
Fig. 1.4	Cross sectional view of digital-analog mixed-signal circuit, where MIM capacitor is integrated in the Cu back-end-of-the-line.	14
Fig. 2.1	(a) Schottky diode structure. (b) Equivalent circuit of Schottky diode. The resistances from the top electrode and bottom Si substrate are considered as one resistor.	30
Fig. 2.2	Simulated <i>J-V</i> curves of metal/p-Si Schottky contact with an electron barrier of 0.6 eV, 0.8 eV and 1.0 eV. The series resistance is assumed to be 80 $\Omega$ .	30
Fig. 2.3	Device architecture and band diagrams in off and on states for (a) conventional impurity-doped S/D NMOS device, and (b) SSDT device.	32
Fig. 2.4	<i>I-V</i> curves of YbSi <sub>2-x</sub> /p-Si diodes, with Yb deposited at 2 mTorr and 4 mTorr.	37
Fig. 2.5	(a) Scanning Electron Microscope (SEM) of a transistor with poly-Si/SiO <sub>2</sub> gate, SiO <sub>2</sub> spacer and YbSi <sub>2-x</sub> S/D. (b) SEM image zoomed in to one of the bridges between S/D and gate on the side wall.	38
Fig 2.6	Optical microscopic image of $SiO_2$ surface after selective etch. Yb was first deposited on the $SiO_2$ , annealed at 350°C for 1 minute, and then removed by selective wet etch by 5% HNO <sub>3</sub>	39

Fig. 2.7	<ul> <li>(a) Top view schematic of a one-mask transistor. (b)</li> <li>Cross-section schematic of a one-mask transistor. (c)</li> <li>Cross-section TEM of a SSDT device of 2-μm gate length</li> </ul>
Fig. 2.8	Process flow of Schottky source/drain transistors. (a) Deposition of gate stack. (b) Patterning of gate stack. (c) DHF dip to remove the native oxide on source/drain region. A hole is formed on the side wall of HfN. (d) Deposition of lanthanoid metals (Dy, Er, Tb, or Yb), capped by HfN to prevent oxidation during silicidation. (e) Silicidation in RTP. (f) Selective etch of top HfN (by DHF) and un-reacted lanthanoid metal (by diluted HNO <sub>3</sub> ); lanthanoid silicide source/drain are intact
Fig. 2.9	Room temperature <i>I-V</i> curves of various LnSi <sub>2-x</sub> /p-Si(100) diodes
Fig. 2.10	Thermal emission model fitting of the <i>I-V</i> curves of Schottky diodes. (a) $DySi_{2-x}/p-Si$ ; (b) Er $Si_{2-x}/p-Si$ ; (c) Tb $Si_{2-x}/p-Si$ ; (d) $YbSi_{2-x}/p-Si$
Fig. 2.11	Reverse bias $C$ - $V$ curves for LnSi <sub>2-x</sub> /p-Si diodes
Fig. 2.12	Top view of (a) DySi <sub>2-x</sub> and (b) YbSi <sub>2-x</sub> as observed using an optical microscope
Fig. 2.13	<ul> <li>(Top) Cross sectional TEM image of the N-SSDT with YbSi<sub>2-x</sub> source/drain fabricated by our simplified one-mask process.</li> <li>(Bottom) High resolution XTEM image of polycrystalline YbSi<sub>2-x</sub>/Si(100) contact.</li> </ul>
Fig. 2.14	X-ray diffraction (XRD) spectra of Yb silicide formed at different annealing conditions. 4
Fig. 2.15	Sheet resistance of lanthanoid silicides formed at different annealing conditions
Fig. 2.16	High resolution TEM image of the HfN/HfO <sub>2</sub> /p-Si gate stack, with 700 °C post-deposition anneal (PDA) and 420 °C forming gas anneal (FGA).
Fig. 2.17	(a) <i>C-V</i> and (b) <i>I-V</i> curves of the TaN/HfN/HfO <sub>2</sub> /p-Si gate structure.

Fig. 2.18	(a) $I_{ds} \sim V_{gs}$ characteristics of TaN/HfN/HfO <sub>2</sub> gated n-SSDT with YbSi <sub>2-x</sub> . (b) $I_{ds}$ - $V_{gs}$ characteristics of TaN/HfN/HfO <sub>2</sub> gated n-SSDT with DySi <sub>2-x</sub> , ErSi <sub>2-x</sub> , TbSi <sub>2-x</sub> , YbSi <sub>2-x</sub>	2
Fig. 2.19	$I_{\rm ds} \sim V_{\rm ds}$ characteristics of TaN/HfN/HfO <sub>2</sub> gated n-SSDT with YbSi <sub>2-x</sub> source/drain. 52	3
Fig. 3.1	Metal gate effective work function $(\Phi_m)$ requirements for both planar bulk transistors and ultra-thin body transistors	2
Fig. 3.2	The effect of different pressure during the silicidation process.The C-V curve of Yb doped NiSi is distorted for the 10 Torr RTPpressue.60	6
Fig. 3.3	High-resolution TEM results of (a) Ni FUSI and (b) NiYb FUSIcapacitors, annealed at a pressure of 10 Torr.60	6
Fig. 3.4	The effect of different annealing or silicidation temperature onC-V curves.60	8
Fig. 3.5	Phase transformation curve for NiSi and NiYbSi (with Yb/Ni deposition ratio ~ 1/5 and 1/3 respectively).64	8
Fig. 3.6	XTEM shows that the bulk layer of Yb doped NiSi (Yb/Ni $\sim 1/3$ ) is fully silicided, and the resulting silicide thickness is $\sim 120$ nm. Two different layers in the Yb doped NiSi (corresponding to Figs. 3.2 & 3.3) are observed. A smooth NiYbSi/SiON interface is also revealed by XTEM.	9
Fig. 3.7	Based on AES, composition of the top layer of Yb doped NiSi $(Yb/Ni \sim 1/3)$ is: $Ni_{0.55}Yb_{0.12}Si_{0.33}$	0
Fig. 3.8	SIMS spectra for NiSi and Yb doped NiSi (Yb/Ni $\sim$ 1/3) shows that Yb is mainly distributed at top layer of silicide. Pile-up of Yb at the NiYbSi/SiON interface is also observed	1
Fig. 3.9	RBS spectrum comparison between Yb-incorporated NiSi (Yb/Ni ~1/3) and NiSi. For Yb doped NiSi, Yb is mainly distributed at top layer of silicide. Yb signal is not detected at the bottom layer probably due to its concentration is below the RBS detection limit (<1 at.%).	2

Fig. 3.10	XRD study reveal that from the NiSi to NiYbSi (Yb/Ni $\sim$ 1/5 and $\sim$ 1/3 respectively), the phase transits from Ni rich Ni <sub>2</sub> Si to Ni <sub>3</sub> Si <sub>2</sub> and NiSi
Fig. 3.11	(a) Measured and simulated C-V data for capacitors with NiYbSi (Yb/Ni ~1/3) and NiSi gate electrodes. Deposited SiON thickness is ~ 4nm. No change in EOT is observed with addition of Yb. (b) The plot of EOT vs. $V_{\rm FB}$ for the devices with NiYbSi (with Yb/Ni ~ 1/3) gate electrode. The work function extracted is 4.22 eV on SiON, fixed charge $Q_{\rm ox} / q = 4.59 \times 10^{11} {\rm cm}^{-2}$
Fig. 3.12	(a) Work function of Yb-incorporated Ni FUSI is tunable by modifying Yb incorporation during deposition. (b) <i>C-V</i> plots of Yb incorporated Ni FUSI with different YB/Ni ratios. It is noted that excessive Yb might degrade the device dielectric (e.g. Yb/Ni $\sim 1/2$ )
Fig. 3.13	<i>C-V</i> characteristics are comparable for Yb incorporated Ni FUSI devices fabricated by two different methods, co-sputter YbNi and sequential sputter Yb and Ni (Yb first)
Fig. 3.14	FN plots for the devices with Ni FUSI and NiYb FUSI gate 78
Fig. 3.15	<ul> <li>(a) TZBD comparison between the devices with Ni FUSI and NiYb FUSI electrodes (on SiON dielectric).</li> <li>(b) A typical <i>J-V</i> sweep for the device with NiYbSi gate.</li> </ul>
Fig. 3.16	'Current density'-time characteristics for Ni FUSI and Yb-incorporated Ni FUSI devices under constant voltage FN stress (gate injection). 8
Fig. 3.17	TDDB (under gate injection and FN-CVS) comparison betweenthe devices with NiYbSi and NiSi gate electrode (on SiONdielectric).8

Fig. 3.18	Proposed CMOS integration scheme using Yb-incorporated Ni FUSI for n-FETs, and Pt FUSI for p-FETs. (a) CMOS fabrication conventionally using undoped poly-Si gate, after source/drain silicidation; (b) oxide reflow and chemical mechanical planarization (CMP); (c) lithography to mask n-FET region and etch the hard mask to expose the poly of p-FET and hard mask stripping; (d) photo resist strip and FUSI the poly-Si of p-FET (e.g. PtSi <sub>x</sub> ); (e) oxide reflow and CMP; (f) lithography to mask n-FET region and etch the hard mask to expose the poly of n-FET; (g) photo resist strip and FUSI the poly-Si of n-FET (e.g. Yb-incorporated Ni FUSI).	83
Fig. 3.19	(a) Measured and simulated <i>C-V</i> data for capacitors with Yb-incorporated Ni FUSI (Yb/Ni ~1/3) and undoped Ni FUSI gate electrodes. The EOT of HfSiON is ~ 3.5nm. The $V_{\text{FB}}$ shift is 0.1 V. (b) From SiON to HfSiON dielectric, $V_{\text{FB}}$ is positive for NiSi gate electrode, and negative for NiYbSi gate electrode	86
Fig. 3.20	(a) A schematic showing highly polarized Yb-O dipoles at the NiYbSi/SiON interface. (b)The $\Phi_m$ of NiYbSi is reduced due to the presence of dipole at the NiYbSi and SiON interface	88
Fig. 4.1	XPS spectra for (a) Hf $4f$ core levels; (b) Er $4d$ core levels. The core level peak positions of Hf $4f$ and Er $4d$ shift continuously towards lower binding energy with increasing Er concentration	96
Fig. 4.2	(a) O 1 <i>s</i> energy loss spectra for HfO <sub>2</sub> , HfErO with 30% Er and 70% Er, and Er <sub>2</sub> O <sub>3</sub> samples. The cross points (obtained by linearly extrapolating the segment of maximum negative slope to the base line) denote the energy gap $E_g$ values. (b) Dependence of $E_g$ on Er concentration. The solid line is obtained by linear-least-square fit of the data points.	96
Fig. 4.3	EOT variation for TaN gated MOS capacitors with $HfO_2$ and $HfErO$ dielectrics as a function of PMA temperatures, which indicates $HfErO$ films have better thermal stability than $HfO_2$	98
Fig. 4.4	XPS spectra for Si 2 <i>s</i> core level taken from HfO <sub>2</sub> , HfErO and $Er_2O_3$ after 600 °C PDA. The Si-O bond is found on all samples, indicating the existence of a low- $\kappa$ interfacial layer between the deposited dielectric and silicon substrate.	98
Fig. 4.5	Er core level and O 1s spectra for 4 nm HfErO (30% Er) deposited on silicon substrate. The PDA temperature was 600 °C.	99

Fig. 4.6	(a) Typical <i>C-V</i> curves of capacitors with $HfO_2$ and $HfErO$ (with 30% and 70% Er) gate dielectrics and TaN metal gate after 420 °C forming gas annealing. (b) Typical <i>C-V</i> curves of capacitors with $HfO_2$ and $HfErO$ (with 30% and 70% Er) gate dielectrics and TaN metal gate after 1000°C, 5 second annealing	100
Fig. 4.7	Flatband voltage variation for TaN gated MOS capacitors with HfO <sub>2</sub> and HfErO dielectrics as a function of PMA temperature 1	101
Fig. 4.8	<ul> <li>(a) <i>C-V</i> curves of the HfErO with 30% Er measured at 10 kHz, 100 kHz and 1 MHz.</li> <li>(b) Hysteresis of MOS capacitors with HfErO (30% Er) dielectric after annealing at 1000°C for 5 seconds.</li> </ul>	102
Fig. 4.9	The relationship between gate leakage current density and EOT for MOS capacitors with HfO2, HfLaO and HfErO gate dielectrics and TaN or HfN metal gate. Compared with poly-Si/SiO <sub>2</sub> benchmark at the same EOT, HfErO provides ~4 orders reduction in gate leakage current. HfLaO data is from Ref. [5]	103
Fig. 4.10	$V_{\rm FB}$ vs. EOT plot was used to extract the modulated TaN $\Phi_{\rm m}$ in TaN/HfO <sub>2</sub> or TaN/HfErO gate stack by eliminating the effect of fixed oxide charge. The PMA temperature was 1000°C. The p-Si substrate doping was $6 \times 10^{15}$ cm <sup>-3</sup> .	104
Fig. 4.11	Dependence of cumulative probability on breakdown voltage of TaN gated MOS capacitors with HfErO (30% Er)	105
Fig. 4.12	The effect of an interface dipole layer on TaN $\Phi_m$ is illustrated in the energy band diagram. The $\Phi_m$ of TaN is reduced by $\Delta \Phi_m$ due to the presence of the interface dipole.	107
Fig. 4.13	(a) A schematic showing highly polarized Er-O dipoles at the HfErO/SiO <sub>x</sub> interface. (b)The $\Phi_m$ of TaN is reduced due to the presence of dipole at the HfErO and SiO <sub>x</sub> interface, which is different from Fig. 4.12.	107
Fig. 4.14	(a) <i>C-V</i> curves of HfO <sub>2</sub> doped by $Er_2O_3$ , $Tb_2O_3$ , $Yb_2O_3$ and $Dy_2O_3$ after 1000 °C anneal. All curves show significant flatband voltage shift towards silicon conduction band. (b) <i>V</i> <sub>FB</sub> versus EOT plot was used to extract the TaN $\Phi_m$ modulated by doping HfO <sub>2</sub> with by $Er_2O_3$ , $Tb_2O_3$ , $Yb_2O_3$ and $Dy_2O_3$	109

Fig. 5.1	Summary of quadratic VCC of MIM capacitors with various lanthanoid oxides, plotted versus capacitance density for all lanthanoid oxide MIM capacitors.	117
Fig. 5.2	The values of $\alpha$ extracted from MIM capacitors with a single $Sm_2O_3$ or $Er_2O_3$ dielectric layer in this work are compared with data published in the literature.	118
Fig. 5.3	(a) Schematic of Metal-Insulator-Metal (MIM) capacitor having top and bottom tantalum nitride (TaN) electrodes. (b) In one split, the MIM dielectric is a single $Sm_2O_3$ layer, as shown in the cross-sectional TEM image.	119
Fig. 5.4	(a) X-ray diffraction (XRD) spectra of as-deposited $Sm_2O_3$ on TaN, as well as $Sm_2O_3/TaN$ stack after being annealed at 300 °C and 400 °C. XRD spectrum of an exposed TaN surface is also obtained. As-deposited $Sm_2O_3$ on TaN is poly-crystalline. (b) XRD spectra of as-deposited $Sm_2O_3$ on SiO <sub>2</sub> , as well as $Sm_2O_3/SiO_2$ stack after being annealed at 400 °C. As-deposited $Sm_2O_3$ on SiO <sub>2</sub> is amorphous.	120
Fig. 5.5	(a) Oxygen (O) 1 <i>s</i> energy-loss spectra obtained from bulk $Sm_2O_3$ which went through a 400 °C post-deposition anneal (PDA). The energy band gap of $Sm_2O_3$ is 5.20 eV. (b) Valence-band spectrum for $Sm_2O_3/TaN$ and the deconvoluted spectra for thick $Sm_2O_3$ and TaN. (c) Valence-band spectrum for $Sm_2O_3/Pt$ and the deconvoluted spectra for thick $Sm_2O_3$ and Pt. (d) Energy-band diagram showing the band alignment for Pt, $Sm_2O_3$ , and TaN	122
Fig. 5.6	(a) Voltage-dependant normalized capacitance $(\Delta C/C_0)$ measured at 100 kHz for MIM capacitors with a single Sm <sub>2</sub> O <sub>3</sub> dielectric layer having a thickness of 17 nm, 23 nm, or 30 nm. By fitting a second-order polynomial equation (solid lines) to the experimental data (plotted in symbols), the quadratic voltage coefficient of capacitance and the linear voltage coefficient of capacitance are obtained. (b) Plot of $\Delta C/C_0$ versus electric field <i>E</i> for the same MIM capacitors in (a)	123

xvii

Fig. 5.7	(a) Frequency dependence of $\alpha$ for MIM capacitors with a single Sm <sub>2</sub> O <sub>3</sub> dielectric layer having a thickness of 17 nm, 23 nm, and 30 nm. The straight lines are a linear fit to the data points on a log-log scale. (b) Thickness dependence of $\alpha$ at 1 kHz, 10 kHz, and 100 kHz with a linear fit (solid line) in log-log scale to experimental data (symbols).	124
Fig. 5.8	Room temperature $J$ - $V$ characteristics of MIM capacitors with a single Sm <sub>2</sub> O <sub>3</sub> dielectric layer having a thickness of 17 nm, 23 nm, and 30 nm.	125
Fig. 5.9	(a) Schematic of Metal-Insulator-Metal (MIM) capacitor having top and bottom tantalum nitride (TaN) electrodes. (b) In one split, the MIM dielectric is a single $Er_2O_3$ layer, as shown in the cross-sectional transmission electron microscopy (TEM) image.	126
Fig. 5.10	XRD spectra of $Er_2O_3$ on $SiO_2$ and TaN, after being annealed at 400 °C. XRD spectrum of an exposed TaN surface is also obtained. The $Er_2O_3$ films are polycrystalline.	127
Fig. 5.11	(a) Oxygen (O) 1s energy-loss spectra obtained from bulk $Er_2O_3$ which went through a 400 °C post-deposition anneal (PDA). The energy band gap of $Er_2O_3$ is 5.33 eV. (b) Valence-band spectrum for $Er_2O_3/TaN$ and the deconvoluted spectra for $Er_2O_3$ and TaN.	127
Fig. 5.12	The change of capacitance densities as a function of oxygen concentration in PDA ambient. The increased oxygen concentration has a larger impact on 10 nm $Er_2O_3$ than that on 20 nm and 30 nm $Er_2O_3$ .	129
Fig. 5.13	(a) Voltage-dependant normalized capacitance $(\Delta C/C_0)$ measured at 100 kHz for MIM capacitors with a single 10 nm Er <sub>2</sub> O <sub>3</sub> dielectric layer annealed in different oxygen concentrations. By fitting a second-order polynomial equation (solid lines) to the experimental data (plotted in symbols), the quadratic voltage coefficient of capacitance and the linear voltage coefficient of capacitance are obtained. (b) Thickness dependence of $\alpha$ with a linear fit (solid line) in log-log scale to experimental data (symbols).	130

Fig. 5.14	(a) Quadratic VCC $\alpha$ as a function of oxygen concentration in PDA ambient. The solid symbols represent MIM capacitors with Er <sub>2</sub> O <sub>3</sub> deposited in 27-sccm Ar/3-sccm O <sub>2</sub> during the PVD; the open symbols represent MIM capacitors with Er <sub>2</sub> O <sub>3</sub> deposited in 28-sccm Ar/2-sccm O <sub>2</sub> during the PVD. (b) Linear VCC as a function of oxygen concentration in PDA ambient.	131
Fig. 5.15	(a) Effect of oxygen concentration during PDA on $J-V$ characteristics of MIM capacitors with 20-nm single $Er_2O_3$ dielectric layer; (b) Comparison of $J-V$ characteristics of MIM capacitors with a single $Er_2O_3$ dielectric layer having a thickness of 10, 20 and 30 nm with a PDA in trace oxygen.	132
Fig. 5.16	Frequency dependence of capacitance density and frequency dispersion of loss tangent ( $1/Q$ factor) for MIM capacitors with a single Er <sub>2</sub> O <sub>3</sub> dielectric layer having a thickness of 10 nm, 20 nm, and 30 nm. The open symbols represent capacitance density; while the solid symbols represent the loss tangent.	134
Fig. 5.17	(a) Frequency dependence of $\alpha$ for MIM capacitors with a single $Er_2O_3$ dielectric layer having a thickness of 10 nm, 20 nm, and 30 nm, annealed in trace $O_2$ . The straight lines are a linear fit to the data points on a log-log scale. (b) Frequency dependence of $\beta$ for MIM capacitors with a single $Er_2O_3$ dielectric layer having a thickness of 10 nm, 20 nm, and 30 nm, annealed in trace $O_2$	134
Fig. 5.18	Cross sectional schematics of an MIM capacitor with stacked dielectrics. When two different capacitors are connected in series, voltages divided in the stack decide the voltage linearity of the capacitance of the stack.	137
Fig. 5.19	Simulated $\alpha$ versus SiO <sub>2</sub> thickness plot for different Sm <sub>2</sub> O <sub>3</sub> thicknesses from 3 to 12 nm. The value of $\alpha$ should preferably be within ±100 ppm/V <sup>2</sup> , as indicated by the horizontal dashed lines. The choice of SiO <sub>2</sub> and Sm <sub>2</sub> O <sub>3</sub> thicknesses should preferably be in the target region where $\alpha$ is small and relatively insensitive to a variation in the thickness of SiO <sub>2</sub> . The gray region shows the range of thicknesses of SiO <sub>2</sub> and Sm <sub>2</sub> O <sub>3</sub> to be selected in our experiment.	137

Fig. 5.20	The left figure shows a $Sm_2O_3$ layer formed on a $SiO_2$ layer as the dielectric in a MIM capacitor with TaN electrodes. A high resolution TEM image is given on the right, clearly showing the presence of an interfacial layer (IL) between $SiO_2$ and the TaN bottom electrode. 139
Fig. 5.21	Normalized $C$ - $V$ curves of Sm <sub>2</sub> O <sub>3</sub> /SiO <sub>2</sub> MIM capacitors with Sm <sub>2</sub> O <sub>3</sub> fixed at 8.5 nm while varying SiO <sub>2</sub> thickness from 2.8 nm to 7 nm. Curvature of $C$ - $V$ curves changes from positive to negative as the SiO <sub>2</sub> thickness is increased
Fig. 5.22	(a) Quadratic VCC ( $\alpha$ value) versus the thickness of SiO <sub>2</sub> with varying the thickness of SiO <sub>2</sub> and Sm <sub>2</sub> O <sub>3</sub> . (b) Linear VCC ( $\beta$ value) versus the thickness of SiO <sub>2</sub> with varying the thickness of SiO <sub>2</sub> and Sm <sub>2</sub> O <sub>3</sub> . Both $\alpha$ value and $\beta$ value can be modulated by increasing the thickness of SiO <sub>2</sub> layer. Near zero $\alpha$ value can be obtained by optimizing the EOT ratio of SiO <sub>2</sub> to Sm <sub>2</sub> O <sub>3</sub> /SiO <sub>2</sub> stack. 140
Fig. 5.23	Frequency dependence of $\alpha$ for the Sm <sub>2</sub> O <sub>3</sub> /SiO <sub>2</sub> MIM capacitors with Sm <sub>2</sub> O <sub>3</sub> fixed at 7.5 nm while varying SiO <sub>2</sub> thickness from 2.8 nm to 4.8 nm. 141
Fig. 5.24	(a) <i>J-V</i> characteristics of $Sm_2O_3/SiO_2$ MIM capacitors with 3 different thickness combinations at room temperature; (b) <i>J-V</i> characteristics of $Sm_2O_3/SiO_2$ MIM capacitors with 8.5 nm $Sm_2O_3$ and 3.5 nm $SiO_2$ measured at different temperatures (27-120 °C). 142
Fig. 5.25	(a) Plot of $\ln(J/E)$ versus $E^{1/2}$ as a function of temperature together with the linear fitting for the leakage current at high positive bias; (b) Plot of $\ln(J)$ versus $E^{1/2}$ as a function of temperature at low bias
Fig. 5.26	Cumulative percentage for breakdown voltage of the MIM capacitors with various different Sm <sub>2</sub> O <sub>3</sub> thicknesses formed on a 3.8 nm SiO <sub>2</sub> layer.
Fig. 5.27	Adding SiO <sub>2</sub> layer improves the TCC of Sm <sub>2</sub> O <sub>3</sub> MIM capacitors by the canceling effect due to the negative TCC of SiO <sub>2</sub> MIM capacitors. 145

Fig. 5.28	A comparison of MIM capacitors with a single layer $Sm_2O_3$ dielectric and a $Sm_2O_3/SiO_2$ dielectric stack. The lowest values for $\alpha$ can be achieved at various capacitance densities by exploiting the canceling effect in the $Sm_2O_3/SiO_2$ dielectric stack.	146
Fig. 5.29	Normalized <i>C</i> - <i>V</i> curves of $Er_2O_3/SiO_2$ stack MIM capacitors. Curvature of <i>C</i> - <i>V</i> curves changes from negative to positive as the $Er_2O_3$ thickness is increased.	148
Fig. 5.30	Frequency dependence of $\alpha$ for MIM capacitors with different $Er_2O_3/SiO_2$ stacks.	148
Fig. 5.31	<i>J-V</i> characteristic of $Er_2O_3/SiO_2$ MIM capacitors with 6, 7 and 8 nm $Er_2O_3$ , stacked with 3 nm $SiO_2$ .	149
Fig. 5.32	Adding $SiO_2$ layer improves the TCC of $Er_2O_3$ MIM capacitors by the canceling effect due to the negative TCC of $SiO_2$ MIM capacitors.	149
Fig. 5.33	Cumulative probability dependent on breakdown voltage and breakdown field of the MIM capacitors with single $Er_2O_3$ layer and $Er_2O_3/SiO_2$ stacks.	150
Fig. 5.34	A comparison of MIM capacitors with a single layer $Er_2O_3$ dielectric and a $Er_2O_3/SiO_2$ dielectric stack. The lowest values for $\alpha$ can be achieved at various capacitance densities by exploiting the canceling effect in the $Er_2O_3/SiO_2$ dielectric stack.	151
Fig. 5.35	A comparison of $Sm_2O_3/SiO_2$ and $Er_2O_3/SiO_2$ stacks with $HfO_2/SiO_2$ stack. $Sm_2O_3/SiO_2$ and $Er_2O_3/SiO_2$ stacks are better to meet the capacitance density requirements.	153

## LIST OF SYMBOLS

Symbol	Description	Unit
С	Capacitance	fF/µm <sup>2</sup>
$C_{ox}$	Capacitance of gate oxide	$fF/\mu m^2$
$E_c$	Si conduction band-edge	eV
$E_F$	Fermi-level energy	eV
$E_{v}$	Si valence band-edge	eV
$E_{vac}$	Vacuum level	eV
f	Frequency	Hz
$I_D$	Transistor drive current	А
$J_G$	Gate current density	A/cm <sup>2</sup>
<i>m</i> *	Effective mass	kg
$N_d$	Doping concentration	cm <sup>-2</sup>
$Q_{ox}$	Oxide fixed charge density	cm <sup>-2</sup>
q	Electronic charge	С
<i>t</i> <sub>ox</sub>	Dielectric physical thickness	nm
$T_{\rm ox}$	Equivalent oxide thickness	nm
$V_{\rm ds}$	Transistor drain voltage	V
$V_{\rm gs}$	Gate voltage	V
$V_{\rm FB}$	Flatband voltage	V
$V_{\rm th}$	Threshold voltage	V
α	Quadratic voltage coefficient of capacitance	ppm/V <sup>2</sup>
β	Linear voltage coefficient of capacitance	ppm/V
З	Permittivity	F/cm <sup>2</sup>
$\Phi_{ m bn}$	Electron barrier height	eV
$\Phi_{ m bp}$	Hole barrier height	eV
$\Phi_{\rm Si}$	Work function of Si substrate	eV

$\Phi_{\rm m}$	Work function of metal gate	eV
ρ	Resistivity	μΩ·cm
к	Relative dielectric constant	none

## **Chapter 1**

## Introduction

As the author is typing this thesis, the ITRS (International Technology Roadmap for Semiconductors) Summer Public Conference is being held during SEMICON West. New materials and devices are being investigated to extend CMOS. In CMOS technology development, new materials, such as high- $\kappa$  and low- $\kappa$ dielectric, metal gate, stressors and new silicide materials have played and will continue to play an important role.

Lanthanoid elements and their compounds, which have widely been used in lasers, catalysts, magnets, glass and ceramics, are strategic materials for several major industry areas, including the military weapons. They have become more important in microelectronics as the demand for performance cannot be fulfilled by existing materials. This chapter would discuss the characteristics of lanthanoid elements and their potential to address the challenges in the silicon CMOS technology.

#### **1.1 Lanthanoid Elements and Their Compounds**

#### 1.1.1 The Lanthanoid Series

Lanthanoid elements are the 15 elements of the Periodic Table (La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, and Lu) with the atomic numbers from 57 through 71 (Table 1.1). The lanthanoid series (Ln) is named after lanthanum. Lanthanoids are sometimes referred to as the "rare earths", which is used to describe all the lanthanoids together with scandium (Sc) and yttrium (Y). The use of this name is deprecated by International Union of Pure and Applied Chemistry (IUPAC), as they are neither rare in abundance nor "earths" (an obsolete term for water-insoluble oxides of electropositive metals incapable of being smelted into metal using late 18th century technology). These elements are in fact fairly abundant in nature, although rare as compared to the "common" earths such as lime or magnesia. IUPAC currently recommends the name *lanthanoid* rather than *lanthanide*, as the suffix "-ide" generally indicates negative ions whereas the suffix "-oid" indicates similarity to one of the members of the containing family of elements. In the older literature, the name *lanthanon* was often used.

Lanthanoids are chemically similar to each other and closely resemble the first element in the series - La. The lanthanoids occur as trivalent cations in nature except for cerium (Ce) and europium (Eu). An important feature is that they all have low work function, ranging from 2.59 eV (Yb) to 3.3 eV (La). The photoelectric work functions of all lanthanoid elements are listed in Table 1.1.

Atomic No.	57	58	59	60	61	62	63	64
Symbol	La	Ce	Pr	Nd	Pm	Sm	Eu	Gd
Work function	3.3	2.7	2.7	3.3	-	3.2	2.54	3.07
Ln <sup>3+</sup> radii (nm)	0.123	0.115	0.114	0.112	-	0.106	0.106	0.104
Atomic No.	65	66	67	68	69	70	71	
Name	Tb	Dy	Но	Er	Tm	Yb	Lu	
Work function	3.09	3.09	3.09	3.12	3.12	2.59	3.15	
Ln <sup>3+</sup> radii (nm)	0.100	0.099	0.098	0.096	0.094	0.093	0.092	

**Table 1.1.** List of lanthanoid elements, photoelectric work functions [2], and ionic radii of the trivalent lanthanoid ions [1].

In the outer electronic configuration of the lanthanoid series, the  $6s^2$  shell is always occupied, the  $5d^1$  configuration appears in La, Ce, Gd and Lu, and then the 4fshell is progressively filled as the atomic number increases. The number of electrons in the 4f shell is therefore the distinctive characteristic of the lanthanoid elements. The 4f sub-shell lies inside the ion, shielded by the  $5s^2$  and  $5p^6$  closed sub-shells. The ionic radii of the lanthanoids decrease through the period - the so-called lanthanide contraction – from 0.123 nm in La to 0.092 nm in Lu [1].

#### 1.1.2 Lanthanoid Silicides

Metal silicide thin films are commonly used in ohmic contacts, MOS gate electrodes, and silicidation of diffusion regions. Silicides of platinum (Pt), tungsten

(W), titanium (Ti), cobalt (Co), nickel (Ni), tantalum (Ta) and other metals have been heavily investigated, and some of them are now commonly used in manufacturing. The lanthanoid silicides are relatively new to CMOS processing technology, but their low work function and low Schottky barrier to the n-type silicon [3] have made them attractive in the development of new infrared detectors, work function tuning in FUSI metal gate [4] and Schottky source/drain transistors [5, 6].

The lanthanoid disilicides (LnSi<sub>2</sub>) are a large group among the lanthanoid silicides. However, the perfect stoichiometry of 1:2 is not commonly seen in thin silicide films. The silicon atoms behave like interstitials and the silicon sublattice in the silicide usually contain vacancies. The actual compositions vary between 1:1.66 and 1:1.85, especially for heavy lanthanoid silicides from Gd to Lu [7-9]. Lanthanoid disilicides with silicon vacancies are usually denoted as LnSi<sub>2-x</sub>.

The most common method for forming lanthanoid silicide thin films is by depositing a thin layer of the metal onto clean silicon surface by Physical Vapor Deposition (PVD), which includes e-beam evaporation and sputtering; the silicide is then formed by annealing either in furnace or in RTP. The reactions of lanthanoid silicides show remarkably different growth kinetics from those observed in the formation of other transition metal silicides. By annealing lanthanoid metal on Si substrates, it has been shown that Si atoms are the dominant diffusing species during the silicide formation [10, 11]. It is generally accepted that the mechanism of lanthanoid silicide thin film formation is dominated by nucleation phenomena. The solid state interactions between lanthanoid and silicon exhibit a critical temperature. Below the critical temperature, reactions are very sluggish; while above this temperature, reaction is fast. For La, it was found that although the reaction starts from as low as 200  $\mathbb{C}$ , the disilicide phase LaSi<sub>2</sub> does not form until 600  $\mathbb{C}$  [12, 13].

This suggests an intermediate stage of formation of  $LaSi_{2-x}$  [13]. As lanthanoid metals are chemically reactive, the oxidation of the lanthanoid elements must be prevented during the formation of silicides.

#### 1.1.3 Lanthanoid Oxides

Lanthanoid metals react with oxygen vigorously and form oxides [14]. These oxides are thermally stable. In the solid state, the +3 oxidation state ( $Ln_2O_3$ ) is generally the stable one for the lanthanoid elements in the solid state. This is advantageous because, when one element has more than one stable oxidation state, more than one stoichiometry is possible which, in turn, could lead to a complicated band structure [15]. Some lanthanoid elements are also stable in the oxidation state +2 (Sm, Eu, Tb, and Yb), and others in the oxidation state +4 (Ce, Pr, Tb) [16, 17]. Two issues of major concern in microelectronics are the dielectric constant ( $\kappa$ ) and the energy gap ( $E_g$ ).


The  $\kappa$  value of a dielectric is related to frequencies of its dominant infrared optical modes [18], which in turn are related to the crystalline structure. The  $\kappa$  value is higher for crystalline films with structures having the most intense absorption band at lower frequencies. Lanthanoid oxides with the same chemical composition but different crystal structures may have different dielectrics constants. For a insulator in microelectronic devices, larger energy gap is desired for larger capacitance density. The reported  $\kappa$  values of lanthanoid oxides are listed in Table 1.2. All the lanthanoid oxides are considered high- $\kappa$  since their  $\kappa$  values are larger than that of SiO<sub>2</sub> (~3.9). The deviation of actual  $\kappa$  values of the same lanthanoid oxide but different sources are ascribed to deposition method, thickness, purity, oxygen vacancies and some other aspects [19-24].

Oxide	к (bulk)	к (thin film)
$La_2O_3$	30 [25]	19 [21], 23 [20], 30 [25]
Ce <sub>2</sub> O <sub>3</sub>	16.6	26 [24], 52 [19]
Pr <sub>2</sub> O <sub>3</sub>	14.9	15 [23], 30 [22]
$Nd_2O_3$	14.3-16	11.7 [26]
$Sm_2O_3$	-	10 [27], 30.5 [28]
Eu <sub>2</sub> O <sub>3</sub>	13.7	12 [29]
$Gd_2O_3$	13.6	16 [30] , 23 [31]
$Tb_2O_3$	13.3	-
$Dy_2O_3$	13.1	-
Ho <sub>2</sub> O <sub>3</sub>	13.1	-
Er <sub>2</sub> O <sub>3</sub>	13	7 – 14 [32]
$Tm_2O_3$	12.6	7 – 22 [33]
Yb <sub>2</sub> O <sub>3</sub>	12-13.4	12,14[20]
$Lu_2O_3$	12.5	11 [34]

**Table 1.2.** Summary of dielectric constant  $\kappa$  values of lanthanoid oxides.

 $\kappa$  values for the bulk dielectrics are from [35].

The energy gap  $(E_g)$  of the lanthanoid oxide series varies in a periodic way with the increasing atomic number. The optically measured  $E_g$  values shown in Fig. 1.1 show this trend. The electrically measured  $E_g$  values from high-temperature conductivity experiments [36] are also presented. The electrically measured energy gaps are lower than optically measured ones, but the two trends agree with each other. The oxide of La, Gd, and Lu have the largest  $E_g$  (~ 5.5 eV). Ce, Pr and Tb have significantly lower energy gaps (2.3 eV, 3.9 eV, and 3.8 eV, respectively). The periodic  $E_g$  values are believed to be due to the gradual increase of f shell electrons [36-38].



**Fig. 1.1.** Energy gap of  $Ln_2O_3$  oxides. The optical gap data is from collected from [38]. The electrical gap derived from high temperature conductivity measurements are from [36].


Although lanthanoid oxides are thermally stable, they are known to react with water [39-41]. This reactivity decreases as the ionic radius of the lanthanoid element decreases [41]. This can be verified from the analysis of the XPS O 1*s* spectra. Special caution should be taken when handling lanthanoid oxides to reduce exposure to water or the moisture in air.

#### **1.2 Integrated Circuit Scaling**

#### **1.2.1** Transistor Scaling

The exponential increase in transistor density IC [42] has lasted for half a century. This has been predominantly achieved through conventional transistor scaling based on the criteria proposed by Dennard *et al.* [43]. Since the 1970's, the minimum feature size of transistors was reduced by a factor ~0.7 times in successive complementary metal-oxide-semiconductor (CMOS) technology nodes every 18

months. The increase in packing density per unit chip area for state-of-the-art IC's has improved speed and functionality. The transistors per chip have been increasing from  $10^3$  in year 1972 to more than  $10^9$  in today's leading-edge technology, as shown in Fig. 1.2. However, as the technology advances into sub-32 nm regime, fundamental physical limitations of transistor scaling are met. Aggressively-scaled transistors lead to high leakage currents that lead to unacceptable power consumption and performance degradation. Hence, it is imperative to review these challenges and consider other alternative technological solutions for continued development in future generation nodes.



**Fig. 1.2.** The number of transistors on integrated circuits such as microprocessors and DRAM increases exponentially over the years [44].

Year of Production	2007	2009	2011	2013	2015
Technology node/ DRAM half Pitch (nm)	68	52	40	32	25
Physical gate length for MPU/ASIC (nm)	32	27	22	18	15
EOT for MPU (nm)	1.1	1	0.88	0.65	0.53
Gate leakage at 100°C for high performance (A/cm <sup>2</sup> )	180	650	900	1100	1300
Metal gate work function for MPU/ASIC $\left  E_{C,V} - \Phi_m \right $ (eV)	-	< 0.2	< 0.2	< 0.2	< 0.2
Channel doping for bulk $(10^{18} \text{ cm}^{-3})$	3.70	4.71	3.77	5.40	7.19
Extension lateral abruptness for bulk (nm)	3.5	2.8	2.3	1.8	1.5
Contact $X_j$ for bulk (nm)	35.2	29	24.7	19.8	16.9
Allowable junction leakage for MPU/ASIC ( µA/ µm)	0.06	0.25	0.71	0.64	0.72
Contact silicide sheet resistance for MPU ( $\Omega/\Box$ )	-	-	-	7.4	8.7

Table 1.3. Spec	ifications for th	e scaling of trans	sistors, derived from	<i>ITRS</i> 2008 [42]
-----------------	-------------------	--------------------	-----------------------	-----------------------

The International Technology Roadmap for Semiconductors (ITRS) has been developed as a guideline to identify key technical requirements and imminent technological challenges faced by the semiconductor industry [42]. Table 1.3 shows some of the projected specifications for the scaling of transistors from 2007 to 2015. Short channel effect (SCE) can be suppressed by doping the channel heavily, but this leads to mobility degradation, high junction leakage and stochastic doping variations which compromise the benefit from a shorter channel. Metal gate, high- $\kappa$  dielectric and multi-gate transistors are proposed for stronger gate control. Ultra-shallow junctions and ultra-thin body fully depleted silicon-on-insulator (SOI) can effectively reduce the junction leakage and improve the subthreshold behavior.

#### A. Source/Drain Dopant and Contact


Ultra-shallow shallow junctions are required to suppress short channel effects. However a trade off exists between the sheet resistance,  $R_s$  and junction depth  $X_j$ . By reducing the thermal budget (e.g. the temperature and time) of the junction anneal,  $X_j$ can be lowered due to reduced diffusion. However, this normally deteriorates the activation of the implanted dopants, which increases  $R_s$ . The dose is already high. Increasing dose beyond the maximum solubility limit of depants does not help much. Therefore fabrication of ultra-shallow source/drain (S/D) with low series resistance is a bottleneck for future scaling of MOSFET.

<u>Schottky barrier Source/Drain Transistor (SSDT)</u> has been suggested as a potential solution to overcome this problem due to its abrupt silicide/Si interface and the low resistance of the silicide [6]. On top of that, it has also been reported that SSDT is able to suppress drain induced barrier lowering (DIBL) because of the fixed potential barrier at the source Schottky contact which offers an insensitive barrier to electric field from the drain and source [45, 46]. SSDT is also particularly attractive when a metal-gate/high- $\kappa$  gate stack is employed as it avoids the use of a high–temperature annealing process required for activation of implanted S/D dopants. This eliminates thermal stability issues associated with high- $\kappa$  gate stack. Lanthanoid elements, like other transition metals, form silicide when annealed with silicon. It is well known that the low work function metals such as lanthanoids usually have low

Schottky electron barrier height [47]. Lanthanoid silicides are potential candidates for N-type SSDT.

#### **B.Gate Electrode**

The polycrystalline silicon (poly-Si) depletion problem (Fig. 1.3) retards the scaling of the capacitance equivalent thickness (CET) of the gate stack in the inversion regime (CET<sub>inv</sub>), which determines the drive current capability of MOSFET's [48]. The voltage drop across the gate depletion layer may lead to a reduction in the effective gate voltage and hence less inversion charges in the channel. Gate capacitance degradation due to the depletion of the doped poly-Si gate typically accounts for 0.4~0.5 nm in the CET<sub>inv</sub> [49]. Therefore the performance improvement from the EOT reduction by using high- $\kappa$  dielectric could be compromised by this poly-Si depletion problem. Although the depletion of poly-Si gate could be alleviated by using higher doping concentration in the  $n^+$  and  $p^+$  -doped poly-Si, dopant penetration (especially boron) could be another concern [50, 51]. Additionally, the continuous scaling in gate electrode thickness leads to high gate resistance for the poly-Si electrode, which would also degrade the over-all performance of transistors [52]. As a result, immense interests have been shown in metal gate technology.



**Fig. 1.3.** (a) The energy band diagram of an NMOSFET showing the poly-Si gate depletion layer during inversion bias. (b) The capacitance-voltage plot depicts how the poly-Si gate depletion effect decreases the gate capacitance in the inversion regime. This figure is from reference [53].

Metal gate is expected to be introduced in the sub-45nm CMOS technology nodes to address the concerns associated with the poly-Si electrode. Fully-silicidation (FUSI) metal gate electrodes such as NiSi, CoSi<sub>2</sub> and TiSi<sub>2</sub> have been extensively studied due to the compatibility of FUSI process with CMOS process flow [54-56]. However, the optimization of the flatband and threshold voltage and the process integration for dual metal gate still need to be explored. Low work function lanthanoid elements are expected to be helpful in metal gate work function tuning.


#### C. Gate Dielectric

A direct method to control the short channel effect would be to reduce the gate dielectric thickness and to eliminate gate depletion to increase gate-to-channel capacitive coupling. At present, gate dielectric thickness has become so thin that gate leakage current densities due to direct tunneling of electrons are reaching unacceptable levels for logic technology, especially for high performance logic. Highκ dielectrics have been proposed as an alternative to conventional silicon oxy-nitride dielectrics to suppress gate leakage, and the most promising candidate is hafniumbased dielectrics [25, 57]. The replacement of the conventional doped polysilicon gate with a metal gate electrode is also expected for integration with high-κ dielectrics. There has been a breakthrough in the implementation of metal gate/high-κ gate stack for CMOS devices in high volume production [58]. However, research on the flatband voltage modulation by high-κ material, physics at the high-k/Si interface, and gate stack reliability are still going on. The potential application of lanthanoid oxide as a high-κ dielectric will be discussed in Chapter 4.

#### **1.2.2** Scaling of Integrated Passive Devices

The explosive growth of the wireless communications market has been served by radio frequency (RF)/mixed-signal (MS) chips, which includes RF, analog, analogto-digital and digital-to-analog conversion, and a large number of mixed-signal chips. These chips deal with analog signals with high precision. On such circuits, passive devices usually occupy a large portion of the area. Therefore, scaling transistor dimensions alone is insufficient. However, passive devices for these applications have not shrunk in size as rapidly as active devices. Adding to the problem is the fact that increasing numbers of passive devices are required in modern wireless applications due to the larger fraction of analog signals involved [59].

Among the passive devices, capacitors occupy more area than the sum of the others, and they can be vastly affected by process engineering while the improvement in resistors and inductors are mainly done through design [60]. Fig. 1.4 shows the position of MIM capacitors in an mixed signal circuit. High capacitance density can be realized by reducing the thickness and/or increasing the permittivity  $\kappa$  of the MIM dielectric material.



**Fig. 1.4.** Cross sectional view of digital-analog mixed-signal circuit, where MIM capacitor is integrated in the Cu back-end-of-the-line.

However, leakage current and reliability issues limit thickness scaling of the MIM dielectric. High- $\kappa$  materials, which have been recently introduced to CMOS gate stack and DRAM cell [61], are also potential candidates for MIM dielectrics. However, other than the capacitance density, MIM capacitors for RF an MS circuits require special and stringent device specifications as shown in Table 1.4 [42]. For example, the voltage linearity requirement is 100 ppm/V<sup>2</sup> for precision RF/analog circuits, which is still a challenge for intensively studied high- $\kappa$  materials such as HfO<sub>2</sub> [62, 63], Ta<sub>2</sub>O<sub>5</sub> [64], and Al<sub>2</sub>O<sub>3</sub> [65]. Much less progress has been done in

analog and RF circuit applications, where SiO<sub>2</sub> or Si<sub>3</sub>N<sub>4</sub> based capacitors are still being used. Lanthanoid oxides, with  $\kappa$  values ranging from 7 to 30 (Table 1.2), are potential candidates for MIM applications. It has been reported that the voltage coefficient can be reduced by incorporating Tb, which is a lanthanoid element, into HfO<sub>2</sub> [66]. Tb<sub>2</sub>O<sub>3</sub> itself was not studied because it is not an ideal high- $\kappa$  material for its small energy gap (Fig. 1.1). Nevertheless, this thesis work shows that, at least some of the lanthanoid oxides might be suitable for realizing MIM capacitors with low VCC.

Year of Production	2007	2009	2011	2013	2015
Density (fF/µm <sup>2</sup> )	2	4	5	7	7
Voltage linearity (ppm/V <sup>2</sup> )	<100	<100	<100	<100	<100
Leakage (A/cm <sup>2</sup> )	<10 <sup>-8</sup>				
$\sigma$ Matching (%·µm)	0.5	0.5	0.4	0.3	0.3
Q (5 GHz for 1pF)	>50	>50	>50	>50	>50

Table 1.4. Specifications for the scaling of MIM capacitors, derived from ITRS 2008 [42].

# **1.3** Objective of Research

The objective of this thesis is to explore novel lanthanoid based materials to address the challenges in the scaling down of CMOS transistors and MIM capacitors in modern silicon processing technology. Several areas, namely Schottky barrier source/drain transistor (SSDT), FUSI metal gate, high-κ dielectric for gate stack, and MIM capacitors with lanthanoid oxides have been extensively evaluated. This research contributes to the assessment of identification, and optimization of lanthanoid based materials for applications in advanced CMOS technology.

# **1.4 Thesis Organization**

The main issues discussed in this thesis are documented in 4 chapters.

In **Chapter 2**, Schottky barrier source/drain transistor (SSDT) with  $DySi_{2-x}$ ,  $ErSi_{2-x}$ ,  $TbSi_{2-x}$  and  $YbSi_{2-x}$  as source/drain were investigated. The Schottky diode performance was studied by *J-V* measurements. The transistor characteristics were also compared. The process and integration issues are also discussed.

In **Chapter 3**, a novel Ni-FUSI gate work function tuning method using Ybdoped NiSi was demonstrated for the first time. Electrical and material analysis was conducted to ascertain the attractiveness of this  $\Phi_m$  tuning technique. Additional insights were given for the application of the novel doping technique to attain bandedge Ni-FUSI gate  $\Phi_m$  tunability in a gate-first process flow.

In **Chapter 4**, a comprehensive study of erbium (Er) doped HfO<sub>2</sub> for  $\Phi_m$  tunability of TaN metal gate was performed. The dependence of metal gate  $\Phi_m$  on the dosage of erbium was studied.

In **Chapter 5**, lanthanoid oxide based metal-insulator-metal capacitors for precision analog circuit were demonstrated for the first time.

Finally, the main contributions of this thesis are summarized in **Chapter 6**.

# References

- Y. Sakabe, Y. Hamaji, H. Sano, and N. Wada, "Effects of rare-earth oxides on the reliability of X7R dielectrics," *Japanese Journal of Applied Physics. Pt. 1, Regular papers & short notes,* vol. 41, pp. 5668-5673, 2002.
- [2] D. Lide, *CRC* handbook of chemistry and physics: a ready-reference book of chemical and physical data, CRC press, 2004.
- K. Tu and R. Thompson, "Low Schottky barrier of rare earth silicide on n-Si," *Applied Physics Letters*, vol. 38, pp. 626, 1981.
- [4] J. Chen, H. Yu, M. Li, D. Kwong, M. van Dal, J. Kittl, A. Lauwers, P. Absil,
   M. Jurczak, and S. Biesemans, "Yb-doped Ni FUSI for the n-MOSFETs gate electrode application," *IEEE Electron Device Letters*, vol. 27, pp. 160-162, 2006.
- [5] S. Zhu, H. Yu, J. Chen, S. Whang, J. Chen, C. Shen, C. Zhu, S. Lee, M. Li, and D. Chan, "Low temperature MOSFET technology with Schottky barrier source/drain, high-κ gate dielectric and metal gate electrode," *Solid State Electronics*, vol. 48, pp. 1987-1992, 2004.
- S. Zhu, J. Chen, M. Li, S. Lee, J. Singh, C. Zhu, A. Du, C. Tung, A. Chin, and
   D. Kwong, "N-type Schottky barrier source/drain MOSFET using ytterbium silicide," *IEEE Electron Device Letters*, vol. 25, pp. 565-567, 2004.
- [7] R. Potttgen, R. Hoffmann, and D. Kubann, "The Binary Silicides Eu<sub>5</sub>Si<sub>3</sub> and Yb<sub>3</sub>Si<sub>5</sub>-Synthesis, Crystal Structure, and Chemical Bonding," *Zeitschrift für anorganische und allgemeine Chemie*, vol. 624, pp. 945-951, 1999.
- [8] S. Vandre, T. Kalka, C. Preinesberger, I. Manke, H. Eisele, M. Dähne-Prietsch,
   R. Meier, E. Weschke, and G. Kaindl, "Growth and electronic structure of dy silicide on Si (111)," *Applied Surface Science*, vol. 123, pp. 100-103, 1998.

- [9] V. Koleshko, V. Belitsky, and A. Khodin, "Thin films of rare earth metal silicides," *Thin Solid Films*, vol. 141, pp. 277-285, 1986.
- [10] J. Baglin and C. Petersson, "Diffusion marker experiments with rare earth silicides and germanides: Relative mobilities of the two atom species," *Journal of Applied Physics*, vol. 52, pp. 2841, 1981.
- [11] A. Travlos, P. Aloupogiannis, G. Weber, and G. Robaye, "Diffusion marker experiments with rare earth silicides: The case of lutetium silicide," *Journal of Applied Physics*, vol. 70, pp. 7620, 1991.
- [12] C. Hsu, Y. Wang, J. Hu, J. Ho, and J. Qian, "The effect of thermal treatment on the thin-film reaction of La, Ce, and Nd on silicon surfaces," *Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films,* vol. 7, pp. 3016, 1989.
- [13] C. Hsu, J. Ho, J. Qian, Y. Wang, and Y. Wang, "Lanthanum Silicide Formation in Thin La--Si Multilayer Films," *Vacuum*, vol. 41, pp. 1425-1427, 1989.
- [14] L. Eyring, *Synthesis of lanthanide and actinide compounds*, Netherland, 1991.
- [15] G. Scarel, A. Svane, and M. Fanciulli, *Rare Earth Oxide Thin Films, Growth, Characterization, and Applications*, Springer, 2007.
- [16] P. Villars and L. Calvert, *Pearson's Handbook of Crystallographic Data for Intermetallic Compounds*, American Society for Metals, 1991.
- [17] J. Leger, N. Yacoubi, and J. Loriers, "Synthesis of rare earth monoxides," *Journal of Solid State Chemistry*, vol. 36, pp. 2, 1981.

- [18] E. Bonera, G. Scarel, M. Fanciulli, P. Delugas, and V. Fiorentini, "Dielectric Properties of High- Oxides: Theory and Experiment for Lu<sub>2</sub>O<sub>3</sub>," *Physical Review Letters*, vol. 94, pp. 27602, 2005.
- [19] Y. Nishikawa, T. Yamaguchi, M. Yoshiki, H. Satake, and N. Fukushima, "Interfacial properties of single-crystalline CeO high-κ gate dielectrics directly grown on Si (111)," *Applied Physics Letters*, vol. 81, pp. 4386, 2002.
- [20] S. Ohmi, C. Kobayashi, I. Kashiwagi, C. Ohshima, H. Ishiwara, and H. Iwai, "Characterization of LaO and YbO Thin Films for High-k Gate Insulator Application," *Journal of The Electrochemical Society*, vol. 150, pp. F134, 2003.
- [21] H. Yamada, T. Shimizu, A. Kurokawa, K. Ishii, and E. Suzuki, "MOCVD of high-dielectric-constant lanthanum oxide thin films," *Journal of The Electrochemical Society*, vol. 150, pp. G429, 2003.
- [22] A. Fissel, H. Osten, and E. Bugiel, "Towards understanding epitaxial growth of alternative high-K dielectrics on Si (001): Application to praseodymium oxide," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 21, pp. 1765, 2003.
- [23] K. Kukli, M. Ritala, T. Pilvi, T. Sajavaara, M. Leskela, A. Jones, H. Aspinall, D. Gilmer, and P. Tobin, "Evaluation of a praseodymium precursor for atomic layer deposition of oxide dielectric films," *Chem. Mater*, vol. 16, pp. 5162-5168, 2004.
- [24] L. Tye, N. El Masry, T. Chikyow, P. McLarty, and S. Bedair, "Electrical characteristics of epitaxial CeO on Si (111)," *Applied Physics Letters*, vol. 65, pp. 3081, 1994.
- [25] J. Robertson, "High dielectric constant gate oxides for metal oxide Si transistors," *Reports on Progress in Physics*, vol. 69, pp. 327-396, 2006.

- [26] A. Dakhel, "Characterisation of Nd<sub>2</sub>O<sub>3</sub> thick gate dielectric for silicon," *Physica Status Solidi (a)*, vol. 201, pp745-755, 2004.
- [27] J. Paivasaari, M. Putkonen, and L. Niinisto, "A comparative study on lanthanide oxide thin films grown by atomic layer deposition," *Thin Solid Films*, vol. 472, pp. 275-281, 2005.
- [28] H. Yang, H. Wang, H. M. Luo, D. M. Feldmann, P. C. Dowden, R. F. DePaula, and Q. X. Jia, "Structural and dielectric properties of epitaxial Sm<sub>2</sub>O<sub>3</sub> thin films," *Applied Physics Letters*, vol. 92, pp. 062905-3, 2008.
- [29] M. Singh, K. Shalini, S. Shivashankar, G. Deepak, N. Bhat, and T. Shripathi, "Microstructure, crystallinity, and properties of low-pressure MOCVD-grown europium oxide films," *Materials Chemistry & Physics*, vol. 110, pp. 337-343, 2008.
- [30] D. Landheer, J. Gupta, G. Sproule, J. McCaffrey, M. Graham, K. Yang, Z. Lu, and W. Lennard, "Characterization Of Gd<sub>2</sub>O<sub>3</sub> Films Deposited On Si (100) By E-beam Evaporation From Pressed-Powder Targets," *Low and High Dielectric Constant Materials: Materials Science, Processing, and Reliability Issues: Proceedings of the Fifth International Symposium*, pp. 172-174, 2000.
- [31] M. Singh, C. Thakur, K. Shalini, S. Banerjee, N. Bhat, and S. Shivashankar, "Structural, optical, and electrical characterization of gadolinium oxide films deposited by low-pressure metalorganic chemical vapor deposition," *Journal* of Applied Physics, vol. 96, pp. 5631, 2004.
- [32] V. Mikhelashvili, G. Eisenstein, F. Edelman, R. Brener, N. Zakharov, and P. Werner, "Structural and electrical properties of electron beam gun evaporated Er<sub>2</sub>O<sub>3</sub> insulator thin films," *Journal of Applied Physics*, vol. 95, pp. 613, 2004.
- [33] T. Zdanowicz, "Preparation and some electrical properties of thulium oxide films," *Thin Solid Films*, vol. 58, pp. 390, 1979.

- [34] S. Ohmi, M. Takeda, H. Ishiwara, and H. Iwai, "Semiconductor Devices, Materials, and Processing-Electrical Characteristics for Lu<sub>2</sub>O<sub>3</sub> Thin Films Fabricated by E-Beam Deposition Method," *Journal of The Electrochemical Society*, vol. 151, pp. 279, 2004.
- [35] R. Shannon, "Dielectric polarizabilities in oxides and fluorides," *Journal of Applied Physics*, vol. 73, pp. 348-366, 1993.
- [36] H. Lal and K. Gaur, "Electrical conduction in non-metallic rare-earth solids," *Journal of Materials Science*, vol. 23, pp. 919-923, 1988.
- [37] L. Petit, A. Svane, Z. Szotek, and W. Temmerman, "First-principles study of rare-earth oxides," *Physical Review B*, vol. 72, pp. 205118, 2005.
- [38] A. V. Prokofiev, A. I. Shelykh, and B. T. Melekh, "Periodicity in the band gap variation of  $Ln_2X_3$  (X = O, S, Se) in the lanthanide series," *Journal of Alloys and Compounds*, vol. 242, pp. 41-44, 1996.
- [39] S. Guha, E. Cartier, M. Gribelyuk, N. Bojarczuk, and M. Copel, "Atomic beam deposition of lanthanum-and yttrium-based oxide thin films for gate dielectrics," *Applied Physics Letters*, vol. 77, p. 2710, 2000.
- [40] Y. Zhao, M. Toyama, K. Kita, K. Kyuno, and A. Toriumi, "Moisture Absorption-Induced Permittivity Deterioration and Surface Roughness Enhancement of Lanthanum Oxide Films on Silicon," *Solid State Devices And Materials*, vol. 2005, pp. 546, 2005.
- [41] S. Jeon and H. Hwang, "Effect of hygroscopic nature on the electrical characteristics of lanthanide oxides (Pr<sub>2</sub>O<sub>3</sub>, Sm<sub>2</sub>O<sub>3</sub>, Gd<sub>2</sub>O<sub>3</sub>, and Dy<sub>2</sub>O<sub>3</sub>)," *Journal of Applied Physics*, vol. 93, pp. 9, 2003.
- [42] International Technology Roadmap for Semiconductors 2008, www.itrs.net.

- [43] R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A.
   R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions" *IEEE Journal of Solid-State Circuits*, vol. 9, pp. 256-268, 1974.
- [44] Source: Intel Corporation.
- [45] J. Kedzierski, P. Xuan, E. H. Anderson, J. Bokor, T. J. King, and C. Hu, "Complementary silicide source/drain thin-body MOSFETs for the 20nm gate length regime," *Technical Digest - International Electron Devices Meeting*, pp. 57-59, 2000.
- [46] M. Nishisaka, S. Matsumoto, and T. Asano, "Schottky source/drain SOI MOSFET with shallow doped-extension," *International Conference on Solid-State Devices and Materials*, pp. 586-587, 2002.
- [47] R. T. Tung, "Electron transport at metal-semiconductor interfaces: General theory," *Physical Review B*, vol. 45, pp. 13509-13523, 1992.
- [48] S. Wolf, Silicon Processing for the VLSI Era, Volume 4-Deep-submicron process technology, chapter 15. Sunset Beach, Lattice Press, 2002.
- [49] H. Wong and S. Philip, "Beyond the conventional transistor," *IBM Journal of Research and Development*, vol. 46, pp. 133-168, 2002.
- [50] T. Morimoto, H. Momose, Y. Ozawa, K. Yamabe, and H. Iwai, "Effects of boron penetration and resultant limitations in ultrathin pure-oxide and nitrided-oxide gate-films," 1990, pp. 429-432.
- [51] K. Onishi, L. Kang, R. Choi, E. Dharmarajan, S. Gopalan, Y. Jeon, C. Kang, B. Lee, R. Nieh, and J. Lee, "Dopant penetration effects on polysilicon gate HfO<sub>2</sub> MOSFET's," *Symposium on VLSI Technology Tech. Dig*, pp. 131-132, 2001.

- [52] H. Iwai, T. Ohguro, and S.-i. Ohmi, "NiSi salicide technology for scaled CMOS," *Microelectronic Engineering*, vol. 60, pp. 157-169, 2002.
- [53] Y.-C. Yeo, T.-J. King, and C. Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology," *Journal of Applied Physics*, vol. 92, pp. 7266-7271, 2002.
- [54] W. Maszara, Z. Krivokapic, P. King, J. Goo, and M. Lin, "Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates," *International Electron Devices Meeting Tech. Dig.*, pp. 367-370, 2002.
- [55] B. Tavel, T. Skotnicki, G. Pares, N. Carriere, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally Silicided (CoSi<sub>2</sub>) Polysilicon: A Novel Approach to Very Low-Resistive Gate (~ 2Ω) Without Metal CMP Nor Etching," *International Electron Devices Meeting Tech. Dig.*, pp. 825-830, 2001.
- [56] D. Yu, C. Wu, C. Huang, A. Chin, W. Chen, C. Zhu, M. Li, and D. Kwong, "Fully silicided NiSi and germanided NiGe dual gates on SiO/sub 2/n-and p-MOSFETs," *IEEE Electron Device Letters*, vol. 24, pp. 739-741, 2003.
- [57] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-k gate dielectrics: Current status and materials properties considerations," *Journal of Applied Physics*, vol. 89, pp. 5243-5275, 2001.
- [58] K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, and R. Chau, "A 45nm Logic Technology with High-k+ Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging," *International Electron Devices Meeting Tech. Dig.*, p. 247, 2007.

- [59] R. Ulrich, W. Brown, S. Ang, F. Barlow, A. Elshabini, T. Lenihan, H. Naseem,
   D. Nelms, J. Parkerson, and L. Schaper, "Getting aggressive with passive devices," *IEEE Circuits and Devices Magazine*, vol. 16, pp. 16-25, 2000.
- [60] J. Burghartz and B. Rejaei, "On the design of RF spiral inductors on silicon," *IEEE Transactions on Electron Devices*, vol. 50, pp. 718-729, 2003.
- [61] D. Kik, K. Hong, K. Lee, J. Kim, H. Song, K. Park, J. Roh, H. Sohn, J. Kim, and S. Park, "Development of highly robust nano-mixed Hf<sub>x</sub>Al<sub>y</sub>O<sub>z</sub> dielectrics for TiN/Hf<sub>x</sub>Al<sub>y</sub>O<sub>z</sub>/TiN capacitor applicable to 65 nm generation DRAMs," *Symposium on VLSI Technology Tech. Dig.*, pp. 126-127, 2004.
- [62] H. Hu, C. Zhu, Y. Lu, M. Li, B. Cho, and W. Choi, "A high performance MIM capacitor using HfO<sub>2</sub> dielectrics," *IEEE Electron Device Letters*, vol. 23, pp. 514-516, 2002.
- [63] X. Yu, C. Zhu, H. Hu, A. Chin, M. Li, B. Cho, D. Kwong, P. Foo, and M. Yu,
   "A high-density MIM capacitor (13 fF/μm<sup>2</sup>) using ALD HfO<sub>2</sub> dielectrics," *IEEE Electron Device Letters*, vol. 24, pp. 63-65, 2003.
- [64] T. Remmel, R. Ramprasad, and J. Walls, "Leakage behavior and reliability assessment of tantalum oxide dielectric MIM capacitors," *Reliability Physics Symposium Proceedings*, pp. 277-281, 2003.
- Y. L. Tu, H. L. Lin, L. L. Chao, D. Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin, and J. Sun, "Characterization and Comparison of High-k Metal-Insulator-Metal (MiM) Capacitors in 0.13 m Cu BEOL for Mixed-Mode and RF Applications," *Symposium on VLSI Technology Tech. Dig.*, pp. 79-80, 2003.
- [66] S. Kim, B. Cho, M. Li, C. Zhu, A. Chin, and D. Kwong, "HfO<sub>2</sub> and lanthanide-doped HfO<sub>2</sub> MIM capacitors for RF/mixed IC applications," *Symposium on VLSI Technology Tech. Dig.*, pp. 77-78, 2003.

# **Chapter 2**

# Schottky Barrier Source/Drain Field-Effect Transistor

# 2.1 Background and Theories

#### 2.1.1 Motivation for Schottky Barrier Source/Drain Transistors

The series resistance contributed by ultra-shallow source/drain (S/D) junctions is a serious performance bottleneck for future CMOS transistor. The <u>S</u>chottky barrier <u>S</u>ource/<u>D</u>rain field-effect <u>T</u>ransistor (SSDT) architecture [1] has been proposed to overcome the series resistance problem of ultra-shallow source/drain (S/D) junctions in sub-50 nm MOSFETs [2-4], due to the abrupt silicide/Si interface and low resistance of silicide. SSDT is particularly attractive when a metal-gate/high- $\kappa$  gate stack is employed, as it avoids the use of a high-temperature annealing process required for activation of implanted S/D dopants, hence, eliminating the thermal stability issues associated with high- $\kappa$  gate stack [5]. Table 2.1 summarizes the features, advantages, and benefits of the SSDT technology.

Feature	Advantage	Benefit
2-3 fewer masks (S/D implant)	Simpler process	Lower cost, higher yield
Atomically abrupt junction	Scalability	Lower cost, higher speed, lower power
Low resistivity S/D contacts	Reduced parasitic series resistance	Higher speed, lower power
Low temperature S/D formation	Reduced thermal budget	Easier integration with high-κ dielectric, metal gates, strained Si, and other new materials
Lower channel implant concentration	Less channel impurity scattering	Higher effective carrier mobility
No shallow-implants	Simpler process	Lower cost
Schottky barrier at drain- to-body junction	Built-in barrier for drain- to-body leakage	Greater control of $I_{off}$ , deeper S/D junctions allowed
Theoretical parasitic bipolar gain < 0.001	Elimination of latch-up, reduced soft-error rate	Simpler circuit design, improved IC reliability

**Table 2.1.** Summary of the features, advantages and benefits of the Schottky source/drain transistor technology.

Achieving low barrier height is a key issue for SSDT. P-channel SSDT (P-SSDT) with PtSi as Schottky S/D (hole barrier  $\Phi_{bp} = 0.24 \sim 0.28 \ eV$ ) has been fabricated with acceptable electrical performance with a  $I_{on}/I_{off}$  ratio of  $\sim 10^8$  [6, 7] and a sub-threshold slope of 66 mV/decade [6]. However, the electrical performance of N-channel SSDT (N-SSDT) is still inferior mainly due to lack of suitable silicide material [4, 6, 8].

#### 2.1.2 Schottky Barrier and Metal Work Function

The Schottky barrier ( $\Phi_b$ ) is the rectifying barrier for electrical conduction across the metal-semiconductor (MS) junction. It is of vital importance to the successful operation of Schottky diodes and SSDT. Ideally,  $\Phi_b$  is equal to the difference between the metal work function  $\Phi_b$  and the electron affinity of the semiconductor (Schottky-Mott theory) [9]. However, Fermi level pinning due to the large density of surface states present on the semiconductor surface makes  $\Phi_b$ insensitive to the metal work function [10]. Fermi level pinning is closely related to the orientation/structure of the MS interface and the preparation of the semiconductor surface. Nevertheless, metals with lower work function have been found to have systematically lower Schottky barriers.

As discussed in Chapter 1, lanthanoids have lower photoelectric work function than most of the other transition metals. It is well known that the low work function metals usually have low Schottky electron barrier height [11]. In this chapter, we discuss the fabrication and characterization of SSDT with various lanthanoid silicides as S/D, namely DySi<sub>2-x</sub>, ErSi<sub>2-x</sub>, TbSi<sub>2-x</sub> and YbSi<sub>2-x</sub>. The photoelectric work function of Dy, Er, Tb and Yb are 3.09 eV, 3.12 eV, 3.09 eV and 2.59 eV, respectively [12]. Yb silicide is expected to have a lower Schottky barrier height for electron.

#### 2.1.3 Schottky Barrier Extraction

The Schottky barrier can be derived from current-voltage (*I-V*), currenttemperature (*I-T*), capacitance-voltage (*C-V*), or photo current methods (*PC*) [13]. Any damage at the interface affects the *I-V* behavior because defects may act as recombination centers or intermediate states for trap-assisted tunneling currents. *C-V* measurements are less prone to such defects. However, defects can alter the spacecharge region width and hence the intercept voltage. Photocurrent measurement is less sensitive to such defects, and this method is judged to be most reliable [13]. Both the Schottky barrier height and the interfacial defects are important factors that affect the on-state current ( $I_{on}$ ) and off-state current ( $I_{off}$ ) of SSDT. As far as the SSDT performance is concerned, the *I-V* method is preferable for evaluation of the Schottky junction quality. We used both *I-V* and *C-V* methods to extract the barrier height. The *C-V* method used was the same as that discussed in [13]. For the *I-V* method, we employed a model to incorporate the series resistance to improve the accuracy, as discussed below.

The equivalent circuit of a real Schottky diode can be approximated as a perfect Schottky diode (no resistance), connected in series with a resistor. The series resistance comes from the top silicide and the silicon substrate. The thermionic current-voltage relationship of a Schottky barrier diode [14], neglecting series and shunt resistance, is given by

$$I = AA^*T^2 \exp\left(\frac{-q\Phi_b}{kT}\right) \left(\exp\left(\frac{qV_{diode}}{nkT}\right) - 1\right),$$
(2.1)

where *A* is the area of the Schottky junction,  $A^*$  is the Richardson constant, *n* is the ideality factor, *T* is the temperature (in Kelvin), q is the magnitude of electron charge  $(1.60 \times 10^{-19} \text{ C})$ , *k* is the Boltzmann's constant (8.61760 × 10<sup>-5</sup> eV/K), and *V*<sub>diode</sub> is the voltage drop on the Schottky barrier diode. For n-Si,  $A^* = 112 \text{ A/cm}^2 \cdot \text{K}^2$ , and for p-Si,  $A^* = 32 \text{ A/cm}^2 \cdot \text{K}^2$  [15].


The voltage  $V_{\rm R}$  across the resistor in series can be expressed as

$$V_{\rm R} = V_{\rm bias} - V_{\rm diode}$$
(2.2)


where

$$V_{\rm R} = I \times R \,. \tag{2.3}$$

29



**Fig. 2.1.** (a) Schottky diode structure. (b) Equivalent circuit of Schottky diode. The resistances from the top electrode and bottom Si substrate are considered as one resistor.




**Fig. 2.2.** Simulated *J*-*V* curves of metal/p-Si Schottky contact with an electron barrier of 0.6 eV, 0.8 eV and 1.0 eV. The series resistance is assumed to be 80  $\Omega$ .

Fig. 2.2 shows the simulated *J-V* curve of a Schottky junction in series with a  $80-\Omega$  resistor using Equation 2.1~2.3. For the reverse biased region (positive bias), the current is almost constant with increasing reverse bias voltage. The reverse current increases with decreasing electron barrier. For the forward bias region, the current increases linearly in the log scale at lower voltage, and the current reduces with the increase of electron barrier height. The slope at low negative bias is determined by the ideality factor *n*, but it changes at higher negative voltage region because of the series resistance. As the bias increases, the dynamic resistance of the Schottky barrier becomes smaller, and the series resistance becomes the dominant factor in the total resistance.

#### 2.1.4 SSDT Structure and Principles of Operation

A comparison of schematic representation and operating principles of conventional N-MOSFET and N-SSDT devices is shown in Fig. 2.3. The principle innovation of SSDT is in the engineering of the source and drain electrodes. The conventional impurity-doped source/drain electrodes are entirely replaced by metal, which is typically self-aligned metal silicide (salicide). The different nature of the junction between the S/D regions and the semiconductor substrate leads to the different fundamental principles of operation.

For SSDT, the emitted current at the source is the sum of the current emission over the barrier and through the barrier. The thermal-emission current can be determined by classical thermal-emission (T-E) theory (equation 2.1).When a low electric field (E-field) is present at the source electrode, there is virtually no fieldemission current. As the E-field increases at the source, the field emission current increases rapidly, while the thermal emission current remains approximately constant.



**Fig. 2.3.** Device architecture and band diagrams in off and on states for (a) conventional impurity-doped S/D NMOS device, and (b) SSDT device.

Similar to conventional CMOS devices, SSDT subthreshold leakage current is typically dominated by four components: 1) gate-induced drain-leakage current ( $I_{GIDL}$ ); 2) junction leakage ( $I_j$ ); 3) S/D thermal-emission leakage current ( $I_{th}$ ); and 4) gate insulator leakage ( $I_g$ ):

$$I_{\text{off}} = I_{\text{GIDL}} + I_{\text{i}} + I_{\text{th}} + I_{\text{g}} \,. \tag{2.4}$$

The gate dielectric leakage is similar to conventional MOSFET, which is related to the thickness and other properties of the high- $\kappa$  material. Junction leakage current ( $I_j$ ) for an SSDT is caused by the reverse-biased Schottky diode at the drain electrode. This reverse leakage current is larger than the T-E model prediction because of the recombination and trap-assisted tunnel currents caused by the defects at the MS interface.

Fig. 2.3(b) (middle) illustrates the band diagram in the off state for an SSDT, with the drain biased at  $V_{ds} = V_{dd}$ , and  $V_{gs} = 0$ . For n-type SSDT,  $I_{GIDL}$  is caused by the tunneling of holes through the relatively large but thin barrier at the drain side in the off state, which is a result of the close proximity of the drain to the gate. The Schottky barrier to holes ( $\Phi_{bp}$ ) can be approximated to the difference between the silicon band gap ( $E_g$ ) and the electron barrier height ( $\Phi_{bn}$ ):

$$\Phi_{\rm bp} \approx E_{\rm g} - \Phi_{\rm bn} \tag{2.5}$$

 $I_{GIDL}$  is strongly dependent on the width of the hole barrier. The barrier width is a function of E-field and potential profile near the drain area.

The most significant contribution to subthreshold leakage current is the source-to-drain thermal-emission leakage current ( $I_{th}$ ). Due to the presence of Schottky barrier, SSDT have an intrinsic advantage in controlling  $I_{th}$  because the Schottky barrier plays the role of halo implant, without having to add any dopants to

the channel region. This leakage current is a function of both  $\Phi_{bp}$  and channel length.  $I_{th}$  can be suppressed by a relatively low-concentration simple channel doping profile.

At on state, a strong electric field is present at the source electrode, virtually all of the source-emitted current is due to field emission of carriers that tunnel through the Schottky barrier. As the channel charge increases, the E-field at the source reduces due to charge screening effect, which in turn reduces the field-emitted current, until equilibrium is achieved. The physics and models for the on-state current are fundamentally different from those used in conventional MOSFET. There have been several approaches for estimating the field-emission tunnel current ( $J_{fe}$ ) through the sharp triangular Schottky barrier at the source side which is shown in the on-state band diagram in Fig. 2.3(b) [17-22]. In general, the field emission current is sensitive to the Schottky barrier height [9]:

$$J_{\rm fe} \sim \exp(\frac{-q\Phi_{\rm bn}}{E_{00}}), \qquad (2.6)$$

where  $E_{00} \equiv \frac{q\hbar}{2} \sqrt{\frac{N_{\rm D}}{\varepsilon_{\rm s}m^*}}$ . The field emission decreases exponentially with increasing electron barrier  $\Phi_{\rm bn}$ .

In summary, the for N-SSDT, the electron barrier  $\Phi_{bn}$  should be kept as low as possible to obtain higher drive current, while the hole barrier  $\Phi_{bp}$  must be large enough to suppress the off-state current. There are various reports discussing the optimal Schottky barrier height for SSDT to outperform the conventional MOSFET. J. Guo *et al.* claimed a zero or even negative barrier height is required for acceptable performance [23], while M. Fritze *et al.* suggest that a sub-0.3-eV barrier would be good enough [24].

# 2.2 Process Development

#### 2.2.1 Overview

The manufacturing process for SSDT requires fewer steps than conventional CMOS. The process starts with a standard STI or LOCOS for isolation, followed by well implants and channel implants. Gate stacks are then formed by either traditional dual-doped poly-Si/SiON stack or metal gate/high- $\kappa$  dielectric stack. After gate etch, a thin (<10 nm) sidewall spacer is formed by oxide deposition and anisotropic etch. Low-dose implant is not needed to form lightly doped drain (LDD). The spacer thickness must be thin enough to avoid discontinuity between the S/D and channel, but not too thin to cause short-circuit between gate electrode and S/D. S/D extension and deep contact implants are also eliminated. Since different kinds of silicides are used for P-SSDT and N-SSDT, the silicide exclusion mask is used to form the two different S/D regions separately.


There are significant process advantages with SSDT technology. Firstly, the post-gate thermal budget is reduced. The maximum process temperature is less than 600  $^{\circ}$ C after gate formation. S/D implantation and deep ion implantation steps are eliminated and so are the high-temperature 900 - 1000  $^{\circ}$ C dopant activation anneals. This releases the thermal budget for metal gate and high- $\kappa$  gate dielectric. Lower cost is also achieved by eliminating the implantation and spike annealing steps.

#### 2.2.2 Integration Issues

Lanthanoids are all chemically reactive. This leads to several issues that need to be addressed for integration with conventional process.

Firstly, both lanthanoids and their silicides are chemically reactive to oxygen. Oxygen contamination not only increases the resistivity of lanthanoid silicides, but also degrades the Schottky barrier height. For  $\text{ErSi}_{2-x}$  silicide, the electron barrier  $\Phi_{bn}$ was reported to be 0.28 eV when it was grown in ultra-high-vacuum (UHV) condition [25]; however, it becomes higher for growth in normal vacuum as reported in another paper [26].

To study the effect of oxygen, we intentionally varied the process condition for YbSi<sub>2-x</sub>. Fig. 2.4 shows the *I-V* curves of YbSi<sub>2-x</sub>/Si where with Yb deposited at 2 mTorr and 4 mTorr in Ar ambient during sputtering whereas other processes were kept the same as will be discussed later in this chapter. O<sub>2</sub> contamination is always present in the N<sub>2</sub> and the chamber; the lower the total pressure, the lower the O<sub>2</sub> partial pressure in the chamber. The one deposited at a higher pressure shows a lower Schottky barrier and higher reverse leakage current, implying a degraded Schottky contact. Other factors, such as annealing temperature and pressure, silicon substrate doping concentration, and the different fitting techniques may also lead to discrepancies in barrier height values for different experiments. Strict process control, especially the oxygen contamination control is crucial for a high-quality Schottky junction. Very low barrier height (0.08 eV) of metal/n-Si contacts has been reported recently by surface passivation of a thin Se layer [27]. However, such method is infeasible for N-SSDT fabrication due to the requirement of self-aligned S/D formation.




**Fig. 2.4.** *I-V* curves of YbSi<sub>2-x</sub>/p-Si diodes, with Yb deposited at 2 mTorr and 4 mTorr.


To reduce the oxygen contamination, the background pressure of the sputter chamber was set to of  $1 \times 10^{-7}$  Torr before deposition. A relatively long burn-in step was performed on the lanthanoid targets prior to the sputtering process in order to remove possible surface moisture and oxides on the targets. The working pressure was set to 2 mTorr, which is the lowest according to the machine's specification.

The second problem is that the devices fabricated with  $SiO_2$  spacer suffered from short-circuit between the gate and the source/drain. Fig. 2.5 shows the Scanning Electron Microscope (SEM) images of a transistor with poly-Si/SiO<sub>2</sub> gate, SiO<sub>2</sub> spacer and YbSi<sub>2-x</sub> S/D. Silicide bridging was observed at multiple locations along the gate side wall. This is similar to the reported TiSi bridging problem [28]. During the formation of lanthanoid or titanium silicides, the dominant diffusion species is silicon [26]. The out-diffusion of silicon grows along the gate side wall and causes shortcircuit between the gate and source/drain. The bridging problem is less prominent for NiSi and CoSi<sub>2</sub>, since Ni and Co are the dominant diffusion species during the formation.

The third problem comes from the reaction between lanthanoid and SiO<sub>2</sub>. The penetration of lanthanoid metals into SiO<sub>2</sub> at elevated temperature brings another major integration issue since it degrades isolations such as spacer and STI. 100 nm Yb was deposited on 400 nm SiO<sub>2</sub> with 100 nm HfN capping layer. The stack was annealed at multiple temperatures from 300  $^{\circ}$ C to 600  $^{\circ}$ C for silicidation. The capping HfN was then removed by DHF dipping and the unreacted Yb was removed by HNO<sub>3</sub>. Discoloration was observed on the remaining surface of SiO<sub>2</sub>, which is an evidence of chemical reaction between Yb and SiO<sub>2</sub> (Fig. 2.6). This is similar to the reaction between Tb and SiO<sub>2</sub> which is reported in [29].




**Fig. 2.5.** (a) Scanning Electron Microscope (SEM) of a transistor with poly-Si/SiO<sub>2</sub> gate, SiO<sub>2</sub> spacer and YbSi<sub>2-x</sub> S/D. (b) SEM image zoomed in to one of the bridges between S/D and gate on the side wall.



**Fig 2.6.** Optical microscopic image of  $SiO_2$  surface after selective etch. Yb was first deposited on the  $SiO_2$ , annealed at 350 °C for 1 minute, and then removed by selective wet etch by 5% HNO<sub>3</sub>.

### 2.2.3 SSDT device Fabrication


To prevent the issues discussed in Section 2.2.2, a one-mask transistor process featuring "hole spacer" was designed to fabricate N-SSDT. The top view of the layout is shown in Fig 2.7(a). The gate is all around the source in the top view, and the drain is all around the gate. The cross sectional schematic is illustrated in Fig. 2.7(b). The gate electrode contains two layers, HfN and TaN, whereby the hole spacer was formed on the side wall of HfN. Cross-section TEM of an SSDT device is shown in Fig. 2.7(c). The hole spacer is clearly visible on the image. Note that source/p-Si is a square shaped Schottky diode. The electrical characterization of Schottky diode in this chapter was conducted from the source/p-Si diodes.



**Fig. 2.7.** (a) Top view schematic of a one-mask transistor. (b) Cross-section schematic of a one-mask transistor. (c) Cross-section TEM of a SSDT device of 2-µm gate length.

Figure 2.8 illustrates the process flow for the one-mask SSDT. N-type Si (100) wafers with resistivity of 4-8  $\Omega$  cm were used as the starting substrates. After a standard RCA clean and diluted HF (DHF) solution dipping, a ~6 nm HfO<sub>2</sub> film was deposited at 400 °C using Hf[OC(CH<sub>3</sub>)<sub>3</sub>]<sub>4</sub> and O<sub>2</sub> in a MOCVD system, followed by an in-situ post deposition annealing in N<sub>2</sub> ambient at 700 °C to improve the film quality. Then, a HfN (~50nm)/TaN(~100 nm) stack was deposited as a metal gate in a sputtering system with a base pressure of ~1.4×10<sup>-7</sup> torr at room temperature, where TaN was used as a capping layer to reduce the sheet resistance (~10  $\Omega$ /sq). The wafers were patterned using standard photolithography and reactive ion etching (RIE)

procedures to etch the TaN/HfN/HfO<sub>2</sub> stack. The patterned wafers were then dipped in DHF to form a hole at the side wall on the HfN while the TaN on top remained intact; the native oxide in S/D region was removed at the same time. This hole served as isolation from the source/drain to the gate electrode. Immediately after the dipping, the wafers were loaded into the sputtering system again to deposit lanthanoid metal (~ 100 nm)/HfN(~100 nm) stack at 2 mTorr. The lanthanoid metals are Dy, Tb, Er and Yb. Silicidation was performed by rapid thermal anneal (RTA) at 600 °C for 1 minute in Ar ambient. Since the lanthanoid metals could be easily oxidized during ex-situ anneal, a capping layer of HfN was used to prevent lanthanoid metal oxidation during the annealing. HfN is a thermally stable material which could serve as an oxygen barrier in the gate stack to prevent the EOT increase during annealing [30]. Unreacted lanthanoid metal beneath the capping layer prevents HfN from participating in the silicidation process. Forming gas anneal (FGA) was done at 420 °C for 1 hour to improve the electrical and reliability characteristic of the HfO<sub>2</sub> dielectric. Finally, the HfN capping layer and the unreacted lanthanoid metal were removed by DHF (1%) and diluted HNO<sub>3</sub> (5%) solutions sequentially.



**Fig. 2.8.** Process flow of Schottky source/drain transistors. (a) Deposition of gate stack. (b) Patterning of gate stack. (c) DHF dip to remove the native oxide on source/drain region. A hole is formed on the side wall of HfN. (d) Deposition of lanthanoid metals (Dy, Er, Tb, or Yb), capped by HfN to prevent oxidation during silicidation. (e) Silicidation in RTP. (f) Selective etch of top HfN (by DHF) and un-reacted lanthanoid metal (by diluted HNO<sub>3</sub>); lanthanoid silicide source/drain are intact.

# 2.3 Device Characterization and Analysis

#### 2.3.1 Schottky Diode Characterization

Fig. 2.9 shows *I-V* curves of various lanthanoid silicide/p-Si(100) Schottky diodes. The Schottky hole barrier height ( $\Phi_{bp}$ ) and the ideality factor (*n*) were deduced by fitting with the thermal emission model taking consideration of the series resistance from the top contact, p-Si substrate, and bottom contact (Fig. 2.10). Among the four lanthanoid silicides, the YbSi<sub>2-x</sub>/p-Si contact has the highest hole barrier height ( $\Phi_{bp}$ ) of 0.74eV, lowest reverse bias leakage current, and the best rectifying property with near unity ideality factor. Other diodes have significantly higher leakage current at reverse bias.






Fig. 2.9. Room temperature *I-V* curves of various LnSi<sub>2-x</sub>/p-Si(100) diodes.



**Fig. 2.10.** Thermal emission model fitting of the *I-V* curves of Schottky diodes. (a)  $DySi_{2-x}/p-Si$ ; (b) Er  $Si_{2-x}/p-Si$ ; (c) Tb  $Si_{2-x}/p-Si$ ; (d)  $YbSi_{2-x}/p-Si$ .

It is noticed that in Fig. 2.10, the measured reverse current is much higher than the simulated current, except for  $YbSi_{2-x}$ . There are several causes of the departure from the ideal behavior: 1) field dependence of the barrier height; 2) the effect of tunneling; 3) generation in the depletion region [16]. The defects and inhomogeneity at the silicide/Si interfaces lead to excessive tunneling and generation-recombination currents.



**Fig. 2.11.** Reverse bias C-V curves for LnSi<sub>2-x</sub>/p-Si diodes.

The Schottky barrier heights were also derived from Capacitance-Voltage (*C*-*V*) measurement. A  $C^{-2}$  versus *V* plot of the LnSi<sub>2-x</sub>/p-Si diodes is shown in Fig. 2.11. The barrier heights obtained are 0.83, 0.78, 0.87, and 0.88 eV, for DySi<sub>2-x</sub>, ErSi<sub>2-x</sub>, TbSi<sub>2-x</sub>, and YbSi<sub>2-x</sub>, respectively.

Deviation of ideality factor from unity and the large difference between the barrier heights derived from *I-V* and *C-V* measurements indicate un-negligible barrier height inhomogeneity [31]. The surfaces of DySi<sub>2-x</sub>, ErSi<sub>2-x</sub> and TbSi<sub>2-x</sub> contain many square pits of micrometer size [Fig. 2.12(a)]; while there are no such pits on the surface of YbSi<sub>2-x</sub> [Fig. 2.12(b)]. Contamination at the metal/Si interface was suggested as the primary cause of surface pitting [32, 33].





Fig. 2.12. Top view of (a) DySi<sub>2-x</sub> and (b) YbSi<sub>2-x</sub> as observed using an optical microscope.

It was reported that the surface pits may be reduced in density or eliminated entirely either through the use of a Si substrate surface prepared under UHV conditions prior to metal deposition, or by means of ion irradiation techniques [33]. Since all samples were prepared under the same condition, the better morphology of YbSi<sub>2-x</sub> suggests that ytterbium is less affected by the surface contamination.

Fig. 2.13 (top) shows the cross-sectional TEM image of the N-SSDT fabricated by the simplified one-mask process, a hole between the S/D and the gate acts as the sidewall spacer. Fig 2.13 (bottom) shows the high resolution image of the polycrystalline YbSi<sub>2-x</sub>/Si(100) contact. The grain size of the polycrystalline YbSi<sub>2-x</sub> is about 5 ~ 10 nm and the grain growths approximately along Si [110] axis. The interface is abrupt, flat, and sharp, and leads to excellent electrical performance. Columnar growth, as in the cases of DySi<sub>2-x</sub>, ErSi<sub>2-x</sub> and TbSi<sub>2-x</sub> was not found.



**Fig. 2.13.** (Top) Cross sectional TEM image of the N-SSDT with  $YbSi_{2-x}$  source/drain fabricated by our simplified one-mask process. (Bottom) High resolution XTEM image of polycrystalline  $YbSi_{2-x}/Si(100)$  contact.

The formation of YbSi<sub>2-x</sub> was studied by XRD by analyzing samples annealed at different temperatures. From Fig. 2.14, it can be observed that silicide peaks do not show up until the annealing temperature reaches 300 °C. YbSi<sub>1.7</sub> was formed at 300 °C and 350 °C. The phase changes to YbSi<sub>1.8</sub> after 600 °C anneal. Higher concentration of Si means less Si vacancy, and that might have increased the uniformity of the Schottky contact. For Dy, Er, and Tb, The formed silicides were found to be DySi<sub>1.7</sub> and ErSi<sub>1.7</sub> due to the Si vacancy in the silicide thin film, which is consistent with the report in [4]. The formation of YbSi<sub>1.8</sub> with less Si vacancy is possibly due to the fact that ytterbium is less affected by the surface contamination, such as SiO<sub>2</sub>. The small work function of Yb makes it chemically more active than the other three lanthanoid elements, and easier for it to overcome the SiO<sub>2</sub> layer and continue the reaction.




Fig. 2.14. X-ray diffraction (XRD) spectra of Yb silicide formed at different annealing conditions.





Fig. 2.15. Sheet resistance of lanthanoid silicides formed at different annealing conditions.

The sheet resistances of various lanthanoid silicides are studied in Fig. 2.15. The resistance reaches the minimum at around 600 °C for all of the four silicides, indicating the formation of a low resistance phase. YbSi<sub>2-x</sub> shows the smallest sheet resistance comparing to the other three for the temperature range from 300 °C to 900 °C. The sheet resistance of YbSi<sub>2-x</sub> formed at 600 °C is ~3.8  $\Omega$ /sq. From the sheet resistance and the thickness of ~ 90 nm (measured by XTEM), the resistivity of YbSi<sub>2-x</sub> was calculated to be ~ 34  $\mu\Omega$ ·cm.

#### 2.3.2 Transistor Characterization


Fig. 2.16 shows the cross sectional TEM image of the HfN/HfO<sub>2</sub>/p-Si gate stack. The HfO<sub>2</sub> has been partially crystallized. The interfaces between HfN/HfO<sub>2</sub> and HfO<sub>2</sub>/p-Si are both well-defined. The *C-V* curve measured from the gate stack is shown in Fig. 2.17.




**Fig. 2.16.** High resolution TEM image of the HfN/HfO<sub>2</sub>/p-Si gate stack, with 700  $^{\circ}$ C post-deposition anneal (PDA) and 420  $^{\circ}$ C forming gas anneal (FGA).

The effect oxide thickness (EOT) can be deduced by fitting the *C-V* curve from the quantum mechanical (QM) model with the measured curve. Fig. 2.18 shows the gate leakage current densities. A 1000 °C spike post metal anneal (PMA) was done to simulate the S/D activation. It is observed that after the PMA, the capacitance density drops significantly, causing the EOT to increase from 1.53 nm to 2.21 nm. This was due to the formation of a thick interfacial layer at the HfO<sub>2</sub>/Si interface. However, the leakage current at positive bias increases despite of the increase in EOT due to the poor quality of the bottom interface after PMA. The benefit of the low temperature fabrication process to the high- $\kappa$  dielectric has been reported by other authors [5].

Fig. 2.18(a) shows the  $I_{ds}$ - $V_{gs}$  curves of N-SSDT with YbSi<sub>2-x</sub> source and drain. The gate length ( $L_g$ ) is 4 µm and the gate width is 400 µm. The on/off ratio reaches  $10^7$  with a subthreshold swing of 75 mV/dec. For comparison, Fig. 2.18(b) shows the transfer characteristics of N-SSDT with the same device structure and technology, but different S/D silicides. It is clear that all other N-SSDTs exhibit higher off-state current, lower on-state current, smaller on/off ratio and larger subthreshold swing comparing to N-SSDT with YbSi<sub>2-x</sub>. As the gate stacks are exactly the same, the large subthreshold swing for DySi<sub>2-x</sub>, ErSi<sub>2-x</sub>, and TbSi<sub>2-x</sub> are expected to be the result of large junction leakage caused by poor silicide/Si interface. This is consistent with the previous diode characterizations.



**Fig. 2.17.** (a) *C*-*V* and (b) *I*-*V* curves of the TaN/HfN/HfO<sub>2</sub>/p-Si gate structure.



**Fig. 2.18.** (a)  $I_{ds}$ - $V_{gs}$  characteristics of TaN/HfN/HfO<sub>2</sub> gated n-SSDT with YbSi<sub>2-x</sub>. (b)  $I_{ds}$ - $V_{gs}$  characteristics of TaN/HfN/HfO<sub>2</sub> gated n-SSDT with DySi<sub>2-x</sub>, ErSi<sub>2-x</sub>, TbSi<sub>2-x</sub>, YbSi<sub>2-x</sub>.

Fig. 2.19 shows the  $I_{ds}$ - $V_{ds}$  curves of N-SSDT with YbSi<sub>2-x</sub> source/drain. A reasonable drive current of 7.5  $\mu$ A/ $\mu$ m is achieved for a gate voltage of 1.5 V.

Table 2.2 summarizes the electrical characteristics of various lanthanoid silicide/p-Si (100) contacts formed by solid-state reaction and their corresponding N-SSDT properties. Due to the difficulty to measure a low electron Schottky barrier height  $\Phi_{bn}$  directly, the high hole barrier height  $\Phi_{bp}$  is measured and the electron barrier height is calculated according to the approximation of  $\Phi_{bn} + \Phi_{bp} \cong E_g$  (silicon bandgap). Among all the four lanthanoid silicides, YbSi<sub>2-x</sub> exhibits the largest hole barrier, smallest electron barrier and reverse leakage current in contact with p-Si(100); it also shows the largest drive current and on/off ratio in N-SSDT.




Fig. 2.19. I<sub>ds</sub>-V<sub>ds</sub> characteristics of TaN/HfN/HfO<sub>2</sub> gated n-SSDT with YbSi<sub>2-x</sub> source/drain.

Silicide/p-Si (100) diode	ErSi <sub>2-x</sub>	DySi <sub>2-x</sub>	TbSi <sub>2-x</sub>	YbSi <sub>2-x</sub>
Hole barrier obtained by <i>I-V</i> measurement, $\Phi_{bp}^{IV}$ (eV)	0.68	0.63	0.57	0.74
Ideality factor in I-V, n	1.5	1.23	1.63	1.04
Hole Barrier obtained by <i>C-V</i> measurement, $\Phi_{bp}^{CV}$ (eV)	~ 0.78	~ 0.83	~ 0.87	~ 0.88
Averaged hole barrier $\Phi_{bp} = (\Phi_{bp}^{IV} + \Phi_{bp}^{CV}) / 2 \text{ (eV)}$	0.73	0.73	0.72	0.81
Electron Barrier $\Phi_{bn} = 1.12 - \Phi_{bp}$ (eV)	0.39	0.39	0.40	0.31
Leakage @ 1V (A/cm <sup>2</sup> )	1.5×10 <sup>-4</sup>	2.3×10 <sup>-3</sup>	1.2×10 <sup>-2</sup>	1.1×10 <sup>-6</sup>
<b>N-SSDT</b> $(L_{\rm g} = 4 \ \mu {\rm m})$	ErSi <sub>2-x</sub>	DySi <sub>2-x</sub>	TbSi <sub>2-x</sub>	YbSi <sub>2-x</sub>
$I_{\rm on} / I_{\rm off}$ ratio	$10^{3} \sim 10^{4}$	$10^4 \sim 10^5$	$10^{3} \sim 10^{4}$	~ 10 <sup>7</sup>
$I_{\rm ds}$ (µA/µm) @ $ V_{\rm ds}  = V_{\rm gs} - V_{\rm th} = 1(V)$	~ 1.4	~ 2.5	~ 0.26	~ 3.4

**Table 2.2.** Electrical characteristics of various lanthanoid silicide/p-Si (100) contacts formed by solid-state reaction and their corresponding N-SSDT properties.

# 2.4 Conclusion

In summary, new process technologies for SSDT were investigated. We addressed the compatibility issues of lanthanoid materials with conventional CMOS processing technology and developed a low temperature MOSFET process featuring a "hole spacer", Schottky barrier source/drain, high- $\kappa$  dielectric and metal gate electrode. Several lanthanoid elements, namely Dy, Er, Tb and Yb, were investigated to form silicide S/D for N-SSDT. The YbSi<sub>2-x</sub> has been found to be a very promising

candidate for N-SSDT as it provides a high drive current with a very low leakage current. It is probably due to the low electron barrier height of the YbSi<sub>2-x</sub>/Si Schottky contact and smooth YbSi<sub>2-x</sub>/Si interface. It can be concluded that YbSi<sub>2-x</sub> is a much better silicide material than the commonly used ErSi<sub>2-x</sub> and other lanthanoid silicides for N-SSDT. However, there are still major challenges integrating the lanthanoid silicide S/D with conventional CMOS processing technology because of their chemically reactive nature.

# **References:**

- M. P. Lepselter and S. M. Sze, "SB-IGFET: An insulated-gate field-effect transistor using Schottky barrier contacts for source and drain," *Proc. IEEE*, vol. 56, pp. 1400-1402, 1968.
- [2] M. Nishisaka, S. Matsumoto, and T. Asano, "Schottky source/drain SOI MOSFET with shallow doped-extension," *International Conference on Solid-State Devices and Materials Tech. Dig.*, pp. 586-587, 2002.
- [3] H. C. Lin, M. F. Wang, F. J. Hou, H. N. Lin, C. Y. Lu, J. T. Liu, and T. Y. Huang, "High-performance p-channel Schottky-barrier SOI FinFET featuring self-aligned PtSi source/drain and electrical junctions," *IEEE Electron Device Letters*, vol. 24, pp. 102-104, 2003.
- [4] J. Kedzierski, P. Xuan, E. H. Anderson, J. Bokor, T. J. King, and C. Hu, "Complementary silicide source/drain thin-body MOSFETs for the 20nm gate length regime," *International Electron Devices Meeting Tech. Dig.*, pp. 57-59, 2000.
- [5] C. Kang, H. Cho, K. Onishi, R. Nieh, R. Choi, S. Gopalan, S. Krishnan, J. Han, and J. Lee, "Bonding states and electrical properties of ultrathin HfON gate dielectrics," *Applied Physics Letters*, vol. 81, p. 2593, 2002.
- [6] S. Zhu, H. Yu, J. Chen, S. Whang, J. Chen, C. Shen, C. Zhu, S. Lee, M. Li, and D. Chan, "Low temperature MOSFET technology with Schottky barrier source/drain, high-K gate dielectric and metal gate electrode," *Solid State Electronics*, vol. 48, pp. 1987-1992, 2004.
- [7] L. E. Calvet, H. Luebben, M. A. Reed, C. Wang, J. P. Snyder, and J. R. Tucker, "Suppression of leakage current in Schottky barrier metal-oxidesemiconductor field-effect transistors," *Journal of Applied Physics*, vol. 91, pp. 757-759, 2002.

- [8] W. Saitoh, A. Itoh, S. Yamagami, and M. Asada, "Analysis of short-channel Schottky source/drain metal-oxide-semiconductor field-effect transistor on silicon-on-insulator substrate and demonstration of sub-50-nm n-type devices with metal gate," *Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers*, vol. 38, pp. 6226-6231, 1999.
- [9] S. Sze, *Physics of Semiconductor Devices*, Willey, New York, 1981.
- [10] R. Tung, "Formation of an electric dipole at metal-semiconductor interfaces," *Physical Review B*, vol. 64, pp. 205310, 2001.
- [11] R. T. Tung, "Electron transport at metal-semiconductor interfaces: General theory," *Physical Review B*, vol. 45, pp. 13509-13523, 1992.
- [12] H. Yu, J. Kang, C. Ren, J. Chen, Y. Hou, C. Shen, M. Li, D. Chan, K. Bera, and C. Tung, "Robust high-quality HfN-HfO<sub>2</sub> gate stack for advanced MOS device applications," *IEEE Electron Device Letters*, vol. 25, pp. 70-72, 2004.
- [13] D. Schroder, *Semiconductor material and device characterization*, Wileyinterscience, 2006.
- [14] R. T. Tung, "Recent advances in Schottky barrier concepts," *Materials Science and Engineering: R: Reports*, vol. 35, pp. 1-138, 2001.
- [15] J. Andrews Jr and M. Lepselter, "Reverse current-voltage characteristics of metal silicide Schottky diodes," *IEEE Transactions on Electron Devices*, vol. 16, pp. 246-246, 1969.
- [16] E. Rhoderick, "Metal-semiconductor contacts," *IEE Proceedings I, Communications, Speech and Vision*, vol. 129, pp. 124-132, 1982.

- [17] R. Hattori, A. Nakae, and J. Shirafuji, "A new type of tunnel-effect transistor employing internal field emission of Schottky barrier junction," *Japanese Journal of Applied Physics Part 2 Letters*, vol. 31, pp. 1467-1467, 1992.
- [18] R. Hattori and J. Shirafuji, "Numerical simulation of tunnel effect transistors employing internal field emission of Schottky barrier junction," *Japanese Journal of Applied Physics*, vol. 33, pp. 612-618, 1994.
- [19] F. Padovani and R. Stratton, "Field and thermionic-field emission in Schottky barriers," *Solid-State Electron*, vol. 9, pp. 695-707, 1966.
- [20] M. Ieong, P. Solomon, S. Laux, H. Wong, D. Chidambarrao, and H. IBM SRDC, "Comparison of raised and Schottky source/drain MOSFETs using anovel tunneling contact model," *International Electron Devices Meeting Tech. Dig.*, pp. 733-736, 1998.
- [21] J. Knoch and J. Appenzeller, "Impact of the channel thickness on the performance of Schottky barrier metal-oxide-semiconductor field-effect transistors," *Applied Physics Letters*, vol. 81, pp. 3082, 2002.
- [22] B. Winstead and U. Ravaioli, "Simulation of Schottky barrier MOSFETs with a coupled quantum injection/Monte Carlo technique," *IEEE Transactions on Electron Devices*, vol. 47, pp. 1241-1246, 2000.
- [23] J. Guo and M. Lundstrom, "A computational study of thin-body, double-gate, Schottky barrier MOSFETs," *IEEE Transactions on Electron Devices*, vol. 49, pp. 1897-1902, 2002.
- [24] M. Fritze, C. Chen, S. Calawa, D. Yost, B. Wheeler, P. Wyatt, C. Keast, J. Snyder, and J. Larson, "High-speed Schottky-barrier pMOSFET with f<sub>T</sub>= 280 GHz," *IEEE Electron Device Letters*, vol. 25, pp. 220-222, 2004.

- [25] P. Muret, T. Nguyen Tan, N. Frangis, and J. Van Landuyt, "Unpinning of the Fermi level at erbium silicide/silicon interfaces," *Physical Review B*, vol. 56, pp. 9286-9289, 1997.
- [26] K. Maex and M. Van Rossum, *Properties of metal silicides*, INSPEC, 1995.
- [27] M. Tao, S. Agarwal, D. Udeshi, N. Basit, E. Maldonado, and W. P. Kirk, "Low Schottky barriers on n-type silicon (001)," *Applied Physics Letters*, vol. 83, pp. 2593-2595, 2003.
- [28] L. Chen, *Silicide technology for integrated circuits*, The Institution of Engineering and Technology, 2004.
- [29] G. Berning and H. Swart, "Multilayer formation during annealing of thin Tb layers on SiO<sub>2</sub> substrates," *Surface and Interface Analysis*, vol. 26, pp. 420-424, 1998.
- [30] H. Y. Yu, H. F. Lim, J. H. Chen, M. F. Li, C. Zhu, C. H. Tung, A. Y. Du, W. D. Wang, D. Z. Chi, and D. L. Kwong, "Physical and electrical characteristics of HfN gate electrode for advanced MOS devices," *IEEE Electron Device Letters*, vol. 24, pp. 230-232, 2003.
- [31] S. Zhu, R. L. Van Meirhaeghe, C. Detavernier, F. Cardon, G. P. Ru, X. P. Qu, and B. Z. Li, "Barrier height inhomogeneities of epitaxial CoSi<sub>2</sub> Schottky contacts on n-Si (100) and (111)," *Solid-State Electronics*, vol. 44, pp. 663-671, 2000.
- [32] J. Knapp and S. Picraux, "Epitaxial growth of rare earth silicides on (111) Si," *Applied Physics Letters*, vol. 48, pp. 466, 1986.
- [33] S. Lau, C. Pai, C. Wu, T. Kuech, and B. Liu, "Surface morphology of erbium silicide," *Applied Physics Letters*, vol. 41, pp. 77, 1982.

# **Chapter 3**

# Yb-Incorporated Ni FUSI for the N-MOSFETs Gate Electrode Application


# 3.1 Introduction

Metal gate is introduced in the sub-45nm CMOS technology nodes to eliminate the poly-Si gate depletion effect. Fully-silicidation (FUSI) metal gate electrodes such as NiSi, CoSi<sub>2</sub> and TiSi<sub>2</sub> have been extensively studied as an option for integrating metal gates in a CMOS process flow [1-3].

Ni FUSI technology has attracted considerable attention due to its compatibility with the conventional poly-Si technology [1, 2, 4-8], and due to demonstrated capability of work function modulation. The modulation of midgap NiSi gate work function  $\Phi_m$  (4.65 ± 0.5 V) is highly desired to achieve low transistor threshold voltage, and various  $\Phi_m$  tuning methods have been investigated [7, 9, 10]. Addition of dopants such as As and Sb may lower the work function, but at the expense of introducing adhesion issues that impact manufacturability [11]. Phasecontrolled Ni-silicidation is another  $\Phi_m$  tuning method and dual gate integration option. It employs different nickel silicide phases such as Ni-disilicide (NiSi<sub>2</sub>), Nimonosilicide (NiSi) or Ni-rich silicides (e.g. Ni<sub>2</sub>Si, N<sub>3</sub>iSi, or Ni<sub>31</sub>Si<sub>12</sub>) for  $\Phi_m$  tenability [9]. NiSi and Ni-rich silicides have been extensively researched upon for dual gate integration [12], as they are easier to be formed relative to NiSi<sub>2</sub>. However, their small  $\Phi_m$  tuning range of ~0.3 eV, is not sufficient for high performance CMOS applications.

As mentioned in Chapter 1, most lanthanoid elements exhibit low work function values (< 4.0 eV). It has been reported that the work function of TaN can be tuned to 4.2-4.3 eV by incorporating terbium and other lanthanoid elements [13, 14]. Incorporating lanthanoid elements in NiSi gate can potentially tune the work function toward the silicon band edge.

Yb is known for its low photoelectric work function of ~2.59 eV, which is even lower than most of other lanthanoid elements. A low electron barrier height (~0.31 eV) to silicon conduction band has been reported for Yb silicide in Chapter 2, outperforming Dy silicide, Er silicide and Tb silicide. In this chapter, Yb is used to modulate the work function of Ni FUSI. The effect of different Yb/Ni composition ratios was studied. By introducing Yb in Ni FUSI, we show that work function of Ni FUSI (on SiON dielectrics) could be tuned from ~4.72 eV to ~4.22 eV, which is suitable as a gate electrode for n-MOSFETs with  $V_{th}$  down to 0.2 V. A CMOS integration scheme is proposed to evaluate the process compatibility. The mechanism behind the work function tunability is discussed at the end of this chapter.



**Fig. 3.1.** Metal gate effective work function  $(\Phi_m)$  requirements for both planar bulk transistors and ultra-thin body transistors.

# 3.2 Process Development

#### 3.2.1 Process Flow for MOS Capacitors

Capacitors were fabricated on p-type Si substrate (with resistivity of 4-8  $\Omega$ cm). SiO<sub>2</sub> was thermally grown and nitrogen was then incorporated to form SiON by decoupled plasma nitridation (DPN). This was followed by undoped poly-Si (~100 nm) deposition. After a dilute HF dip to remove native oxide on top of poly-Si, Ni-Yb was deposited by either co-sputtering or sequentially sputtering from Yb and Ni targets in Ar ambient. A working pressure of 2 mTorr and an Ar flow rate of 25 sccm were used for all Ni-Yb deposited by sputtering in this chapter. The back ground pressure in the sputter chamber was about 1  $\times 10^{-7}$  torr or less. A relatively long burnin step was performed on the lanthanoid targets prior to the sputtering process in order to remove possible surface moisture and oxides on the targets. The ratio of Yb/Ni was controlled by adjusting the respective Yb and Ni deposition power and time. The four different thickness ratios of Yb/Ni are 1/40, 1/5, 1/3 and 1/2. The total metal thickness is kept at ~ 90 nm so that poly-Si could be completely silicided during the FUSI process. The silicidation was done by one-step annealing in vacuum (5  $\times$  10<sup>-6</sup> Torr) at 400 °C. Selective etch was then carried out to remove the remaining un-reacted Ni & Yb using dilute HNO<sub>3</sub> (5%). EOT and flat band voltage ( $V_{FB}$ ) were obtained by fitting a simulated C-V that considered quantum mechanical effects. Ni FUSI control samples were made for comparison.

Capacitance-voltage (*C*-*V*) and current-voltage (*I*-*V*) characteristics were measured using a HP4284A LCR meter and HP4156A semiconductor parameter analyzer, respectively, on MOS capacitors with area of  $100 \times 100 \ \mu m^2$ . EOT and flatband voltage (*V*<sub>FB</sub>) were obtained by fitting the *C*-*V* curves with the theoretical ones, which take the quantum mechanical effect into account. Auger electron spectroscopy (AES), Rutherford backscattering spectrometry (RBS), secondary ion mass spectrometry (SIMS), X-ray photoelectron spectroscopy (XPS), X-ray diffraction (XRD) and high-resolution transmission electron microscopy (HRTEM) were also performed for material characterizations.

#### 3.2.2 Thickness Ratio Control and Sputter Sequence for Yb/Ni

The thickness of Yb and Ni can be calculated from the desired thickness ratio of Yb/Ni since the total thickness is fixed at 90 nm. The deposition time for each material can be calculated as the deposition rate of each material at certain DC power is known. The detailed experimental splits and deposition time are shown in Table 2.1.

The sputter time of Yb is shorter than that of Ni. We have the following options for the deposition sequence of the two metals: 1) sputter Yb first, followed by Ni; 2) co-sputter Yb and Ni first, then close Yb and continue Ni sputtering; 3) sputter Ni first, then sputter Yb.

As discussed in Chapter 1, Si is the dominant diffusion species during YbSi<sub>2-x</sub> formation; while for NiSi formation, Ni is the dominant diffusion species [15]. If Ni is sputtered first (option 3), Ni would consume the Si first until Ni is depleted, if there is excess Si, Si would then diffuse up and react with Yb. In this case, Yb atoms would not be able to reach the electrode/SiON interface and there would be no work function tuning effect. In the case of option 2, during annealing, Si atoms diffuse up to form YbSi<sub>2-x</sub> and Ni atoms diffuse down to form Ni silicide; after Yb is fully consumed, Ni would continue to diffuse through the Yb silicide layer and form Ni silicide. During the Ni diffusion process, a small portion of Yb atoms are expected to be pushed down to the silicide/SiON interface, which is similar to dopant segregation phenomenon in Ni FUSI process. This was confirmed with SIMS analysis in the later part of the chapter. The case of option 1 should be similar to option 2; the only difference is just that the only Yb silicide is formed at the beginning of silicidation. One experimental split was prepared to compare the effect of sputter sequence.

**Table 3.1.** Experimental splits and deposition time for Yb-incorporated Ni FUSI capacitors. There are two options for the deposition sequence of Ni and Yb: (1) Yb first, Ni second; (2) cosputter Yb and Ni followed by Ni only.


No.	Thickness ratio Yb/Ni	DC power on Ni (Watt)	Ni sputter time (s)	DC power on Yb (Watt)	Yb sputter time (s)	Sequence Option
1	0	550	348	0	0	2
2	1/40	550	340	100	8	2
3	1/5	550	290	100	51	2
4	1/5	550	290	100	51	1
5	1/3	550	261	100	77	2
6	1/2	550	232	100	102	2

### 3.2.3 Silicidation Process Optimization


The nickel silicidation process had been extensively studied. However, for Ybincorporated NiSi (NiYbSi), optimized process condition needed to be established through preliminary material and electrical characterization. Two major parameters during the rapid thermal annealing (RTP), pressure and temperature, were found to be critical.

NiSi and NiYbSi (Yb:Ni ~ 1:3) were formed by rapid thermal anneal (RTP) at 400 °C under 10 Torr or 5 × 10<sup>-6</sup> Torr pressure in N<sub>2</sub> ambient. The *C-V* curves are plotted in Fig. 3.2. The curves for NiSi overlap with each other, implying that the pressure does not have much effect on the formation of pure NiSi. For NiYbSi, the sample annealed in high vacuum (5 × 10<sup>-6</sup> Torr) has a similar capacitance density as the NiSi control, but the flatband voltage ( $V_{FB}$ ) is shifted to the left. For NiYbSi annealed at a higher pressure (10 Torr), we observe a distorted *C-V* curve, where there are two regions in the accumulation region. This hump is unlikely due to interfacial states because of its large magnitude. It is due to the incomplete silicidation of the poly-silicon gate, which is confirmed by TEM image in Fig. 3.3.

Fig. 3.3 shows the cross sectional TEM image for the Ni FUSI and Ybincorporated Ni FUSI capacitors annealed at a pressure of 10 Torr. For the case of pure NiSi, the poly-silicon gate is fully silicided. A relatively smooth and uniform interface is also observed at the NiSi/SiON interface. However for the Ybincorporated Ni FUSI capacitors, a non-uniformly silicided poly-Si gate is observed. A region of ordered poly-Si structure is observed at the interface which suggests that undoped poly-Si is not fully silicided.



**Fig. 3.2.** The effect of different pressure during the silicidation process. The *C-V* curve of Yb-incorporated NiSi is distorted for the 10 Torr RTP pressue.



**Fig. 3.3.** High-resolution TEM results of (a) Ni FUSI and (b) Yb-incorporated Ni FUSI capacitors, annealed at a pressure of 10 Torr.

Temperature is another important parameter for the silicidation process. The criterion is to find the lowest temperature at which the poly-silicon gate can be fully silicided and maintain a low resistivity. Fig 3.4 shows the *C-V* curves of NiSi FUSI capacitors with silicidation temperature of 300 °C, 400 °C, and 500 °C. The overlapping 400 °C and 500 °C curves exhibit similar EOT as the pure NiSi FUSI control. The distorted 300 °C curve shows lower capacitance density and high interfacial trap density, which implies that 300 °C is not high enough to fully convert the 90-nm thick poly-silicon into metal silicide. The optimal annealing temperature was determined to be 400 °C.

Fig. 3.5 shows the phase transformation curve of NiSi and NiYbSi (Yb/Ni ~ 1/5 and 1/3 respectively). The total metal thickness is ~90 nm and poly gate thickness is ~100 nm before the annealing process, for all the three splits with different Yb concentrations. The annealing time for each point was ~30 s. The sheet resistance ( $R_s$ ) of NiYbSi is lower than that of NiSi below 300 °C. From 350 to 750 °C, the resistivity decreases with the increase of Yb/Ni ratio, although the difference is small. NiYbSi has a small  $R_s$  of ~ 2  $\Omega/\Box$  (Yb/Ni ~1:3), slightly lower than that of NiSi (~ 3  $\Omega/\Box$ ). When the temperature rises to 800 °C, the resistance of NiSi increases dramatically due to the formation of high-resistance phase, while the  $R_s$  of Yb-incorporated NiSi remains the same.

In summary, the optimized silicidation condition for NiYbSi is: 400 °C, 5  $\times$  10<sup>-6</sup> Torr, 60 s, N<sub>2</sub> ambient.





Fig. 3.4. The effect of different annealing or silicidation temperature.




**Fig. 3.5.** Phase transformation curve for NiSi and NiYbSi (with Yb/Ni deposition ratio  $\sim 1/5$  and 1/3 respectively).

# **3.3** Device Characterization and Analysis

#### 3.3.1 Material Characterization

In Fig. 3.6(a), the cross sectional TEM micrograph shows that the bulk layer of Yb incorporated NiSi (with Yb/Ni ~1/3) is fully silicided (with a thickness of ~120 nm). It is also observed that there are two different layers in the NiYbSi: top and bottom. The Yb concentrations in the two different layers will be studied by AES, RBS and SIMS. Moreover, a smooth NiYbSi/SiON interface is observed from the XTEM [Fig. 3.6(b)]. An abrupt and smooth interface is found between NiYbSi and SiON. We did not observe any interface adhesion issues found in other reports when work function is modulated by dopants such as As or Sb [16].

Yb concentration in the NiYbSi top layer (Yb/Ni ~ 1/3) is ~12%, as determined by AES (Fig. 3.7).



**Fig. 3.6.** XTEM shows that the bulk layer of NiYbSi (Yb/Ni  $\sim$  1/3) is fully silicided, and the resulting silicide thickness is ~120 nm. Two different layers in the NiYbSi (corresponding to Figs. 3.2 & 3.3) are observed. A smooth NiYbSi/SiON interface is also revealed by XTEM.




Fig. 3.7. Based on AES, composition of the top layer of NiYbSi (Yb/Ni ~ 1/3) is:  $Ni_{0.55}Yb_{0.12}Si_{0.33}$ .

Both SIMS (Fig. 3.8) and RBS (Fig. 3.9) analysis of the annealed samples imply that most of Yb in the Yb incorporated NiSi film (with Yb/Ni ~1/3, as defined by Yb/Ni deposition parameters) is distributed in a thin layer at the top surface. SIMS reveals that Yb is piling-up at the NiYbSi/SiON interface after silicidation process. This phenomenon leads to significant change in electrical characteristics. Yb signal cannot be detected by RBS in the bottom layer as the Yb concentration is below the RBS detection limit (< 1% in atomic concentration).

The resulting Yb distribution is correlated to the fact that the dominant diffusion species during the respective NiSi and Yb silicide formation are Ni and Si as discussed in section 3.2.2. Ta was reported to have a similar distribution in NiTaSi during the silicide formation [17].






Fig. 3.8. SIMS spectra for NiSi and NiYbSi (Yb/Ni  $\sim$  1/3) shows that Yb is mainly distributed at top layer of silicide. Pile-up of Yb at the NiYbSi/SiON interface is also observed.



**Fig. 3.9.** RBS spectrum comparison between NiYbSi (Yb/Ni  $\sim$ 1/3) and NiSi. For Yb-incorporated NiSi, Yb is mainly distributed at top layer of silicide. Yb signal is not detected at the bottom layer probably due to its concentration is below the RBS detection limit (<1 at.%).

The phase control is important in Ni FUSI process. Fig. 3.10 shows XRD spectrums of NiYbSi with different Yb concentrations. The annealing condition is the optimized one discussed earlier in this chapter. It is found that from Ni silicide to Yb-incorprated Ni silicide (Yb/Ni ~1/5 and ~1/3 respectively), their corresponding phases transit from Ni rich Ni<sub>2</sub>Si to Ni<sub>3</sub>Si<sub>2</sub> and NiSi with increasing Yb content. It has been reported that the Ni silicide phase can be effectively controlled by the Ni/Si thickness ratio [16]. In this work, the deposited Ni is less in the Yb incorporated Ni silicide samples than in the pure NiSi sample and tend to form silicon rich Ni silicide. It was also reported that the resistivity of the silicide thin film increases with the Ni/Si ratio. This is consistent with the sheet resistance measurement (Fig. 3.5).




**Fig. 3.10.** XRD study reveal that from the NiSi to NiYbSi (Yb/Ni ~1/5 and ~1/3 respectively), the phase transits from Ni rich Ni<sub>2</sub>Si to Ni<sub>3</sub>Si<sub>2</sub> and NiSi.


#### 3.3.2 Work Function Tunability

Fig. 3.11(a) shows the high-frequency *C-V* measurement for MOS capacitors with both NiYbSi (Yb/Ni ~ 1/3) and NiSi electrodes. NiYbSi (Yb/Ni~1/3) demonstrates a negative  $V_{FB}$  shift of about -500 mV compared to Ni FUSI, while the EOT values are the same. This significant  $V_{FB}$  shift is much larger than the 100 mV reported in [16], thus it cannot be attributed to the change of the phase of Ni silicide. Yb piling-up at the NiYbSi/SiON interface (Fig. 3.8) is believed to be responsible for the  $V_{FB}$  shift. The nice fitting between the measured and simulated C-V data for the capacitors suggests the negligible interface trap density  $D_{it}$  of the MOS capacitor devices.

The work function of all the experimental splits in this work were extracted from the  $V_{\text{FB}}$  vs. EOT plot which eliminates the contribution of oxide fixed charge to the  $V_{\text{FB}}$  of MOS capacitor to obtain the accurate work function. Fig. 3.11(b) shows an example of work function extraction for the case of Yb/Ni ~ 1/3, whose *C-V* is shown in Fig. 3.11(a). The extracted work function  $\Phi_{\text{m}}$  is 4.22 eV, which is desirable for n-MOSFETs application.



**Fig. 3.11.** (a) Measured and simulated C-V data for capacitors with NiYbSi (Yb/Ni ~1/3) and NiSi gate electrodes. Deposited SiON thickness is ~ 4nm. No change in EOT is observed with addition of Yb. (b) The plot of EOT vs.  $V_{\rm FB}$  for the devices with NiYbSi (with Yb/Ni ~ 1/3) gate electrode. The work function extracted is 4.22 eV on SiON, fixed charge  $Q_{\rm ox} / q = 4.59 \times 10^{11} \, {\rm cm}^{-2}$ .



**Fig. 3.12.** (a) Work function of Yb-incorporated Ni FUSI is tunable by modifying Yb incorporation during deposition. (b) *C*-*V* plots of Yb incorporated Ni FUSI with different YB/Ni ratios. It is noted that excessive Yb might degrade the device dielectric (e.g. Yb/Ni ~1/2).


Using the same method, the  $\Phi_m$  of other experimental splits were obtained as shown in Fig. 3.12. It was found that  $\Phi_m$  of Yb incorporated NiSi could be tuned by

modifying the amount of Yb introduced during metal deposition, from 4.22 eV to 4.72 eV. Fig. 3.12(b) shows the gradual shift of flat band voltage by *C-V* plots. It is noted that for the case where Yb/Ni ~1/2, the curve is distorted due to large leakage current. Considering the reaction between Yb and SiO<sub>2</sub>, which has been discussed in Chapter 2, this should be due to the degradation the SiON dielectric by excessive Yb.

The work function tunability is due to the low work function of Yb. With the increased Yb/Ni ratio, more Yb is piled up at the metal gate/SiON interface and lowers the  $\Phi_m$  of NiYbSi alloy. The lowering of  $\Phi_m$  leads to lowering of electron barrier between the gate electrode and dielectric as  $\Phi_B = \Phi_m - E_{c, SiON}$ . Excessive Yb at interface should be prevented to avoid degradation of the dielectric.

It is also interesting to know whether the sequence during the sputtering of the two metals would affect the outcome. Fig. 3.13 shows that the C-V characteristics from Yb incorporated Ni FUSI devices fabricated by two different methods are comparable, i.e., by co-sputter Ni and Yb or by sequential sputter Yb and Ni.

Another way to determine the flatband voltage makes use of the Fowler-Nordheim plot, which is a plot of  $\ln (J_{FN}/E_{ox}^2)$  versus  $1/E_{ox}$ . The barrier height  $\Phi_B$  between the electrode and dielectric can be obtained from the slope and intercept in the plot [19]. With  $\Phi_B$  and the conduction band of the SiON dielectric, the work function of gate electrode can be easily obtained. To confirm the work function shift, we compare the F-N plot for the devices with NiSi and NiYbSi gate electrodes in Fig. 3.11. The work function difference obtained from this plot is about 0.54 eV, which is consistent with their *C-V* data.



**Fig. 3.13.** *C-V* characteristics are comparable for Yb incorporated Ni FUSI devices fabricated by two different methods, co-sputter YbNi and sequential sputter Yb and Ni (Yb first).




Fig. 3.14. FN plots for the devices with Ni FUSI and NiYb FUSI gate.


#### **3.3.3 Reliability Assessments**

Time zero break down (TZBD), charge trapping, and time dependant dielectrics breakdown (TDDB) characteristics (under gate injection, and constant voltage FN stress @ -6.5 V) of the devices with Yb incorporated Ni FUSI are shown in Figs. 3.15, 3.16 and 3.17 respectively, and are compared to those Ni FUSI devices.


The TZBD plot in Fig. 3.15(a) shows that with NiYbSi (Yb/Ni ~ 1/3), the break down voltage is statistically slightly increased with  $V_g - V_{FB}$ . This is probably due to the suppressed Ni diffusion into SiON gate dielectric as a result of the Yb piling up at the interface. Fig 3.15(b) shows a typical *J-V* sweep for the device with NiYbSi gate.

Fig. 3.16 shows the typical 'current density'-time characteristics for devices with NiYbSi and NiSi under constant voltage FN stress (gate injection). The higher FN current in NiYbSi devices is attributed to its lower electron barrier height as compared to that of NiSi gated devices.


Fig. 3.17 shows the TDDB measurement to access the time dependent reliability. It is seen that the Yb incorporated Ni FUSI devices show comparable reliability characteristics to Ni FUSI Breakdown time is slightly longer for NiSi gated MOS capacitors, but the difference is very small. It is seen that the Ni-Yb FUSI devices show comparable reliability characteristics to the Ni FUSI.



**Fig. 3.15.** (a) TZBD comparison between the devices with Ni FUSI and NiYb FUSI electrodes (on SiON dielectric). (b) A typical *J-V* sweep for the device with NiYbSi gate.



**Fig. 3.16.** 'Current density'-time characteristics for Ni FUSI and Yb-incorporated Ni FUSI devices under constant voltage FN stress (gate injection).





**Fig. 3.17.** TDDB (under gate injection and FN-CVS) comparison between the devices with NiYbSi and NiSi gate electrode (on SiON dielectric).

# **3.4 CMOS Integration Scheme**

Integration of dual metal gate electrodes into the CMOS process is a major challenge for the development of metal gate technology. The criteria for ideal dual metal gate integration process include: 1) obtain dual work function for n-FET and p-FET respectively; 2) without any process-induced damages or reliability concerns to the gate oxide; and 3) compatibility to conventional process.

The FUSI gate process, where the conventional poly-Si gate is used as the bottom protective layer, is compatible with the conventional CMOS process flow. As illustrated in Fig. 3.18, a poly-Si gated CMOSFET is first fabricated using a conventional gate-first CMOS process. After source/drain silicidation, the devices are wrapped by the post-metal-dielectric (PMD). A planarization step is then performed using oxide CMP before the hard mask (HM) on top of poly-Si is exposed. Then the NMOS region (p-well) is covered by photo resist for protection. The hard mask is then etched away and the poly-Si gate in PMOS region is exposed. Then the metal (e.g. Pt) is deposited and annealed to FUSI the poly of p-FET. After removing the unreacted metal, PMD is deposited again and polished by CMP. Photo resist is then applied and patterned to protect the p-FET region. The hard mask on n-FET is etched away to expose the poly-Si. Metal (e.g. Yb-incorporated Ni) is then deposited and annealed to form FUSI for n-FET. Residual metal is removed by selective etch.





**Fig. 3.18.** Proposed CMOS integration scheme using Yb-incorporated Ni FUSI for n-FETs, and Pt FUSI for p-FETs. (a) CMOS fabrication conventionally using undoped poly-Si gate, after source/drain silicidation; (b) oxide reflow and chemical mechanical planarization (CMP); (c) lithography to mask n-FET region and etch the hard mask to expose the poly of p-FET and hard mask stripping; (d) photo resist strip and FUSI the poly-Si of p-FET (e.g.  $PtSi_x$ ); (e) oxide reflow and CMP; (f) lithography to mask n-FET region and etch the hard mask to expose the poly of n-FET; (g) photo resist strip and FUSI the poly-Si of n-FET (e.g. Yb-incorporated Ni FUSI).

#### 3.5 Investigation of Work Function Tuning Mechanism

When metal and dielectric are in contact, the interface states would be created and charge transfer could occur across these interface states, leading to the formation of a dipole layer which consequently results in Fermi level pinning (FLP) of metal gate work function [20, 21]. Metal induced gap states (MIGS) model, considering the interface dipole due to intrinsic interface states only, was developed by Robertson to predict the effective metal work function [22]:

$$\Phi_{m,eff} = S(\Phi_m - \Phi_{s}) + \Phi_{s}, \qquad (3.1)$$

where *S* is the Schottky pinning parameter, which determines the strength of FLP effect. W. Monch found that the parameter of *S* empirically obeys the following equation [23]:

$$S = \frac{1}{1 + 0.1(\varepsilon_{\infty} - 1)^2},$$
(3.2)


where  $\varepsilon_{\infty}$  stands for the electronic part of the dielectric constant. The smaller the *S* parameter for a material, the more effective this material is to pin the metal Fermi level. On a SiO<sub>2</sub> dielectric, the FLP effect would be negligible due to the large *S* value of 0.95. On the other hand, significant FLP would be expected on HfO<sub>2</sub> because the S values are as small as 0.52. Such a model has been successful in fitting experimental results in many metal-dielectric systems.

It is assumed in the MIGS model that metal-dielectric interface is perfect without any physical/chemical defects. However, extrinsic states created at the metal/dielectric interface are also found to be responsible for the instability of  $\Phi_m$  instability under high temperature anneal [21].


To explore the work function tuning effect on high- $\kappa$  dielectrics, we fabricated MOS capacitors with HfSiON high- $\kappa$  dielectric and NiYbSi FUSI gate electrode. The process was exactly the same as MOS capacitors with SiON dielectric, except for the gate dielectric deposition step. Fig. 3.19 shows the high-frequency *C-V* measurement for MOS capacitors with HfSiON dielectric. The 3.5-nm EOT is comparable to that of the SiON capacitors shown in Fig. 3.11. The Yb/Ni is 1/3, which is the same as in Fig. 3.11(a). However, the Yb incoporated Ni FUSI demonstrates a negative *V*<sub>FB</sub> shift of only ~ -100 mV on HfSiON dielectric. This *V*<sub>FB</sub> shift is much smaller than the 500 mV for SiON. The MIGS model is able to attribute the small *V*<sub>FB</sub> shift to the small *S* factor of high- $\kappa$  dielectrics.

As shown in Fig. 3.19(b), from SiON to HfSiON dielectric,  $V_{FB}$  shift is negative for NiSi gate electrode, this can be explained by the MIGS model that high- $\kappa$ materials usually suffer from FLP to the midgap of silicon due to large *S* value. However, the  $V_{FB}$  shift is positive for NiYbSi gate electrode; the opposite shift direction cannot be explained by MIGS model. Other mechanisms have to be taken into account.

The initial motivation to incorporate Yb into NiSi FUSI was to form NiYbSi of low work function. However, as discussed in the physical characterizations, most of Yb in the Yb incorporated NiSi film is distributed in a thin layer at the top surface. Only a small amount of Yb piles up at the NiYbSi/SiON interface after the silicidation process. It is unlikely that the small amount of Yb has changed the intrinsic metal work function of the NiSi electrode. As mentioned in section 3.3.2, this significant  $V_{\text{FB}}$  shift cannot be explained by the change of phase of Ni silicide either. It seems to be more related to the built-in potential at the NiYbSi/SiON interface.



**Fig. 3.19.** (a) Measured and simulated *C-V* data for capacitors with Ni-Yb FUSI (Yb/Ni ~1/3) and Ni FUSI gate electrodes. The EOT of HfSiON is ~ 3.5nm. The  $V_{FB}$  shift is 0.1 V. (b) From SiON to HfSiON dielectric,  $V_{FB}$  shift is negative for NiSi gate electrode, and positive for NiYbSi gate electrode.



**Fig. 3.20.** (a) A schematic showing highly polarized Yb-O dipoles at the NiYbSi/SiON interface. (b)The  $\Phi_m$  of NiYbSi is reduced due to the presence of dipole at the NiYbSi and SiON interface.

Lim et. al. proposed an interface dipole model to explain the work function tunability by inserting an ultra-thin rare earth dielectric interlayer between metal gate and SiO<sub>2</sub> [24]. According to the model, it was proposed that a highly polarized Ln-O dipole layer exists between the gate electrode and dielectric and this dipole layer creates a localized electric field that modulates the gate work function. The highly polarized Ln-O dipole originates from the high degree of polarization between lanthanoid and oxygen ions due to the large electronegativity difference between lanthanoid and oxygen ions. The amount of ionicity between Ln and O ions in an Ln-O-Si (or lanthanoid silicate) bonding is reported to be larger than that in a pure Ln-O (or Lanthanoid oxide) bonding [25]. The increase in Ln-O ionicity is accompanied by a corresponding increase in covalence between the Si and O ions in the lanthanoid silicate bond. The segregated Yb atoms at the NiYbSi/SiO<sub>2</sub> interface can be the analogue of the rare earth dielectric interlayer in Lim's model. The segregated Yb reacts with SiON and form Yb-O-Si bond, which leads to highly polarized Yb-O bond pointing toward the gate electrode. Fig. 3.20 (a) and 3.20 (b) depict the interface dipole layer schematically, and highlight how the effective  $\Phi_m$  is reduced by  $\Delta \Phi_m$  in an energy diagram because of the dipole layer, respectively.

This model explains the positive  $V_{FB}$  shift direction from SiON to HfSiON for NiYbSi gated MOS capacitors shown in Fig. 3.19(b). For HfSiON dielectric, it is much more difficult to form Yb-O-Si bond at the interface than for SiON because of the existence of Hf-O-Si bond. Therefore, the density of highly polarized Yb-O bonds would be much lower and thus the  $V_{FB}$  shift is much smaller comparing to the case of SiON.

#### 3.6 Conclusion

In summary, we successfully demonstrated a novel method to tune the work function of NiSi FUSI gate by incorporating ytterbium, which is a lanthanoid element. The silicide formation process was optimized and the material and electrical characteristics have been systematically studied. The results show that the work function of the Yb-incorporated Ni FUSI gate can be continuously tuned by varying the ytterbium concentration, and a work function value of 4.22 eV can be obtained, which meets the requirement for N-MOSFET. TZBD and TDDB studies showed comparable reliability performance to the conventional NiSi FUSI. A CMOS integration scheme is also proposed. Further investigation showed that this method is less effective on HfSiON high- $\kappa$  dielectric. An interface dipole model was discussed to explain the work function tuning mechanism.

#### References

- [1] W. Maszara, Z. Krivokapic, P. King, J. Goo, and M. Lin, "Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates," *International Electron Devices Meeting Tech. Dig.*, pp. 367-370, 2002.
- B. Tavel, T. Skotnicki, G. Pares, N. Carriere, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally Silicided (CoSi<sub>2</sub>) Polysilicon: A Novel Approach to Very Low-Resistive Gate (~ 2Ω) Without Metal CMP Nor Etching," *International Electron Devices Meeting Tech. Dig.*, pp. 825-830, 2001.
- [3] D. Yu, C. Wu, C. Huang, A. Chin, W. Chen, C. Zhu, M. Li, and D. Kwong,
   "Fully silicided NiSi and germanided NiGe dual gates on SiO<sub>2</sub> n-and p MOSFETs," *IEEE Electron Device Letters*, vol. 24, pp. 739-741, 2003.
- [4] K. Anil, A. Veloso, S. Kubicek, T. Schram, E. Augendre, J. de Marneffe, K. Devriendt, A. Lauwers, S. Brus, and K. Henson, "Demonstration of fully Nisilicided metal gates on HfO<sub>2</sub> based high-κ gate dielectrics as a candidate for low power applications," *Symposium on VLSI Technology Tech. Dig.*, pp. 190-191, 2004.
- [5] E. Gusev, C. Cabral Jr, B. Under, Y. Kim, K. Maitra, E. Carrier, H. Nayfeh, R. Amos, G. Biery, and N. Bojarczuk, "Advanced gate stacks with fully silicided (FUSI) gates and high-κ dielectrics: enhanced performance at reduced gate leakage," *International Electron Devices Meeting Tech. Dig.*, pp. 79-82, 2004.
- [6] K. Hosaka, T. Kurahashi, K. Kawamura, T. Aoyama, Y. Mishima, K. Suzuki, and S. Sato, "A comprehensive study of fully-silicided gates to achieve widerange work function differences (0.91 eV) for high-performance CMOS devices," *Symposium on VLSI Technology Tech. Dig.*, pp. 66-67, 2005.
- [7] J. Kedzierski, D. Boyd, P. Ronsheim, S. Zafar, J. Newbury, J. Ott, C. Cabral Jr,M. Ieong, W. Haensch, and S. Res, "Threshold voltage control in NiSi-gated

MOSFETs through silicidation induced impurity segregation (SIIS)," International Electron Devices Meeting Tech. Dig., pp. 13.3, 2003.

- [8] M. Terai, K. Takahashi, K. Manabe, T. Hase, T. Ogura, M. Saitoh, T. Iwamoto, T. Tatsumi, and H. Watanabe, "Highly reliable HfSiON CMOSFET with phase controlled NiSi (NFET) and Ni<sub>3</sub>Si (PFET) FUSI gate electrode," *Symposium on VLSI Technology Tech. Dig.*, pp. 68-69, 2005.
- [9] K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki, "Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices," *International Electron Devices Meeting Tech. Dig.*, pp. 91-94, 2004.
- [10] Y. Kim, C. Cabral Jr, E. Gusev, R. Carruthers, L. Gignac, M. Gribelyuk, E. Cartier, S. Zafar, M. Copel, and V. Narayanan, "Systematic study of work function engineering and scavenging effect using NiSi alloy FUSI metal gates with advanced gate stacks," *International Electron Devices Meeting Tech. Dig.*, pp. 645-648, 2005.
- [11] J. Kedzierski, D. Boyd, C. Cabral Jr, P. Ronsheim, S. Zafar, P. Kozlowski, J. Ott, and M. Ieong, "Threshold voltage control in NiSi-gated MOSFETs through SIIS," *IEEE Transactions on Electron Devices*, vol. 52, pp. 39-46, 2005.
- [12] T. Hoffmann, A. Veloso, A. Lauwers, H. Yu, H. Tigelaar, M. Van Dal, T. Chiarella, C. Kerner, T. Kauerauf, and A. Shickova, "Ni-based FUSI gates: CMOS Integration for 45nm node and beyond," *International Electron Devices Meeting Tech. Dig.*, pp. 1-4, 2006.
- [13] C. Ren, H. Yu, X. Wang, H. Ma, D. Chan, M. Li, Y. Yeo, C. Tung, N. Balasubramanian, and A. Huan, "Thermally robust TaTb<sub>x</sub>N metal gate

electrode for n-MOSFETs applications," *IEEE Electron Device Letters*, vol. 26, pp. 75-77, 2005.

- [14] C. Ren, D. Chan, X. Wang, B. Faizhal, M. Li, Y. Yeo, A. Trigg, A. Agarwal, N. Balasubramanian, and J. Pan, "Physical and electrical properties of lanthanide-incorporated tantalum nitride for n-channel metal-oxidesemiconductor field-effect transistors," *Applied Physics Letters*, vol. 87, pp. 073506, 2005.
- [15] K. Maex and M. Van Rossum, *Properties of metal silicides*, INSPEC, 1995.
- J. Kittl, A. Veloso, A. Lauwers, K. Anil, C. Demeurisse, S. Kubicek, M. Niwa, M. van Dal, O. Richard, and M. Pawlak, "Scalability of Ni FUSI gate processes: Phase and V<sub>t</sub> control to 30 nm gate lengths," *Symposium on VLSI Technology Tech. Dig.*, pp. 72-73, 2005.
- [17] M. Sun, M. Kim, J. Ku, K. Roh, C. Kim, S. Youn, S. Jung, S. Choi, N. Lee, and H. Kang, "Thermally robust Ta-doped Ni SALICIDE process promising for sub-50 nm CMOSFETs," *Symposium on VLSI Technology Tech. Dig.*, pp. 81-82, 2003.
- [18] S. Zhu, J. Chen, M. Li, S. Lee, J. Singh, C. Zhu, A. Du, C. Tung, A. Chin, and D. Kwong, "N-type Schottky barrier source/drain MOSFET using ytterbium silicide," *IEEE Electron Device Letters*, vol. 25, pp. 565-567, 2004.
- [19] D. Schroder, *Semiconductor material and device characterization*, Wileyinterscience, 2006.
- [20] Y. Yeo, T. King, and C. Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology," *Journal of Applied Physics*, vol. 92, pp. 7266, 2002.

- [21] H. Yu, C. Ren, Y. Yeo, J. Kang, X. Wang, H. Ma, M. Li, D. Chan, and D. Kwong, "Fermi pinning-induced thermal instability of metal-gate work functions," *IEEE Electron Device Letters*, vol. 25, pp. 337-339, 2004.
- [22] J. Robertson, "Band offsets of wide-band-gap oxides and implications for future electronic devices," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 18, pp. 1785, 2000.
- [23] W. Monch, "Role of virtual gap states and defects in metal-semiconductor contacts," *Physical Review Letters*, vol. 58, pp. 1260-1263, 1987.
- [24] A. Lim, R. Lee, G. Samudra, D. Kwong, and Y. Yeo, "Novel Rare-Earth Dielectric Interlayers for Wide NMOS Work-Function Tunability in Ni-FUSI Gates," *IEEE Transactions on Electron Devices*, vol. 55, pp. 2370-2377, 2008.
- [25] M. J. Guittet, J. P. Crocombette, and M. Gautier-Soyer, "Bonding and XPS chemical shifts in ZrSiO<sub>4</sub> versus SiO<sub>2</sub> and ZrO<sub>2</sub>: Charge transfer and electrostatic effects," *Physical Review B*, vol. 63, 125117, 2001.

### **Chapter 4**

# Incorporation of Erbium in Hafnium Oxide Gate Dielectric for Metal Gate Work Function Engineering

#### 4.1 Introduction

HfO<sub>2</sub> has been extensively investigated for replacing conventional SiO<sub>2</sub> and SiON gate dielectrics in MOSFETs [1]. One major problem for HfO<sub>2</sub> is the Fermi level pinning between the HfO<sub>2</sub> and a metal gate material [2, 3]. Due to Fermi level pinning, difficulties are faced in obtaining an effective work function of 4.1 eV in the metal/HfO<sub>2</sub> gate stack as required by NMOSFETs [4]. It was previously reported that incorporating La into HfO<sub>2</sub> could tune the work function of TaN metal gate from midgap to Si conduction band edge [5]. In this chapter, we incorporate other lanthanoid metals, namely Dy, Er, Tb and Yb, into HfO<sub>2</sub> to tune the work function of TaN gate. Among these dielectrics, HfErO was studied systematically. It is found that when the atomic ratio of Hf:Er is 7:3 (30% Er) in HfErO film, the effective work function of the TaN metal gate can be tuned to around 4.10 eV, without degrading oxide integrity even after high temperature anneal.

#### 4.2 Experiment

MOS capacitors were fabricated on p-type (100) Si substrates with doping concentration of  $6 \times 10^{15}$  cm<sup>-3</sup>. Field oxide of approximately 400 nm was thermally grown and subsequently patterned for active area definition. A standard pre-gate clean was performed prior to high- $\kappa$  dielectric deposition. HfErO films with different Er concentration and thicknesses were deposited using DC magnetron sputtering from Hf and Er metal targets in Ar/O<sub>2</sub> ambient with low oxygen concentrations at room temperature. The composition of Er in HfErO films was controlled by the DC power ratio between Hf and Er targets during co-sputtering. The Er concentration is defined as Er/(Hf+Er) at.%. The dielectric thickness varies from 5 to 20 nm. Ex-situ post deposition anneal (PDA) in N<sub>2</sub> were then performed at 600°C for 30 s with a small amount of  $O_2$  to improve the high- $\kappa$  film quality. The samples are then put into sputter system immediately (within 5 minutes) for gate electrode deposition, to minimize possible moisture absorption by lanthanoid oxides [6]. In addition, even though there was still some water absorbed during the device fabrication, it has been demonstrated that the absorbed moisture can be desorbed during annealed even at relatively low temperatures [7]. TaN gate electrodes (~150 nm) were deposited using reactive sputtering, and then patterned using a Cl<sub>2</sub>-based etchant. After that, Post Metal Anneal (PMA) was done in N<sub>2</sub> ambient at various temperatures for thermal stability evaluation. Finally, all samples received back side Al metallization and  $420\,$  °C forming gas sintering.

The physical thickness of the films was determined by ellipsometer. The ratio of Er to (Hf + Er) in the HfErO films was determined to be 10%, 30% and 70% by X-ray photoelectron spectroscopy (XPS) using Er 3*d* and Hf 4*f* region on thick (80 nm) HfErO on Si. The interfacial layer were studied on thin (4 nm) HfErO on Si by XPS.

Capacitance-voltage (*C*-*V*) measurements were performed on MOS capacitors at a frequency of 100 kHz with a HP 4284A precision LCR meter. The equivalent oxide thickness (EOT) and flatband voltage ( $V_{FB}$ ) were obtained by fitting the measured *C*-*V* curves with simulated *C*-*V* curves that account for quantum mechanical effects. Current-voltage (*I*-*V*) measurements were performed using a HP 4156A semiconductor parameter analyzer.


#### 4.3 **Results and Discussion**

#### 4.3.1 Physical Characterization


XPS spectra for Hf 4*f* and Er 4*d* are shown in Fig. 1. This analysis is done on 30 nm thick blank samples to minimize the interference from the substrate. It is observed that all the core level peak positions of Hf 4*f* and Er 4*d* experience a shift to lower binding energy with the increase of Er concentration in HfErO. These changes are similar to the XPS chemical shifts in  $ZrSiO_4$  [8] and HfAlO [9]. The shift is due to the fact that Er is a more ionic cation than Hf in HfErO [10], and thus the charge transfer contribution changes with the increase of Er concentration [8-10].

Fig. 4.2(a) shows the O 1*s* energy-loss spectra, which are caused by the outgoing photoelectrons suffering inelastic losses to collective oscillations (plasmon) and single particle excitations (band to band transitions) [11]. The energy gap values for the dielectric materials can be determined by the onset of energy loss from the energy-loss spectra [11, 12]. In each of the spectra in Fig. 4.2(a), the onset of the energy loss spectrum was defined by linearly extrapolating the segment of maximum negative slope to the background level. By this means, the energy gap value is measured to be  $5.2 \pm 0.1$  eV for HfO<sub>2</sub>, and  $5.33 \pm 0.1$  eV for Er<sub>2</sub>O<sub>3</sub>. A linear change of energy gap value with the increase of Er concentration is observed in Fig. 4.2 (b).

*Chapter 4: Incorporation of Erbium in Hafnium Oxide Gate Dielectric for Metal Gate Work Function Engineering* 



**Fig. 4.1.** XPS spectra for (a) Hf 4f core levels; (b) Er 4d core levels. The core level peak positions of Hf 4f and Er 4d shift continuously towards lower binding energy with increasing Er concentration.



**Fig. 4.2.** (a) O 1*s* energy loss spectra for HfO<sub>2</sub>, HfErO with 30% Er and 70% Er, and  $Er_2O_3$  samples. The cross points (obtained by linearly extrapolating the segment of maximum negative slope to the base line) denote the energy gap  $E_g$  values. (b) Dependence of  $E_g$  on Er concentration. The solid line is obtained by linear-least-square fit of the data points.


Fig. 4.3 illustrates thermal stability by comparing the variation of EOT for TaN gated MOS capacitors with  $HfO_2$  and HfErO after PMA at different temperatures.

*Chapter 4: Incorporation of Erbium in Hafnium Oxide Gate Dielectric for Metal Gate Work Function Engineering* 


The EOT values are averaged from 10 data points in each split. It was observed that the annealing temperature has more impact on EOT variation of  $HfO_2$  film than that of HfErO films. This shows that HfErO has better thermal stability than  $HfO_2$  in terms of EOT under high temperature anneal.

To study the interface between oxide and silicon substrate, we prepared 4-nm thick HfO<sub>2</sub> and HfErO films on silicon. Fig. 4.4 shows the XPS Si 2*s* spectra of HfO<sub>2</sub> and HfErO with various Er concentrations after 1000 °C PDA for 5 s. The two main peaks observed in the spectra can be attributed to the Si substrate (151.3 eV) and the interfacial layer (154.3 eV). The Si-O bonds in the interfacial layer indicate the existence of low- $\kappa$  interfacial layer.


The reaction between  $\text{Er}_2\text{O}_3$  thin film and silicon substrate has been reported [13]. The formation of Er silicide or Er–Si bonds can be understood by considering the fact of Er atoms diffusion toward the interface at high-temperature annealing, leading to the reaction of Er with Si. XPS studies confirm the existence of Er-O-Si bond (from erbium silicate) for HfErO on silicon substrate (Fig 4.5).



**Fig. 4.3.** EOT variation for TaN gated MOS capacitors with  $HfO_2$  and HfErO dielectrics as a function of PMA temperatures, which indicates HfErO films have better thermal stability than  $HfO_2$ .




**Fig. 4.4.** XPS spectra for Si 2*s* core level taken from HfO<sub>2</sub>, HfErO and  $\text{Er}_2\text{O}_3$  after 600 °C PDA. The Si-O bond is found on all samples, indicating the existence of a low- $\kappa$  interfacial layer between the deposited dielectric and silicon substrate.



**Fig. 4.5.** Er core level and O 1*s* spectra for 4 nm HfErO (30% Er) deposited on silicon substrate. The PDA temperature was 600  $^{\circ}$ C.

#### 4.3.2 Electrical Characterization


Fig. 4.6 shows the normalized *C-V* curves for TaN gated capacitors with HfO<sub>2</sub> and HfErO gate dielectrics of different Er concentrations after forming gas anneal (FGA) at 420 °C only without PMA [Fig. 4.1(a)], and after PMA at 1000 °C for 5 seconds followed by FGA [Fig. 4.1(b)]. The thicknesses of the oxides are close to each other and range from 10 to 12 nm as measured by ellipsometer after deposition. For 420 °C PMA, the  $V_{FB}$  shift is 0.5 V and 0.66 V for 30% Er and 70% Er, respectively. For 1000 °C PMA, the  $V_{FB}$  shift is 0.38 V and 0.5 V for 30% Er and 70% Er, respectively.  $V_{FB}$  shift is observed for all HfErO samples at both temperatures compared to the control HfO<sub>2</sub> samples; while samples with 70% Er have larger  $V_{FB}$  shift than those with 30% Er at both temperatures. Therefore, it can be concluded that a higher Er concentration leads to a larger  $V_{FB}$  shift.




**Fig. 4.6.** (a) Typical *C-V* curves of capacitors with  $HfO_2$  and HfErO (with 30% and 70% Er) gate dielectrics and TaN metal gate after 420 °C forming gas annealing. (b) Typical *C-V* curves of capacitors with  $HfO_2$  and HfErO (with 30% and 70% Er) gate dielectrics and TaN metal gate after 1000°C, 5 second annealing.

*Chapter 4: Incorporation of Erbium in Hafnium Oxide Gate Dielectric for Metal Gate Work Function Engineering* 

Fig. 4.7 shows the flatband voltage variation with PMA temperature. It is observed that after 1000°C anneal, the difference in  $V_{FB}$  between HfErO and control is reduced for both Er concentrations, which is ascribed to the shift of  $V_{FB}$  towards the midgap. This can be explained by localized extrinsic states theory [4], which states that Fermi level pinning due to extrinsic states increases with annealing temperature. It is also observed that the  $\Delta V_{FB}$  due to 1000°C anneal, for HfO<sub>2</sub>, HfErO (30% Er) and HfErO (70% Er) are -0.1 V, 0.02 V, and 0.06 V, respectively. The amount of  $\Delta V_{FB}$  of both HfErO devices is smaller than that of HfO<sub>2</sub>; yet HfErO (70% Er) has larger shift than HfErO (30% Er). This suggests the ratio of Hf and Er should be optimized to minimize the extrinsic states.




**Fig. 4.7.** Flatband voltage variation for TaN gated MOS capacitors with  $HfO_2$  and HfErO dielectrics as a function of PMA temperature.




**Fig. 4.8.** (a) *C-V* curves of the HfErO with 30% Er measured at 10 kHz, 100 kHz and 1 MHz. (b) Hysteresis of MOS capacitors with HfErO (30% Er) dielectric after annealing at 1000  $\mathbb{C}$  for 5 s.

Fig 4.8(a) shows the *C*-*V* curves of HfErO with 30% Er measured at 10 kHz, 100 kHz and 1 MHz. The small dispersion indicates the low interface trap density in the HfErO gate dielectric [14]. Fig 4.8(b) shows a hysteresis (~95 mV) for HfErO film (with 30% Er) after activation annealing at 1000  $\mathbb{C}$  for 5 s. The hysteresis was quantified by the difference in  $V_{\text{FB}}$  during the voltage sweeps without delay time between ±3 V.



**Fig. 4.9.** The relationship between gate leakage current density and EOT for MOS capacitors with  $HfO_2$ , HfLaO and HfErO gate dielectrics and TaN or HfN metal gate. Compared with poly-Si/SiO<sub>2</sub> benchmark at the same EOT, HfErO provides ~4 orders reduction in gate leakage current. HfLaO data is from Ref. [5].


Fig. 4.9 shows that the gate leakage current densities of HfO<sub>2</sub>, HfLaO and HfErO at different EOTs. HfLaO data is from a previously published paper [5], but the PMA was done at a lower temperature of 900°C. The leakage current densities of HfErO locate on almost the same trend line as HfO<sub>2</sub> and HfLaO, and have around 4 orders reduction compared with poly-Si/SiO<sub>2</sub> benchmark, but they are slightly higher than that of HfO<sub>2</sub>. It is shown in Fig. 4.4 and Fig. 4.5 that there is a substantial formation of silicate at the HfErO/Si interface, and the silicate interfacial layer increases leakage current density. This may have caused the increase of leakage current density compared to HfO<sub>2</sub> control.



**Fig. 4.10.**  $V_{\text{FB}}$  vs. EOT plot was used to extract the modulated TaN  $\Phi_{\text{m}}$  in TaN/HfO<sub>2</sub> or TaN/HfErO gate stack by eliminating the effect of fixed oxide charge. The PMA temperature was 1000°C. The p-Si substrate doping was  $6 \times 10^{15}$  cm<sup>-3</sup>.

Effective metal gate work function  $\Phi_m$  was extracted from  $V_{FB}$  vs. EOT plot as shown in Fig. 4.3. The plot rules out the  $V_{FB}$  shift due to fixed charge in oxide. For HfErO with 30% Er after 1000 °C PMA, the extracted  $\Phi_m$  is 4.1 eV, which meets the NMOS requirement. The slope for HfErO is smaller than that for HfO<sub>2</sub> control, which means that the fixed charge density in HfO<sub>2</sub> is reduced with the incorporation of Er. This is similar to the previous published work on HfLaO [5].

Fig. 4.11 shows the cumulative breakdown voltage of 10 nm HfErO with 30% Er. The breakdown voltage ranges from -5 V to -5.8 V. The increase of breakdown voltage with the increasing PMA temperature should be attributed to the growth of the interfacial layer, which increases the dielectric thickness and reduces the E-field. Tight  $V_{BD}$  distributions indicate good HfErO thickness uniformity.



**Fig. 4.11.** Dependence of cumulative probability on breakdown voltage of TaN gated MOS capacitors with HfErO (30% Er).


#### 4.3.3 Dipole Models for Metal Gate Work Function Tunability

As discussed in Chapter 3, interface dipoles induced by intrinsic or extrinsic states at the metal/dielectric interface, lead to shift of flatband voltage and effective gate work function. To provide guidance in choosing the right metal gate/high- $\kappa$  stacks, Wang *et al.* further developed the interface dipole model by adding two factors, electronegativity and oxygen vacancy [15, 16]. Electronegativity is the tendency of an atom in a molecule to attract electrons to it. The atom with a higher electronegativity will always pull the electrons away from the atom that has a lower electronegativity. The difference in electronegativity defines the degree of electron shift. This effect is believed to be the main factor for n-type metal gates, such as TaN. Oxygen vacancy  $V_0$  in dielectric is also believed to induce electron transfer from  $V_0$  to the gate


electrode, which also leads to Fermi level pinning. This effect is obvious on p-type noble metals.

Er has an electronegativity of 1.24 on Pauling scale, which is lower than those of Hf (1.3) and Ta (1.5) [17]. Therefore, for the case of TaN gate, additional electrons transfer from HfO<sub>2</sub> to TaN through the dipole layer would be expected when Er atoms replace Hf atoms close to the interface due to the lower electronegativity of Er atoms. This effect compensates the original electron transfer from TaN to HfO<sub>2</sub> due to Fermi level pinning, resulting in partial release of Fermi level pinning and reduction of TaN effective work function. The corresponding energy band diagram for this case is shown in Fig. 4.12.

Recently, Toriumi and co-workers [18-20] showed by doing a series of alternate depositions that the determining interface in metal gate/high- $\kappa$ /SiO<sub>2</sub> gate stack is not the upper oxide-gate interface but rather the lower high- $\kappa$ /SiO<sub>2</sub> interface at the bottom of the stack. This applies to both La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> capping layers. The effect might be due to the strong reaction of La<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> to form a silicate. Similarly, aluminates are formed by Al<sub>2</sub>O<sub>3</sub>. Although the La<sub>2</sub>O<sub>3</sub> starts as a top layer, the free energy gain of forming the silicate drives diffusion to the bottom layer. However, the mechanism of the interface dipole was not clarified.



**Fig. 4.12.** The effect of an interface dipole layer on TaN  $\Phi_m$  is illustrated in the energy band diagram. The  $\Phi_m$  of TaN is reduced by  $\Delta \Phi_m$  due to the presence of the interface dipole.




**Fig. 4.13.** (a) A schematic showing highly polarized Er-O dipoles at the HfErO/SiO<sub>x</sub> interface. (b)The  $\Phi_m$  of TaN is reduced due to the presence of dipole at the HfErO and SiO<sub>x</sub> interface, which is different from Fig. 4.12.

The dipole layer at high- $\kappa$ /SiO<sub>2</sub> interface is modeled by Lim *et al.* [21], as discussed in Chapter 3. This model can also be used to explain the shift of  $\Phi_m$  of TaN/HfErO stack. Although there is no intentionally-grown SiO<sub>2</sub> below the HfErO, the oxygen rich PDA process could lead to formation of SiO<sub>x</sub> inter-layer (IL) between HfErO and Si substrate. Er reacts with SiO<sub>x</sub> and form highly polarized Er-O bond pointing toward the gate electrode. The existence of Si-O and Er-O-Si bonds has been confirmed by XPS studies (Fig. 4.4 and Fig. 4.5). Thus, a highly polarized Er-O dipole exists between the HfErO gate and SiO<sub>x</sub> interfacial layer. This creates an electric field that modulates the gate work function, as illustrated in Fig. 4.13.

#### 4.4 HfO<sub>2</sub> Incorporated with Other Lanthanoid Elements

Despite the different opinions on the location of the dipoles, the role of electronegativity is a key factor in all kinds of dipoles. Other lanthanoid elements, including Tb, Dy, and Yb, were incorporated into HfO<sub>2</sub> as gate dielectrics. All are lanthanoid elements sharing similar physical and chemical properties with Er. Normalized *C-V* curves for MOS capacitors with these dielectrics and TaN gate electrode are summarized in Fig. 4.14(a). The modulated  $\Phi_m$  values are extracted from  $V_{\text{FB}}$ -EOT plots in Fig. 4.14(b). The results are summarized in Table 4.1. With the incorporation of these low electronegativity lanthanoid elements,  $V_{\text{FB}}$  for TaN/HfO<sub>2</sub> stack obviously shifts negatively and the  $\Phi_m$  shifts to the silicon conduction band edge.



**Fig. 4.14.** (a) *C*-*V* curves of HfO<sub>2</sub> doped by  $Er_2O_3$ ,  $Tb_2O_3$ ,  $Yb_2O_3$  and  $Dy_2O_3$  after 1000 °C anneal. All curves show significant flatband voltage shift towards silicon conduction band. (b)  $V_{FB}$  versus EOT plot was used to extract the TaN  $\Phi_m$  modulated by doping HfO<sub>2</sub> with by  $Er_2O_3$ ,  $Tb_2O_3$ ,  $Yb_2O_3$  and  $Dy_2O_3$ .

**Table 4.1.** Summary of all lanthanoid elements incorporated into  $HfO_2$  for metal gate work function tuning. All elements exhibit low electronegativities. The concentration of each element is derived from XPS measurements. The  $\Phi_m$ , <sub>eff</sub> values are extracted from Fig. 4.14(b).

Incorporated Element	Er	Tb	Yb	Dy
Electronegativity	1.24	1.1	1.1	1.22
Concentration Ln/(Hf+Ln)	30%	27%	17%	21%
$\Phi_{\rm m}, _{\rm eff} ({\rm eV})$	4.10	4.18	4.22	4.24

#### 4.5 Conclusion

In this chapter, a novel method of doping  $HfO_2$  with  $Er_2O_3$  to engineer the  $\Phi_m$  of TaN metal gate was investigated. The doped  $Er_2O_3$  enabled Si conduction bandedge modulation (4.1 eV) of midgap TaN  $\Phi_m$ . Band edge  $\Phi_m$  was retained even after high temperature anneal. A small EOT of 1.15 nm was achieved by HfErO (30% Er).

Er-O-Si Bonding confirmed the formation of erbium silicate at the high- $\kappa$ /Si interface. Interfacial dipole models are investigated to interpret the significant work function shift. The modulation of TaN gate  $\Phi_m$  was attributed to the dipole layers at both the TaN/HfErO and HfErO/Si interface. Similar results are obtained by doping HfO<sub>2</sub> doped by other lanthanoid metal oxides, namely Tb<sub>2</sub>O<sub>3</sub>, Dy<sub>2</sub>O<sub>3</sub>, and Yb<sub>2</sub>O<sub>3</sub>.

#### **References:**

- G. Wilk, R. Wallace, and J. Anthony, "High-κ gate dielectrics: Current status and materials properties considerations," *Journal of Applied Physics*, vol. 89, pp. 5243, 2001.
- S. Samavedam, L. La, P. Tobin, B. White, C. Hobbs, L. Fonseca, A. Demkov,
   J. Schaeffer, E. Luckowski, and A. Martinez, "Fermi level pinning with submonolayer MeO<sub>x</sub> and metal gates," *International Electron Devices Meeting Tech. Dig.*, pp. 307-310, 2003.
- [3] Y. Yeo, T. King, and C. Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology," *Journal of Applied Physics*, vol. 92, pp. 7266, 2002.
- [4] I. De, D. Johri, A. Srivastava, and C. Osburn, "Impact of gate workfunction on device performance at the 50 nm technology node," *Solid State Electronics*, vol. 44, pp. 1077-1080, 2000.
- [5] X. Wang, M. Li, C. Ren, X. Yu, C. Shen, H. Ma, A. Chin, C. Zhu, J. Ning, and
   M. Yu, "Tuning effective metal gate work function by a novel gate dielectric
   HfLaO for nMOSFETs," *IEEE Electron Device Letters*, vol. 27, pp. 31, 2006.
- [6] Y. Zhao, M. Toyama, K. Kita, K. Kyuno, and A. Toriumi, "Moistureabsorption-induced permittivity deterioration and surface roughness enhancement of lanthanum oxide films on silicon," *Applied Physics Letters*, vol. 88, pp. 072904, 2006.
- [7] H. Watanabe, N. Ikarashi, and F. Ito, "La-silicate gate dielectrics fabricated by solid phase reaction between La metal and SiO<sub>2</sub> underlayers," *Applied Physics Letters*, vol. 83, pp. 3546, 2003.
- [8] M. Guittet, J. Crocombette, and M. Gautier-Soyer, "Bonding and XPS chemical shifts in ZrSiO<sub>4</sub> versus SiO<sub>2</sub> and ZrO<sub>2</sub>: Charge transfer and electrostatic effects," *Phys. Rev. B*, vol. 63, pp. 125117, 2001.

- [9] H. Yu, M. Li, B. Cho, C. Yeo, M. Joo, D. Kwong, J. Pan, C. Ang, J. Zheng, and S. Ramanathan, "Energy gap and band alignment for (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> on (100) Si," *Applied Physics Letters*, vol. 81, pp. 376-378, 2002.
- [10] G. Lucovsky, "Electronic structure of high-κ transition-metal and rare-earth gate dielectrics for aggressively-scaled silicon devices," *Proceedings of the International Workshop on Gate Insulator*, pp. 14-15, Tokyo, 2001.
- [11] F. Bell and L. Ley, "Photoemission study of SiO<sub>x</sub> (0 x 2) alloys," *Physical Review B*, vol. 37, pp. 8383-8393, 1988.
- [12] H. Itokawa, T. Maruyama, S. Miyazaki, and M. Hirose, "Determination of Bandgap and Energy Band Alignment for High-Dielectric-Constant Gate Insulators Using High-Resolution X-ray Photoelectron Spectroscopy," *Extended Abstracts of the 1999 Int. conf. Solid State Devices and Materials*, pp. 158-159, 1999.
- [13] T. Pan, C. Chen, W. Yeh, and S. Hou, "Structural and electrical characteristics of thin erbium oxide gate dielectrics," *Applied Physics Letters*, vol. 89, pp. 222912, 2006.
- [14] G. Wilk and R. Wallace, "Electrical properties of hafnium silicate gate dielectrics deposited directly on silicon," *Applied Physics Letters*, vol. 74, pp. 2854, 1999.
- [15] X. Wang, H. Yu, M. Li, C. Zhu, S. Biesemans, A. Chin, Y. Sun, Y. Feng, A. Lim, and Y. Yeo, "Wide V<sub>fb</sub> and V<sub>th</sub> tunability for metal-gated MOS devices with HfLaO gate dielectrics," *IEEE Electron Device Letters*, vol. 28, pp. 258-260, 2007.
- [16] X. Wang, H. Yu, Y. Yeo, M. Li, S. Chang, H. Cho, S. Kubicek, D. Wouters, G. Groeseneken, and S. Biesemans, "Understanding and prediction of EWF modulation induced by various dopants in the gate stack for a gate-first

integration scheme," *Symposium on VLSI Technology Tech. Dig.*, pp. 162-163, 2008.

- [17] D. Lide, "CRC handbook of chemistry and physics: a ready-reference book of chemical and physical data," CRC press, 2004.
- [18] K. Iwamoto, H. Ito, Y. Kamimuta, Y. Watanabe, W. Mizubayashi, S. Migita, Y. Morita, M. Takahashi, H. Ota, and T. Nabatame, "Re-examination of flatband voltage shift for high-k MOS devices," *Symposium on VLSI Technology Tech. Dig.*, pp. 70-71, 2007.
- [19] K. Iwamoto, Y. Kamimuta, A. Ogawa, Y. Watanabe, S. Migita, W. Mizubayashi, Y. Morita, M. Takahashi, H. Ota, and T. Nabatame, "Experimental evidence for the flatband voltage shift of high-k metal-oxide-semiconductor devices due to the dipole formation at the high-κ/SiO<sub>2</sub> interface," *Applied Physics Letters*, vol. 92, pp. 132907, 2008.
- [20] A. Toriumi, K. Kita, K. Tomida, Y. Zhao, J. Widiez, T. Nabatame, H. Ota, and M. Hirose, "Materials science-based device performance engineering for metal gate high-κ CMOS," *International Electron Devices Meeting Tech. Dig.*, pp. 53-56, 2007.
- [21] A. Lim, R. Lee, G. Samudra, D. Kwong, and Y. Yeo, "Novel Rare-Earth Dielectric Interlayers for Wide NMOS Work-Function Tunability in Ni-FUSI Gates," *IEEE Transactions on Electron Devices*, vol. 55, pp. 2370-2377, 2008.

## **Chapter 5**

## Lanthanoid Oxides for Precision RF/Analog MIM Capacitors

#### 5.1 Introduction

Metal-Insulator-Metal (MIM) capacitors occupy substantial areas in integrated circuits for Radio-Frequency (RF) and analog/mixed-signal applications. With the rapid feature size reduction and increased levels of integration to reduce IC fabrication cost, MIM capacitors with higher capacitance densities are required. High capacitance density can be realized by reducing the thickness and/or increasing the permittivity  $\kappa$  of the MIM dielectric material. However, leakage current and reliability issues limit thickness scaling of the MIM dielectric. In addition, there are stringent requirements on the voltage coefficients of capacitance (VCC), including the quadratic VCC ( $\alpha$ ) and the linear VCC ( $\beta$ ), for precision analog circuit applications. According to the International Technology Roadmap for Semiconductors (ITRS) [1], the capacitance density requirement would be 7 fF/µm<sup>2</sup> by 2013, and 10 fF/µm<sup>2</sup> by 2016, while the quadratic VCC should be kept below 100 ppm/V<sup>2</sup> and the leakage current should be below 10<sup>-8</sup> A/cm<sup>2</sup> at room temperature and at maximum supply voltage  $V_{DD}$ . Thus the target is to achieve higher capacitance density while keeping

the VCC and leakage low. High- $\kappa$  dielectrics have been investigated to replace the conventional SiO<sub>2</sub> and SiON in MIM capacitors. Many high- $\kappa$  dielectrics, such as Ta<sub>2</sub>O<sub>5</sub> [2], HfO<sub>2</sub> [3]-[4], TiO<sub>2</sub> [5], Al<sub>2</sub>O<sub>3</sub> [6], Y<sub>2</sub>O<sub>3</sub> [7], as well as different combination of these dielectrics as sandwich or laminate structures, such as Ta<sub>2</sub>O<sub>5</sub>/HfO<sub>2</sub>/Ta<sub>2</sub>O<sub>5</sub> [8], Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> [9], TaZrO [10], PrTiO [11] and HfTbO [12] have been explored to meet the capacitance density and leakage current density requirements. However, most of these high- $\kappa$  dielectrics are found to have large positive quadratic VCCs. As the quadratic VCC usually increases with decreasing MIM dielectric thickness, it is difficult to increase the capacitance density while keeping the quadratic VCC less than 100 ppm/V<sup>2</sup>. Recently, it was reported that adding Tb into HfO<sub>2</sub> could effectively reduce the quadratic VCC [12]. However, there has been little study on binary lanthanoid oxides for MIM capacitors.

In this chapter, we first did a material screening by fabricating MIM capacitors with various lanthanoid oxides, among which  $Sm_2O_3$  and  $Er_2O_3$  stand out as the best candidates. After that the physical and electrical properties of MIM capacitors with  $Sm_2O_3$  and  $Er_2O_3$  dielectrics were carried out systematically. Finally, we demonstrate the use of stacked  $Sm_2O_3/SiO_2$  and  $Er_2O_3/SiO_2$  as the MIM dielectric to further reduce the quadratic VCC to near zero while keeping the capacitance density high and the leakage current density low.

#### 5.2 Device Fabrication and Material Screening

#### 5.2.1 Device Fabrication

MIM capacitors were fabricated on Si wafers covered with a 500 nm thick thermally-grown  $SiO_2$ . A 200 nm thick TaN bottom electrode layer was then

deposited on the  $SiO_2$  layer by reactive sputtering in an Argon/Nitrogen (Ar/N<sub>2</sub>) ambient.

For MIM capacitors with a single-layer dielectric, a  $Sm_2O_3$  film was directly deposited on the TaN bottom electrode with RF power applied on a  $Sm_2O_3$  target at room temperature in Ar ambient. The thickness of the  $Sm_2O_3$  layer deposited ranged from 10 to 30 nm. After dielectric deposition, N<sub>2</sub> plasma treatment was carried out. Post-dielectric deposition annealing (PDA) at 400 °C for 60 s within N<sub>2</sub> ambient (with some trace oxygen) was then performed for all samples. The trace oxygen came from the oxygen gas flow during the purging process in the RTP; the oxygen flow was stopped once the temperature started to ramp up.

While  $Sm_2O_3$  was sputtered from the  $Sm_2O_3$  target,  $Er_2O_3$ ,  $Dy_2O_3$ ,  $La_2O_3$ ,  $Tb_2O_3$ , and  $Yb_2O_3$  were sputtered from metal target by reactive sputtering in  $Ar/O_2$  environment. This made it possible to manipulate the oxygen vacancy in the dielectric by controlling the  $Ar/O_2$  gas flow. Two  $Ar/O_2$  flow rate ratios (27:3 and 28:2) were used, while the total gas flow was fixed at 30 sccm. The PDA processes were all conducted at 400 °C for 60 s. For the ambient in the RTP chamber, other than trace oxygen, two other conditions were used besides the N<sub>2</sub> ambient with trace oxygen. One was pure N<sub>2</sub> without any O<sub>2</sub>, the other was 95% N<sub>2</sub> with 5% O<sub>2</sub>.


Following the oxide deposition and PDA, a 100 nm thick TaN top electrode layer was sputtered, and then patterned using lithography and dry-etch.

The MIM capacitors were characterized using transmission electron microscopy (TEM), X-ray diffraction (XRD), and X-ray photoelectron spectroscopy (XPS). Capacitance and leakage current were measured on  $200 \times 200 \ \mu\text{m}^2$  capacitors using a HP4284A precision LCR meter and a HP4155B semiconductor parameter

analyzer, respectively. The leakage current was measured using long integration time (1 second) with a delay time of 1 second to obtain current in the steady state.


#### 5.2.2 Material Screening

As discussed in the introduction, the target is to find materials with higher capacitance density but lower quadratic VCC. Fig. 5.1 summarizes the best quadratic VCC obtained for each oxide and plotted them versus capacitance density. The black line represents the highest capacitance density for a given  $\alpha$  and is contributed by data points from Sm<sub>2</sub>O<sub>3</sub> and Er<sub>2</sub>O<sub>3</sub>. MIM capacitors with Sm<sub>2</sub>O<sub>3</sub> or Er<sub>2</sub>O<sub>3</sub> dielectric have lowest  $\alpha$  (positive) for a given capacitance density. Dy<sub>2</sub>O<sub>3</sub> and Tb<sub>2</sub>O<sub>3</sub> show small quadratic VCC close to that of Er<sub>2</sub>O<sub>3</sub>. Other oxides show much larger quadratic VCC which make them less preferable for RF/analog applications.



**Fig. 5.1.** Summary of quadratic VCC of MIM capacitors with various lanthanoid oxides, plotted versus capacitance density for all lanthanoid oxide MIM capacitors.

Fig. 5.2 compares the  $\alpha$  of MIM capacitors with a Sm<sub>2</sub>O<sub>3</sub> or Er<sub>2</sub>O<sub>3</sub> dielectric layer obtained in this work with other high- $\kappa$  MIM capacitor reports. At a given capacitance density, MIM capacitors with a Sm<sub>2</sub>O<sub>3</sub> or Er<sub>2</sub>O<sub>3</sub> dielectric are found to have smaller positive  $\alpha$  than most of the other high- $\kappa$  oxides, and have the lowest  $\alpha$ among binary oxides. When compared with the extensively studied HfO<sub>2</sub>, Sm<sub>2</sub>O<sub>3</sub> has smaller  $\alpha$  at the same capacitance density, especially in the region where the capacitance density is larger than 7 fF/ $\mu$ m<sup>2</sup>. This makes Sm<sub>2</sub>O<sub>3</sub> and Er<sub>2</sub>O<sub>3</sub> potential candidates for MIM dielectric in precision analog circuit applications. The preliminary material screening show that Sm<sub>2</sub>O<sub>3</sub> and Er<sub>2</sub>O<sub>3</sub> are better than other lanthanoid oxides and other high- $\kappa$  dielectrics in terms of voltage linearity and capacitance density.




**Fig. 5.2.** The values of  $\alpha$  extracted from MIM capacitors with a single Sm<sub>2</sub>O<sub>3</sub> or Er<sub>2</sub>O<sub>3</sub> dielectric layer in this work are compared with data published in the literature.


#### 5.3 MIM Capacitors with a single layer Sm<sub>2</sub>O<sub>3</sub> dielectric

#### 5.3.1 Physical Characterization

Fig. 5.3 (a) shows a schematic of a MIM capacitor. TEM image in Fig. 5.3 (b) reveals the polycrystalline nature of the  $\text{Sm}_2\text{O}_3$  layer in MIM capacitor with single layer dielectric. Considering the capacitance density of 13.5 fF/µm<sup>2</sup> and physical thickness of 12.5 nm from TEM, the dielectric constant  $\kappa$  of Sm<sub>2</sub>O<sub>3</sub> is calculated to be 19.0. This is within the range of 10 to 30.5 as reported in the literature [13-15]. The  $\kappa$  value of Sm<sub>2</sub>O<sub>3</sub> is also comparable to that of the widely researched HfO<sub>2</sub> (22~25) [16].



**Fig. 5.3.** (a) Schematic of Metal-Insulator-Metal (MIM) capacitor having top and bottom tantalum nitride (TaN) electrodes. (b) In one split, the MIM dielectric is a single  $Sm_2O_3$  layer, as shown in the cross-sectional TEM image.




**Fig. 5.4.** (a) X-ray diffraction (XRD) spectra of as-deposited  $Sm_2O_3$  on TaN, as well as  $Sm_2O_3/TaN$  stack after being annealed at 300 °C and 400 °C. XRD spectrum of an exposed TaN surface is also obtained. As-deposited  $Sm_2O_3$  on TaN is poly-crystalline. (b) XRD spectra of as-deposited  $Sm_2O_3$  on SiO<sub>2</sub>, as well as  $Sm_2O_3/SiO_2$  stack after being annealed at 400 °C. As-deposited  $Sm_2O_3$  on SiO<sub>2</sub> is amorphous.

80 nm Sm<sub>2</sub>O<sub>3</sub> films were prepared for analysis of the crystalline structure using XRD, and were either deposited directly on a 200 nm thick TaN [Fig. 5.4(a)] or on a 500 nm thick amorphous SiO<sub>2</sub> [Fig. 5.4(b)]. Annealing was done at various temperatures before XRD. In Fig. 5.4(a), an XRD plot obtained from a bare TaN surface prior to Sm<sub>2</sub>O<sub>3</sub> deposition shows that the TaN film is poly-crystalline. The asdeposited Sm<sub>2</sub>O<sub>3</sub> film formed on TaN is also poly-crystalline. After being annealed at 300 or at 400  $\mathbb{C}$  [Fig. 5.4(a)], the Sm<sub>2</sub>O<sub>3</sub> peaks did not differ much, indicating the phase and composition were not affected. On the other hand, Sm<sub>2</sub>O<sub>3</sub> film was amorphous when it was first deposited on a SiO<sub>2</sub> surface [Fig. 5.4(b)]. The Sm<sub>2</sub>O<sub>3</sub> film crystallized after being annealed at 400  $\mathbb{C}$ . The crystallization behavior of Sm<sub>2</sub>O<sub>3</sub> appears to be dependent on the substrate material. While the Sm<sub>2</sub>O<sub>3</sub> dielectric thickness used in XRD analysis is thicker than those used in MIM capacitors, the observation of poly-crystalline nature of annealed  $Sm_2O_3$  from XRD analysis is qualitatively consistent with TEM results obtained for thinner films (Fig. 5.3).

Next, we derive the energy band gap  $E_g$  of Sm<sub>2</sub>O<sub>3</sub> from the O 1*s* energy-loss spectra of bulk Sm<sub>2</sub>O<sub>3</sub> film [Fig. 5.5(a)] using the same approach as discussed in Chapter 4. The energy gap for Sm<sub>2</sub>O<sub>3</sub> was obtained to be 5.20 ± 0.10 eV, which is consistent with previously reported value of 5.0 eV [17]. The  $E_g$  of Sm<sub>2</sub>O<sub>3</sub> is seen to be comparable with other commonly used high- $\kappa$  materials such as HfO<sub>2</sub> (5.25 eV) [18] and Gd<sub>2</sub>O<sub>3</sub> (5.5 eV) [17].

The Schottky barrier for electrons  $\Phi_{bn}$  evaluated at the interface between the MIM dielectric and an electrode, i.e. difference between the Fermi level of an electrode and the conduction band of a MIM dielectric, should preferably be large enough for suppression of leakage current. The value of  $\Phi_{bp}$  can be derived from the measured dielectric band gap  $E_g$  and valence band offset  $\Phi_{bp}$  using the relation  $\Phi_{bn} = E_g - \Phi_{bp}$ . The valence band offset of a thin heterostructure can be experimentally determined by a method in which the measured XPS valence band spectrum is deconvoluted into curves of the constituent materials that are separately observed[19, 20]. Fig. 5.5(b) and Fig. 5.5(c) show the deconvolution of the valence-band spectra for 5.0 nm-thick Sm<sub>2</sub>O<sub>3</sub> on TaN and Pt, respectively. The results indicate that the barrier heights for holes are 2.64 eV for TaN, and 2.17 eV for Pt. Using these values and the measured Sm<sub>2</sub>O<sub>3</sub> band gap of 5.20 eV, the electron barrier heights for TaN electrode and Pt electrode are determined to be 2.56 eV and 3.03 eV, respectively. Fig. 5.5(d) summarizes the results obtained. Considering TaN or Pt as possible electrode materials, the larger conduction band offset for a Pt electrode

suggests that the leakage current should be lower. In this work, we use TaN instead of Pt as the electrode due to the ease of etching TaN for electrode definition.




**Fig. 5.5.** (a) Oxygen (O) 1*s* energy-loss spectra obtained from bulk  $Sm_2O_3$  which went through a 400 °C post-deposition anneal (PDA). The energy band gap of  $Sm_2O_3$  is 5.20 eV. (b) Valence-band spectrum for  $Sm_2O_3/TaN$  and the deconvoluted spectra for thick  $Sm_2O_3$  and TaN. (c) Valence-band spectrum for  $Sm_2O_3/Pt$  and the deconvoluted spectra for thick  $Sm_2O_3$  and Pt. (d) Energy-band diagram showing the band alignment for Pt,  $Sm_2O_3$ , and TaN.

#### 5.3.2 Electrical Characterization


VCCs are crucial parameters for MIM capacitor for analog applications, and can be obtained by fitting the measured data with a second order polynomial equation,

$$C(V) = C_0(\alpha V^2 + \beta V + 1), \qquad (5.1)$$

where  $C_0$  is the zero-bias capacitance,  $\alpha$  is the quadratic voltage coefficient of capacitance, and  $\beta$  is the linear voltage coefficient of capacitance. Fig. 5.6(a) shows the bias-dependent normalized capacitance ( $\Delta C/C_0$ ) fitted by eq. (5.1). The fitting procedure extracted the values of  $\alpha$  and  $\beta$ . It is observed that both  $\alpha$  and  $\beta$  decrease with increasing dielectric thickness. The dependence of  $\Delta C/C_0$  on the electric field *E* is shown in Fig. 5.6(b). The curves roughly coincide for Sm<sub>2</sub>O<sub>3</sub> dielectrics with various thicknesses.



**Fig. 5.6.** (a) Voltage-dependent normalized capacitance  $(\Delta C/C_0)$  measured at 100 kHz for MIM capacitors with a single Sm<sub>2</sub>O<sub>3</sub> dielectric layer having a thickness of 17 nm, 23 nm, or 30 nm. By fitting a second-order polynomial equation (solid lines) to the experimental data (plotted in symbols), the quadratic voltage coefficient of capacitance  $\alpha$  and the linear voltage coefficient of capacitance  $\beta$  are obtained. (b) Plot of  $\Delta C/C_0$  versus electric field *E* for the same MIM capacitors in (a).




**Fig. 5.7.** (a) Frequency dependence of  $\alpha$  for MIM capacitors with a single Sm<sub>2</sub>O<sub>3</sub> dielectric layer having a thickness of 17 nm, 23 nm, and 30 nm. The straight lines are a linear fit to the data points on a log-log scale. (b) Thickness dependence of  $\alpha$  at 1 kHz, 10 kHz, and 100 kHz with a linear fit (solid line) in log-log scale to experimental data (symbols).

The effect of the applied frequency f on  $\alpha$  is shown in Fig. 5.7(a). The logarithm of  $\alpha$  [i.e.  $\log(\alpha)$ ] decreases linearly with a logarithmic increase in frequency. The slope of the  $\log(\alpha)$  versus  $\log(f)$  is approximately constant for various MIM dielectric thicknesses. The frequency dependence of  $\alpha$  can be explained as the change of relaxation time with different carrier mobility in insulator [21].

Furthermore,  $\alpha$  is plotted against dielectric thickness in Fig. 5.7(b).  $\alpha$  decreases linearly with increasing dielectric thickness  $t_{ox}$  on a log-log scale, exhibiting a similar slope at various applied frequencies. This reveals that the thickness dependence of  $\alpha$  can be expressed as  $\alpha \propto t_{ox}^{-2.15}$ , which is consistent with Ref. [22]. Nonlinearities of MIM capacitors are typically quadratic in *E*-field, but the coefficient  $\alpha$  is defined with respect to applied voltage. As a result,  $\alpha$  should have a  $1/t_{ox}^2$  dependence on the dielectric thickness [21]. Interfacial layer between the

electrode and dielectric, and the thickness dependence of refractive index both lead to imperfections in the  $1/t_{ax}^2$  scaling factor [21].

Fig. 5.8 shows the leakage current density *J* for MIM capacitors having  $Sm_2O_3$  dielectric with various thicknesses at room temperature. The leakage currents at +3.3 V and -3.3 V are above  $10^{-7}$  A/cm<sup>2</sup>. The *J-V* curve becomes asymmetric at higher bias, indicating that the capacitor may be physically asymmetric, i.e. electrode-dielectric interface quality is different for the bottom and top interfaces. It is conceivable that the bottom interface is of a poorer quality than the top interface, considering that plasma nitridation before PDA helped enhance the quality of top TaN-Sm<sub>2</sub>O<sub>3</sub> interface and that the bottom Sm<sub>2</sub>O<sub>3</sub>-TaN interface experienced a higher thermal budget (e.g. an additional PDA at 400 °C) which may lead to interfacial reaction. This possibly explains the higher leakage at large positive bias where electron injection occurs from the bottom electrode.




**Fig. 5.8.** Room temperature *J*-*V* characteristics of MIM capacitors with a single  $Sm_2O_3$  dielectric layer having a thickness of 17 nm, 23 nm, and 30 nm.


## 5.4 MIM Capacitors with a single layer Er<sub>2</sub>O<sub>3</sub> dielectric

## 5.4.1 Physical Characterization


Fig. 5.9(a) shows a cross-section of a typical MIM capacitor. A TEM image of a MIM capacitor with a single  $\text{Er}_2\text{O}_3$  dielectric is shown in Fig. 5.9(b). It should be noted that the  $\text{Er}_2\text{O}_3$  layer is poly-crystalline in Fig. 5.9(b). This capacitor has a capacitance density of 8.7 fF/ $\mu$ m<sup>2</sup>. Together with the physical thickness from TEM, the dielectric constant of  $\text{Er}_2\text{O}_3$  is calculated to be 19.7. The  $\kappa$  value of  $\text{Er}_2\text{O}_3$  is slightly higher than that of  $\text{Sm}_2\text{O}_3$  (19).



**Fig. 5.9.** (a) Schematic of Metal-Insulator-Metal (MIM) capacitor having top and bottom tantalum nitride (TaN) electrodes. (b) In one split, the MIM dielectric is a single  $\text{Er}_2\text{O}_3$  layer, as shown in the cross-sectional transmission electron microscopy (TEM) image.



**Fig. 5.10.** XRD spectra of  $Er_2O_3$  on  $SiO_2$  and TaN, after being annealed at 400 °C. XRD spectrum of an exposed TaN surface is also obtained. The  $Er_2O_3$  films are polycrystalline.



**Fig. 5.11.** (a) Oxygen (O) 1*s* energy-loss spectra obtained from bulk  $Er_2O_3$  which went through a 400 °C post-deposition anneal (PDA). The energy band gap of  $Er_2O_3$  is 5.33 eV. (b) Valence-band spectrum for  $Er_2O_3/TaN$  and the deconvoluted spectra for  $Er_2O_3$  and TaN.


50 nm  $\text{Er}_2\text{O}_3$  films were prepared for analysis of the crystalline structure using XRD as shown in Fig. 5.10. The 50 nm  $\text{Er}_2\text{O}_3$  films were either deposited directly on a 200 nm thick TaN or on a 500 nm thick amorphous SiO<sub>2</sub>, and annealed at 400 °C before XRD analysis. The  $\text{Er}_2\text{O}_3$  peaks did not differ much for TaN and SiO<sub>2</sub> substrates, indicating the phase and composition were not affected by substrate materials.

Next, we derive the energy band gap  $E_g$  of  $\text{Er}_2\text{O}_3$  from the O 1*s* energy-loss spectra of bulk  $\text{Er}_2\text{O}_3$  film, as shown in Fig. 5.11(a). Taking the similar approach as in section 5.3.1, the energy gap for  $\text{Er}_2\text{O}_3$  was obtained to be 5.33 ±0.10 eV, which is consistent with a previously reported value of 4.9 to 5.5 eV [17]. The  $E_g$  of  $\text{Er}_2\text{O}_3$  is seen to be comparable with other commonly used high- $\kappa$  materials such as HfO<sub>2</sub> (5.25 eV) [18], Gd<sub>2</sub>O<sub>3</sub> (5.5 eV) [17], and the previously discussed Sm<sub>2</sub>O<sub>3</sub> (5.2 eV).

 $\Phi_{bn}$  and  $\Phi_{bp}$  are derived from XPS spectra. Fig. 5.11(b) shows the deconvolution of the valence-band spectra for 4.0 nm-thick Er<sub>2</sub>O<sub>3</sub> on TaN. The results indicate that the barrier height for holes is 2.50 eV for TaN. Using this value and the measured Er<sub>2</sub>O<sub>3</sub> band gap of 5.33 eV, the electron barrier height for TaN electrode is determined to be 2.83 eV.


#### 5.4.2 Electrical Characterization

The ambient oxygen concentrations during the deposition and the PDA process were varied to find the optimal condition for  $\text{Er}_2\text{O}_3$  formation. Fig. 5.12 shows the capacitance obtained at the different PDA conditions. For the capacitor with 10 nm  $\text{Er}_2\text{O}_3$ , the capacitance density drops significantly with increased  $\text{O}_2$  flow in PDA process. However, the capacitance only drops slightly for 20 nm sample, and remains constant for the 30 nm one. The deceased capacitance with increased oxygen in the PDA ambient is possibly due to the oxidation of the bottom TaN electrode, which forms another layer of oxide and decreases the capacitance density. Thicker  $\text{Er}_2\text{O}_3$  serves as an oxygen barrier for the bottom electrode.




**Fig. 5.12.** The change of capacitance densities as a function of oxygen concentration in PDA ambient. The increased oxygen concentration has a larger impact on 10 nm  $\text{Er}_2\text{O}_3$  than that on 20 nm and 30 nm  $\text{Er}_2\text{O}_3$ .

Fig. 5.13(a) demonstrates typical *C-V* curves of MIM capacitors with 10 nm  $Er_2O_3$  deposited in 27-sccm Ar/3-sccm  $O_2$ . The quadratic VCC  $\alpha$  and linear VCC  $\beta$  are extracted by equation (5.1). It is obvious that the split with  $Er_2O_3$  annealed in trace  $O_2$  has the smallest  $\alpha$ . Furthermore, we plot  $\alpha$  versus dielectric thickness in Fig. 5.13(b). It is found that  $\alpha$  linearly decreases with increasing dielectric thickness  $t_{ox}$  on a log-log scale. The fitted slopes are all around 2. The slope (s) indicates that the thickness dependence of  $\alpha$  can be expressed as  $\alpha \propto t_{ox}^s$ . The small difference between the slopes of the three PDA conditions are probably due to the interfacial layer between the electrode and dielectric, and different oxygen vacancy concentrations, which lead to imperfections in the  $1/t_{ox}^2$  scaling factor [21].



**Fig. 5.13.** (a) Voltage-dependant normalized capacitance ( $\Delta C/C_0$ ) measured at 100 kHz for MIM capacitors with a single 10 nm Er<sub>2</sub>O<sub>3</sub> dielectric layer annealed in different oxygen concentrations. By fitting a second-order polynomial equation (solid lines) to the experimental data (plotted in symbols), the quadratic voltage coefficient of capacitance  $\alpha$  and the linear voltage coefficient of capacitance  $\beta$  are obtained. (b) Thickness dependence of  $\alpha$  with a linear fit (solid line) in log-log scale to experimental data (symbols).




**Fig. 5.14.** (a) Quadratic VCC  $\alpha$  as a function of oxygen concentration in PDA ambient. The solid symbols represent MIM capacitors with Er<sub>2</sub>O<sub>3</sub> deposited in 27-sccm Ar/3-sccm O<sub>2</sub> during the PVD; the open symbols represent MIM capacitors with Er<sub>2</sub>O<sub>3</sub> deposited in 28-sccm Ar/2-sccm O<sub>2</sub> during the PVD. (b) Linear VCC  $\beta$  as a function of oxygen concentration in PDA ambient.

Fig. 5.14(a) summarizes the change of  $\alpha$  values obtained. The capacitor with Er<sub>2</sub>O<sub>3</sub> sputtered in 28-sccm Ar/2-sccm O<sub>2</sub> exhibits significantly higher  $\alpha$  comparing to that with Er<sub>2</sub>O<sub>3</sub> sputtered in 3 sccm O<sub>2</sub>, although their Er<sub>2</sub>O<sub>3</sub> thicknesses and capacitance densities are almost the same. Lower concentration of O<sub>2</sub> during the deposition may have caused high density oxygen vacancies in the oxide, which was not effectively rehabilitated by the low temperature PDA process. For each thickness, capacitors annealed in trace O<sub>2</sub> ambient demonstrate smaller  $\alpha$  than the other two PDA conditions. This effect is more pronounced on thinner Er<sub>2</sub>O<sub>3</sub>. This implies that a proper amount of O<sub>2</sub> in PDA process is helpful for higher quality Er<sub>2</sub>O<sub>3</sub> with less trapping charges and defects; but excess O<sub>2</sub> increases the  $\alpha$ . It is known that Ta<sub>2</sub>O<sub>5</sub> has a large quadratic VCC [8]. The excess oxygen penetrates to the bottom electrode and

forms a thin Ta<sub>2</sub>O<sub>5</sub> layer; the degraded interface leads to charge trapping and double layer-capacitance, and consequently increases  $\alpha$ . Due to the large  $\alpha$  value, we do not further characterize the samples deposited in 28-sccm Ar/2-sccm O<sub>2</sub> in the rest of the paper.

Linear VCC  $\beta$  values are summarized in Fig. 5.14(b).  $\beta$  is related to asymmetric device structure or process.  $\beta$  reduces with increased oxygen concentration during PDA. This is also related to the bottom interface. During the annealing, the oxygen penetrates from top surface of Er<sub>2</sub>O<sub>3</sub> to the bottom interface. If there is not enough oxygen, the bottom interface would have more oxygen vacancies than the top surface. This effect is less pronounced for thicker oxides because oxygen has less influence on the bottom interface due to the thick oxide barrier.




**Fig. 5.15.** (a) Effect of oxygen concentration during PDA on *J-V* characteristics of MIM capacitors with 20-nm single  $\text{Er}_2\text{O}_3$  dielectric layer; (b) Comparison of *J-V* characteristics of MIM capacitors with a single  $\text{Er}_2\text{O}_3$  dielectric layer having a thickness of 10, 20 and 30 nm with a PDA in trace oxygen.


Fig. 5.15(a) shows the dependence of leakage current density *J* on voltage at room temperature for MIM capacitors having 20-nm  $\text{Er}_2\text{O}_3$  dielectric with various annealing conditions. *J* is at the order of  $10^{-8}$  A/cm<sup>2</sup> at  $\pm 3.3$  V bias for all the 3 different annealing conditions. The capacitor with  $\text{Er}_2\text{O}_3$  annealed in trace  $\text{O}_2$  during PDA has a smaller *J* than the other two. *J*-*V* curve becomes asymmetric at higher bias, indicating that the MIM capacitor is physically asymmetric, i.e. bottom and top interfaces are different. Fig. 5.15(b) shows the leakage current density for MIM capacitors with 10 nm, 20 nm and 30 nm  $\text{Er}_2\text{O}_3$  deposited in 27-sccm Ar/3-sccm O<sub>2</sub> and annealed in trace O<sub>2</sub>.

For application in precision analog circuits, quadratic VCC and leakage current are the two key factors and must be kept as small as possible. Considering the results discussed above, we decided the optimized process condition for  $Er_2O_3$ deposition to be: 27-sccm Ar/3-sccm  $O_2$  flow during reactive sputtering and trace  $O_2$ in PDA process. The following characterizations were all performed on devices formed with this process condition.

Fig. 5.16 shows the capacitance densities and loss tangent (1/Q factor) of Er<sub>2</sub>O<sub>3</sub> MIM capacitors, as a function of frequency measured at zero DC bias. The capacitance density almost remains the same for all the three thicknesses. This indicates that the cut-off frequency  $f_c$  is lower than 1 kHz at zero bias. The cut-off frequency  $f_c$  is related to the relaxation time of the dielectric [23, 24]. The loss tangent increases from ~10<sup>-4</sup> at 1 kHz to ~10<sup>-2</sup> at 100 kHz for all samples. A lower loss tangent is preferred for less energy loss.



**Fig. 5.16.** Frequency dependence of capacitance density and frequency dispersion of loss tangent (1/Q factor) for MIM capacitors with a single  $\text{Er}_2\text{O}_3$  dielectric layer having a thickness of 10 nm, 20 nm, and 30 nm. The open symbols represents capacitance density; while the solid symbols represent the loss tangent.



**Fig. 5.17.** (a) Frequency dependence of  $\alpha$  for MIM capacitors with a single Er<sub>2</sub>O<sub>3</sub> dielectric layer having a thickness of 10 nm, 20 nm, and 30 nm, annealed in trace O<sub>2</sub>. The straight lines are a linear fit to the data points on a log-log scale. (b) Frequency dependence of  $\beta$  for MIM capacitors with a single Er<sub>2</sub>O<sub>3</sub> dielectric layer having a thickness of 10 nm, 20 nm, and 30 nm, annealed in trace O<sub>2</sub>.

The frequency dispersion of  $\alpha$  and  $\beta$  are shown in Fig. 5.16. The logarithm of  $\alpha$  [i.e.  $\log(\alpha)$ ] decreases linearly with a logarithmic increase in frequency. The frequency dependence of  $\alpha$  can be explained as the change of relaxation time with different carrier mobility in insulator [21]. The slope for 20 nm and 30 nm Er<sub>2</sub>O<sub>3</sub> MIM capacitors are close to each other, but both are much smaller than that of the 10 nm one. The linear VCC ( $\beta$ ) decreases with increasing frequency for 20 nm and 30 nm Er<sub>2</sub>O<sub>3</sub> capacitors, but increases for the 10 nm split. The inconsistent behavior of the 10 nm sample should be due to the interfacial layer at the bottom interface.

## 5.5 Further Reduction of quadratic VCC by stacking with SiO<sub>2</sub>

## 5.5.1 Device Structure and Cancelling Effect

Although Sm<sub>2</sub>O<sub>3</sub> and Er<sub>2</sub>O<sub>3</sub> show lower quadratic VCCs than most of other high- $\kappa$  dielectrics, further improvement is needed to meet the requirement specified by ITRS (< 100). It has been demonstrated that VCC values can be actively engineered and virtually zero VCC can be achieved without a significant decrease of capacitance density, by using a stacked insulator structure of high- $\kappa$  and SiO<sub>2</sub> dielectrics [25]. Such "canceling effect" was successfully demonstrated in HfO<sub>2</sub>/SiO<sub>2</sub> MIM capacitors with a capacitance density of around 6 fF/ $\mu$ m<sup>2</sup> and a quadratic VCC  $\alpha$ of 14 ppm/V<sup>2</sup> [25]. Fig. 5.18 shows the cross sectional schematics of an MIM capacitor with two layers of stacked dielectrics.

According to the theory of "cancelling effect", the ratio of EOT of each dielectric layer to the whole EOT of stacked dielectrics plays a significant role in determining the effective value of  $\alpha$  [25]. For a dual layer dielectric stack, i.e. s

structure, the relationship between  $\alpha$  and the thicknesses of the constituent dielectrics is given by [25]:


$$\alpha = \delta_1^3 \alpha_1 + \delta_2^3 \alpha_2 \tag{5.2}$$

$$\beta = \delta_1^2 \beta_1 + \delta_2^2 \beta_2 \tag{5.3}$$


$$\delta_i = \frac{EOT_i}{EOT_{total}}, i = 1, 2 \tag{5.4}$$

where  $EOT_i$  is the EOT of the *i*<sup>th</sup> layer, and  $EOT_{total}$  is the EOT of the entire dielectric stack. The  $\alpha$  values of both dielectrics at each thickness are derived from data from MIM capacitors with a single Sm<sub>2</sub>O<sub>3</sub> layer or a single SiO<sub>2</sub> layer. Simulation results showing the relation between  $\alpha$  of a Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> stack with the thicknesses of each layer is given in Fig. 5.19. The region between the two dashed lines is where  $\alpha$  is within ±100 ppm/V<sup>2</sup>, a target for our MIM dielectric design. As the Sm<sub>2</sub>O<sub>3</sub> layer thickness is reduced, the curve runs through the target region in Fig. 5.19 over a narrower range of SiO<sub>2</sub> thicknesses. If we use a thinner Sm<sub>2</sub>O<sub>3</sub> layer, a more precise SiO<sub>2</sub> thickness control is needed to attain an  $\alpha$  within ±100 ppm/V<sup>2</sup>. The simulation, however, ignores process and structural differences between capacitors with single layer or laminate dielectrics. It only provides a rough guideline for thickness combinations (gray region) to be explored in the experiment.

During the fabrication of MIM capacitors with two layers of dielectrics,  $SiO_2$  was deposited by Plasma-enhanced chemical vapor deposition (PECVD) on the bottom TaN at 350 °C. The tool used for  $SiO_2$  deposition was an Applied Materials Centura-5200. Other processes were the same as that of MIM capacitors with single layer dielectric discussed in section 5.2.1.



**Fig. 5.18.** Cross sectional schematics of an MIM capacitor with stacked dielectrics. When two different capacitors are connected in series, voltages divided in the stack decide the voltage linearity of the capacitance of the stack.



**Fig. 5.19.** Simulated  $\alpha$  versus SiO<sub>2</sub> thickness plot for different Sm<sub>2</sub>O<sub>3</sub> thicknesses from 3 to 12 nm. The value of  $\alpha$  should preferably be within ±100 ppm/V<sup>2</sup>, as indicated by the horizontal dashed lines. The choice of SiO<sub>2</sub> and Sm<sub>2</sub>O<sub>3</sub> thicknesses should preferably be in the target region where  $\alpha$  is small and relatively insensitive to a variation in the thickness of SiO<sub>2</sub>. The gray region shows the range of thicknesses of SiO<sub>2</sub> and Sm<sub>2</sub>O<sub>3</sub> to be selected in our experiment.

#### 5.5.2 MIM Capacitors with Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> dielectric stack


MIM capacitors with  $\text{Sm}_2\text{O}_3/\text{SiO}_2$  laminated dielectric having SiO<sub>2</sub> thickness varying from 2.8 to 7 nm and  $\text{Sm}_2\text{O}_3$  thickness varying from 6.5 to 10 nm were fabricated to investigate the "cancelling effect" of SiO<sub>2</sub> (or Sm<sub>2</sub>O<sub>3</sub>) in Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>. The split table is shown in Table 5.1, corresponding to the gray region in Fig. 5.19. Table 5.1 also shows the measured capacitance density of each split.

Fig. 5.20 shows the cross sectional TEM image of an MIM capacitor with  $Sm_2O_3$  on top of SiO<sub>2</sub>. Poly-crystalline  $Sm_2O_3$  was formed on amorphous SiO<sub>2</sub>. There is a 1.8 nm interfacial layer between SiO<sub>2</sub> and TaN electrode.


Fig. 5.21 shows the normalized *C-V* curves of the MIM capacitors with 8.5 nm thick  $Sm_2O_3$  on various thicknesses of  $SiO_2$  underlying layer. The quadratic VCC is improved with the introduction of  $SiO_2$  under-layer. In fact, for larger  $SiO_2$  thicknesses used, e.g. 7 nm, the quadratic VCC actually turns negative. The asymmetric *C-V* curves in Fig. 5.22 indicate a non-zero linear VCC  $\beta$ , and that is a direct consequence of the asymmetric device structure, which leads to different interface band alignments and trap densities at the top and the bottom electrode-dielectric interfaces of the MIM capacitor.

SiO <sub>2</sub>	Sm <sub>2</sub> O <sub>3</sub> Thickness							
Thickness	6.5 nm	7.5 nm	8.5 nm	10 nm				
2.8 nm	9.8 fF/μm <sup>2</sup>	9.0 fF/ $\mu$ m <sup>2</sup>	$8.0 \text{ fF}/\mu\text{m}^2$	7.4 fF/ $\mu$ m <sup>2</sup>				
3.5 nm	$8.3 \text{ fF}/\mu\text{m}^2$	$7.8 \text{ fF}/\mu\text{m}^2$	$7.2 \text{ fF}/\mu\text{m}^2$	$6.7 \text{ fF}/\mu\text{m}^2$				
3.8 nm	$7.9 \text{ fF}/\mu\text{m}^2$	$7.3 \text{ fF}/\mu\text{m}^2$	$6.9 \text{ fF}/\mu\text{m}^2$	$6.4 \ fF/\mu m^2$				
4.8 nm	$6.8 \text{ fF}/\mu\text{m}^2$	$6.4 \text{ fF}/\mu\text{m}^2$	$6.2 \text{ fF}/\mu\text{m}^2$	$5.6 \text{ fF}/\mu\text{m}^2$				
7.0 nm	$4.9 \text{ fF}/\mu\text{m}^2$	$4.8~fF/\mu m^2$	$4.5~\mathrm{fF}/\mathrm{\mu m}^2$	$4.4~fF/\mu m^2$				


**Table 5.1.** Split table for MIM capacitors with  $Sm_2O_3$ -on-SiO<sub>2</sub> laminate dielectric, showing the thicknesses of  $Sm_2O_3$  and SiO<sub>2</sub> used in each split and the capacitance density measured.



**Fig. 5.20.** The left figure shows a  $Sm_2O_3$  layer formed on a  $SiO_2$  layer as the dielectric in a MIM capacitor with TaN electrodes. A high resolution TEM image is given on the right, clearly showing the presence of an interfacial layer (IL) between  $SiO_2$  and the TaN bottom electrode.




**Fig. 5.21.** Normalized *C-V* curves of  $Sm_2O_3/SiO_2$  MIM capacitors with  $Sm_2O_3$  fixed at 8.5 nm while varying SiO<sub>2</sub> thickness from 2.8 nm to 7 nm. Curvature of *C-V* curves changes from positive to negative as the SiO<sub>2</sub> thickness is increased.




**Fig. 5.22.** (a) Quadratic VCC ( $\alpha$  value) versus the thickness of SiO<sub>2</sub> with varying the thickness of SiO<sub>2</sub> and Sm<sub>2</sub>O<sub>3</sub>. (b) Linear VCC ( $\beta$  value) versus the thickness of SiO<sub>2</sub> with varying the thickness of SiO<sub>2</sub> and Sm<sub>2</sub>O<sub>3</sub>. Both  $\alpha$  value and  $\beta$  value can be modulated by increasing the thickness of SiO<sub>2</sub> layer. Near zero  $\alpha$  value can be obtained by optimizing the EOT ratio of SiO<sub>2</sub> to Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> stack.

Fig. 5.22(a) summarizes the measured  $\alpha$  of Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> dielectric stacks versus varying SiO<sub>2</sub> thickness (from 2.8 nm to 7 nm) at different Sm<sub>2</sub>O<sub>3</sub> thicknesses (6.5 nm, 7.5 nm, 8.5 nm and 10 nm). For each Sm<sub>2</sub>O<sub>3</sub> thickness, the capacitance density of Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> MIM capacitors decreases with increasing SiO<sub>2</sub> thickness. Consequently,  $\alpha$  is effectively modulated from positive to negative values because of the increasing of ratio of the SiO<sub>2</sub> thickness to the total thickness of the Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> stack. High capacitance densities of 7.3 fF/µm<sup>2</sup> and 7.9 fF/µm<sup>2</sup> with  $\alpha$  of -46 ppm/V<sup>2</sup> and -56 ppm/V<sup>2</sup> were successfully demonstrated using Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> thickness of 6.5 nm/3.8 nm and 7.5 nm/3.8 nm, respectively. Furthermore, from the change of  $\alpha$  with capacitance density, it is possible to achieve capacitance density of over 8 fF/µm<sup>2</sup> and  $\alpha$  of near zero ppm/V<sup>2</sup> by optimizing the ratio of SiO<sub>2</sub> thickness to EOT of the dielectric stack. The above experimental results satisfy the requirements of MIM capacitors for precision analog circuit applications until year 2013. The modulation of linear VCC  $\beta$  due to a varying SiO<sub>2</sub> thickness in a Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> dielectric is summarized in Fig. 5.22(b).  $\beta$  is reduced with an increase in the SiO<sub>2</sub> thickness.


The effect of the measurement frequency on  $\alpha$  is depicted in Fig. 5.23. It can be observed that the logarithm of  $\alpha$  [log( $\alpha$ )] decreases linearly with a logarithmic increase in frequency. This is similar to the behavior of MIM capacitors with a single Sm<sub>2</sub>O<sub>3</sub> dielectric in Fig. 5.7(a).



**Fig. 5.23.** Frequency dependence of  $\alpha$  for the Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> MIM capacitors with Sm<sub>2</sub>O<sub>3</sub> fixed at 7.5 nm while varying SiO<sub>2</sub> thickness from 2.8 nm to 4.8 nm.



**Fig. 5.24.** (a) *J-V* characteristics of  $Sm_2O_3/SiO_2$  MIM capacitors with 3 different thickness combinations at room temperature; (b) *J-V* characteristics of  $Sm_2O_3/SiO_2$  MIM capacitors with 8.5 nm  $Sm_2O_3$  and 3.5 nm  $SiO_2$  measured at different temperatures (27-120 °C).



**Fig. 5.25.** (a) Plot of  $\ln(J/E)$  versus  $E^{1/2}$  as a function of temperature together with the linear fitting for the leakage current at high positive bias; (b) Plot of  $\ln(J)$  versus  $E^{1/2}$  as a function of temperature at low bias.

Fig. 5.24(a) shows the dependence of leakage on various  $\text{Sm}_2\text{O}_3/\text{SiO}_2$ thickness combinations at room temperature. The leakage current density at 3.3 V are  $1.86 \times 10^{-7} \text{ A/cm}^2$ ,  $1.03 \times 10^{-7} \text{ A/cm}^2$ , and  $6.48 \times 10^{-8} \text{ A/cm}^2$ , for  $\text{Sm}_2\text{O}_3/\text{SiO}_2$  thicknesses of 8.5 nm/3.5 nm, 6.5 nm/3.8 nm, and 8.5 nm/3.8 nm, respectively. Further evaluation of the leakage characteristics of the laminate MIM capacitors involves *J-V* characterization at the maximum operating temperature of 120 °C. Fig. 5.25(b) shows the *J-V* curves for the laminate capacitors with 8.5 nm  $\text{Sm}_2\text{O}_3$  on 3.5 nm  $\text{SiO}_2$ measured from room temperature to 120 °C.


The *J*-*V* characteristics exhibit two distinct regions under positive bias. One is the low bias region (typically from 0 to 2.5 V) where the leakage current increases gradually with the applied voltage; the other is the high bias region (> 2.5V) where the leakage current increases more sensitively with increase in the applied voltage. The phenomena reflect different current transport mechanisms. For the negative bias, the rapid increase in current with increasing voltage does not appear until -3.5 V. It is believed that the Poole-Frenkel (P-F) emission is due to field-enhanced thermal excitation of trapped electrons. The conduction process at high bias in Fig. 5.24 (a) is likely dominated by P-F emission. To further verify the possible effect,  $\ln(J/E)$  versus  $E^{1/2}$  is plotted in Fig. 5.25(a) at different temperatures for high positive bias. On the other hand,  $\ln(J)$  versus  $E^{1/2}$  is also plotted in Fig. 5.25(b) for both positive and negative biases. The leakage currents at low bias voltage show obvious temperature dependence, indicating that the leakage current at low electric field is likely due to Schottky emission.

The J-V curves in Fig. 5.24(b) are asymmetric at the measurement temperatures shown. This asymmetry in leakage current density may be contributed by interfacial charge which could be different for positive and negative biases. A


classic model to explain the current transport mechanism in a bilayer capacitor involves the Maxwell-Wagner polarization [26, 27]. This phenomenon occurs when a bias is applied across a capacitor with two dielectric layers having different conductivities, leading to a discontinuity in current densities at the interface of the two layers and interfacial charge accumulation until, in steady state, the same current density is established through both layers. Other than the interfacial charge, the space charge in the bulk of dielectric also affects the electric field in the capacitor dielectric layers [26]. The different barrier heights at top and bottom interfaces, may also contribute to different conductivities.

Fig. 5.26 plots the breakdown voltage distribution for various capacitors with different  $Sm_2O_3$  thicknesses stacked on a 3.8 nm  $SiO_2$ . The median breakdown voltages of MIM capacitors with 6.5 nm, 7.5 nm, and 8.5 nm  $Sm_2O_3$  are equal to 6.2 V, 7.0 V, and 7.5 V, respectively, i.e. the corresponding breakdown field is about 6 MV/cm.


The compensation effect is also found in Temperature Coefficient of Capacitance (TCC), which is another important parameter for precision MIM capacitors. The cancelling-out between positive value of TCC in  $\text{Sm}_2\text{O}_3$  and negative TCC in  $\text{SiO}_2$  is clearly seen in Fig. 5.27. The TCC values are 65 ppm/°C, 50 ppm/°C and 28 ppm/°C for for 8.5 nm, 7.5 nm and 6.5 nm  $\text{Sm}_2\text{O}_3$  stacked with 3.5 nm  $\text{SiO}_2$ , respectively. These values are smaller than those reported for HfO<sub>2</sub>/SiO<sub>2</sub> stack [25].



**Fig. 5.26.** Cumulative percentage for breakdown voltage of the MIM capacitors with various different  $Sm_2O_3$  thicknesses formed on a 3.8 nm SiO<sub>2</sub> layer.



**Fig. 5.27.** Adding SiO<sub>2</sub> layer improves the TCC of  $Sm_2O_3$  MIM capacitors by the canceling effect due to the negative TCC of SiO<sub>2</sub> MIM capacitors.



**Fig. 5.28.** A comparison of MIM capacitors with a single layer  $Sm_2O_3$  dielectric and a  $Sm_2O_3/SiO_2$  dielectric stack. The lowest values for  $\alpha$  can be achieved at various capacitance densities by exploiting the canceling effect in the  $Sm_2O_3/SiO_2$  dielectric stack.

Fig. 5.28 summarizes best values of  $\alpha$  achieved at various capacitance densities in this experiment. By adding an underlying SiO<sub>2</sub> layer to Sm<sub>2</sub>O<sub>3</sub>, we shift  $\alpha$  to smaller value, along with increased capacitance density.

### 5.5.3 MIM Capacitors with Er<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> dielectric stack

MIM capacitors with  $Er_2O_3/SiO_2$  laminated dielectric having fixed SiO<sub>2</sub> thickness of 3 nm and Sm<sub>2</sub>O<sub>3</sub> thickness varying from 6 to 8 nm were fabricated to investigate the "cancelling effect" of SiO<sub>2</sub> (or Sm<sub>2</sub>O<sub>3</sub>) in  $Er_2O_3/SiO_2$ .


Fig. 5.29 shows the normalized *C*-*V* curves of the MIM capacitors with  $Er_2O_3/SiO_2$  dielectric stacks, in comparison with MIM capacitors single layer  $Er_2O_3$  or SiO<sub>2</sub>. The quadratic VCC is significantly improved by the cancelling effect. With the

Er<sub>2</sub>O<sub>3</sub> thickness increases from 6 nm to 8 nm, the quadratic VCC  $\alpha$  increases from negative to positive. The smallest  $\alpha$  is obtained with 7 nm Er<sub>2</sub>O<sub>3</sub>. The asymmetric *C-V* curves in Fig. 5.29 indicate a non-zero linear VCC  $\beta$ , and that is a direct consequence of the asymmetric device structure, which leads to different interface band alignments and trap densities at the top and the bottom electrode-dielectric interfaces of the MIM capacitor. The capacitance densities achieved are 7.95 fF/µm<sup>2</sup>, 8,14 fF/µm<sup>2</sup> and 9.44 fF/µm<sup>2</sup> for 3 nm SiO<sub>2</sub> stacked with 8 nm, 7 nm and 6 nm Er<sub>2</sub>O<sub>3</sub>, respectively.

The effect of the measurement frequency on  $\alpha$  is depicted in Fig. 5.30. The  $\alpha$  decreases with a logarithmic increase in frequency. This is consistent with the behavior of MIM capacitors with stacked Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> dielectric in Fig. 5.23.

Fig. 5.31 shows the leakage characteristics of the laminate MIM capacitors with three different thickness combinations at room temperature. The leakage current density at +3.3 V are  $7.06 \times 10^{-7}$  A/cm<sup>2</sup>,  $3.36 \times 10^{-7}$  A/cm<sup>2</sup>, and  $1.62 \times 10^{-7}$  A/cm<sup>2</sup>, respectively, for the splits with Er<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> thicknesses of 6 nm/3 nm, 7 nm/3 nm, and 8 nm/3 nm. The *J-V* curves are asymmetric for all the three splits. Due to the asymmetric structure, the charge trapping situations are different for positive and negative biases. This would affect the electric field distributions and consequently lead to different leakage current densities for positive and negative biases.

The cancelling-out between positive value of TCC in  $\text{Er}_2O_3$  and negative TCC in SiO<sub>2</sub> is clearly seen in Fig. 5.32. The TCC values are 64 ppm/°C, 48 ppm/°C and 35 ppm/°C for for 8 nm, 7 nm and 6 nm  $\text{Er}_2O_3$  stacked with 3 nm SiO<sub>2</sub>, respectively. These values are smaller than those reported for HfO<sub>2</sub>/SiO<sub>2</sub> stack [25], and the capacitance densities are higher.



**Fig. 5.29.** Normalized *C-V* curves of  $\text{Er}_2\text{O}_3/\text{SiO}_2$  stack MIM capacitors. Curvature of *C-V* curves changes from negative to positive as the  $\text{Er}_2\text{O}_3$  thickness is increased.






Fig. 5.30. Frequency dependence of  $\alpha$  for MIM capacitors with different Er<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> stacks.




**Fig. 5.31.** *J-V* characteristic of  $\text{Er}_2\text{O}_3/\text{SiO}_2$  MIM capacitors with 6, 7 and 8 nm  $\text{Er}_2\text{O}_3$ , stacked with 3 nm SiO<sub>2</sub>.




**Fig. 5.32.** Adding SiO<sub>2</sub> layer improves the TCC of  $Er_2O_3$  MIM capacitors by the canceling effect due to the negative TCC of SiO<sub>2</sub> MIM capacitors.

The cumulative probability plots of breakdown voltage and breakdown field are indicated in Fig. 5.33 for single layer 10 nm  $\text{Er}_2\text{O}_3$  and  $\text{Er}_2\text{O}_3/\text{SiO}_2$  stacks. In case of 50% probability of failure, the breakdown field of MIM capacitors with single layer  $\text{Er}_2\text{O}_3$  is 4.1 MV/cm, but increased to around 7 MV/cm after stacking with SiO<sub>2</sub>.

Fig. 5.34 summarizes best values of  $\alpha$  achieved at various capacitances for MIM capacitors with Er<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> dielectric. By stacking Er<sub>2</sub>O<sub>3</sub> with SiO<sub>2</sub>, we shift  $\alpha$  to smaller value, along with increased capacitance density, indicating higher capacitance density and lower  $\alpha$ . With further optimization of the thicknesses of each oxide, even higher capacitance density is achievable at low quadratic VCC.



**Fig. 5.33.** Cumulative probability dependent on breakdown voltage and breakdown field of the MIM capacitors with single  $\text{Er}_2\text{O}_3$  layer and  $\text{Er}_2\text{O}_3/\text{SiO}_2$  stacks.



**Fig. 5.34.** A comparison of MIM capacitors with a single layer  $Er_2O_3$  dielectric and a  $Er_2O_3/SiO_2$  dielectric stack. The lowest values for  $\alpha$  can be achieved at various capacitance densities by exploiting the canceling effect in the  $Er_2O_3/SiO_2$  dielectric stack.


## 5.6 Summary

MIM capacitors using  $Sm_2O_3$ ,  $Er_2O_3$  were fabricated and characterized to utilize the cancelling effect for near-zero  $\alpha$  and high capacitance density. MIM capacitors using  $Sm_2O_3$  or  $Er_2O_3$  dielectric material were found to have lower quadratic VCC as compared with other high- $\kappa$  materials with the same capacitance density. Literature data and our experimental data on high- $\kappa$  MIM capacitors are summarized in Table 5.2. In comparison with data in the literature, MIM capacitors with PVD  $Sm_2O_3$  and  $Er_2O_3$  dielectric show high capacitance density, low leakage current, low  $\alpha$ , acceptable  $\beta$  and small TCC, suggesting its potential use in future RF and analog/mixed signal IC applications. Comparing  $Sm_2O_3$  and  $Er_2O_3$ ,  $Er_2O_3$  has the advantage of lower leakage current, but the quadratic VCC and TCC values are slightly higher.

MIM capacitors with stacked dielectrics, namely  $Sm_2O_3/SiO_2$  and  $Er_2O_3/SiO_2$ were fabricated to further reduce the quadratic VCC by utilizing the cancelling effect.

	Dielectrics	Cap. Density (fF/µm <sup>2</sup> )	$J_{\text{leak}} @ 1 V$ $(A/\text{cm}^2)$	$J_{\text{leak}} @ 3.3 V$ (A/cm <sup>2</sup> )	α @ 100kHz (ppm/V <sup>2</sup> )	β @ 100kHz (ppm/V)	TCC
Reported High-к MIM	$Ta_2O_5$ [8]	4	N/A	6 × 10 <sup>-7</sup>	-9.9	N/A	106
	Al <sub>2</sub> O <sub>3</sub> [29]	5.2	$4.3 \times 10^{-8}$	N/A	2051	1888	109~208
	ALD HfO <sub>2</sub> [4]	8	~4 ×10 <sup>-8</sup>	~6 ×10 <sup>-7</sup>	~1800	~4000	N/A
	PVD HfO <sub>2</sub> [12]	14	~3 ×10 <sup>-9</sup>	~8 ×10 <sup>-6</sup>	4631	-4843	135
	La <sub>2</sub> O <sub>3</sub> [28]	9.2	< 10 <sup>-5</sup>	N/A	~3000	~3000	347
Our results	Er <sub>2</sub> O <sub>3</sub>	5.8	$3.5 \times 10^{-9}$	6.4 ×10 <sup>-9</sup>	240	-430	178
	$Er_2O_3$	8.9	$5.5 \times 10^{-9}$	$1.4 \times 10^{-8}$	580	-620	170
	$Er_2O_3$	18.4	1.3 ×10 <sup>-8</sup>	$4.9 \times 10^{-7}$	2000	-360	126
Our results	Sm <sub>2</sub> O <sub>3</sub>	5.6	8.1 ×10 <sup>-8</sup>	2.3 ×10 <sup>-7</sup>	179	411	99
	Sm <sub>2</sub> O <sub>3</sub>	7.6	1.1 ×10 <sup>-7</sup>	6.0 ×10 <sup>-7</sup>	315	589	91
	Sm <sub>2</sub> O <sub>3</sub>	9.2	1.7 ×10 <sup>-7</sup>	3.2 × 10 <sup>-6</sup>	614	1170	82

Table 5.2. Comparison of DC performance of reported binary high-κ MIM capacitors



**Fig. 5.35.** A comparison of  $Sm_2O_3/SiO_2$  and  $Er_2O_3/SiO_2$  stacks with  $HfO_2/SiO_2$  stack.  $Sm_2O_3/SiO_2$  and  $Er_2O_3/SiO_2$  stacks are better to meet the capacitance density requirements.

Fig. 5.35 summarizes best values of  $\alpha$  achieved at various capacitance densities utilizing the cancelling effect when stacking with SiO<sub>2</sub>. By replacing HfO<sub>2</sub> with Sm<sub>2</sub>O<sub>3</sub> or Er<sub>2</sub>O<sub>3</sub>, we are able to achieve increased capacitance density while maintaining a near zero  $\alpha$  value. With further optimization of the thicknesses of each oxide, even higher capacitance density is achievable at low quadratic VCC.

Capacitors with stacked dielectrics offers high capacitance density (up to 8.5  $fF/\mu m^2$ ) with quadratic VCC lower than 100 ppm/V<sup>2</sup>, which meets the ITRS requirement in year 2013 [1]. The leakage current can be further reduced by using electrodes with higher work functions. These results support that high- $\kappa/SiO_2$  MIM capacitor can be a long-term solution to RF, analog/mixed-signal capacitor technology.

## **References:**

- [1] International Technology Roadmap for Semiconductors 2008, www.itrs.net.
- [2] T. Remmel, R. Ramprasad, and J. Walls, "Leakage behavior and reliability assessment of tantalum oxide dielectric MIM capacitors," *Proceedings of the Reliability Physics Symposium*, pp. 277-281, 2003.
- [3] H. Hu, C. Zhu, Y. Lu, M. Li, B. Cho, and W. Choi, "A high performance MIM capacitor using HfO<sub>2</sub> dielectrics," *IEEE Electron Device Letters*, vol. 23, pp. 514-516, 2002.
- [4] X. Yu, C. Zhu, H. Hu, A. Chin, M. Li, B. Cho, D. Kwong, P. Foo, and M. Yu,
   "A high-density MIM capacitor (13 fF/μm<sup>2</sup>) using ALD HfO<sub>2</sub> dielectrics," *IEEE Electron Device Letters*, vol. 24, pp. 63-65, 2003.
- [5] C. H. Cheng, S. H. Lin, K. Y. Jhou, W. J. Chen, C. P. Chou, F. S. Yeh, J. Hu, M. Hwang, T. Arikado, S. P. McAlister, and A. Chin, "High Density and Low Leakage Current in TiO<sub>2</sub> MIM Capacitors Processed at 300 °C," *Electron Device Letters, IEEE*, vol. 29, pp. 845-847, 2008.
- Y. L. Tu, H. L. Lin, L. L. Chao, D. Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin, and J. Sun, "Characterization and Comparison of High-k Metal-Insulator-Metal (MiM) Capacitors in 0.13 m Cu BEOL for Mixed-Mode and RF Applications," *Symposium on VLSI Technology Tech. Dig.*, pp. 79-80, 2003.
- [7] C. Durand, C. Vallee, V. Loup, O. Salicio, C. Dubourdieu, S. Blonkowski, M. Bonvalot, P. Holliger, and O. Joubert, "Metal-insulator-metal capacitors using Y<sub>2</sub>O<sub>3</sub> dielectric grown by pulsed-injection plasma enhanced metalorganic chemical vapor deposition," *Journal of Vacuum Science and Technology A: Vacuum, Surfaces and Films*, vol. 22, pp. 655-660, 2004.
- [8] Y.-K. Jeong, S.-J. Won, D.-J. Kwon, M.-W. Song, W.-H. Kim, M.-H. Park, J.H. Jeong, H.-S. Oh, H.-K. Kang, and K.-P. Suh, "High quality high-k MIM

capacitor by Ta<sub>2</sub>O<sub>5</sub>/HfO<sub>2</sub>/Ta<sub>2</sub>O<sub>5</sub> multi-layered dielectric and NH<sub>3</sub> plasma interface treatments for mixed-signal/RF applications," *Symposium on VLSI Technology Tech. Dig.*, pp. 222-223, 2004.

- [9] S.-J. Ding, H. Hu, C. Zhu, S. J. Kim, X. Yu, M.-F. Li, B. J. Cho, D. S. H. Chan, M. B. Yu, S. C. Rustagi, A. Chin, and D.-L. Kwong, "RF, DC, and reliability characteristics of ALD HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> laminate MIM capacitors for Si RF IC applications," *IEEE Transactions on Electron Devices*, vol. 51, pp. 886-894, 2004.
- [10] N. Inoue, H. Ohtake, I. Kume, N. Furutake, T. Onodera, S. Saito, A. Tanabe, M. Tagami, M. Tada, and Y. Hayashi, "High Performance High-κ MIM Capacitor with Plug-in Plate (PiP) for Power Delivery Line Hige-Speed MPUs," *Interconnect Technology Conference Proceedings*, pp. 63-65, 2006.
- [11] C. Wenger, R. Sorge, T. Schroeder, A. Mane, G. Lippert, G. Lupina, J. Dabrowski, P. Zaumseil, and H. Muessig, "MIM capacitors using amorphous high-k PrTi<sub>x</sub>O<sub>y</sub> dielectrics," *Microelectronic Engineering*, vol. 80, pp. 313-316, 2005.
- [12] S. Kim, B. Cho, M. Li, C. Zhu, A. Chin, and D. Kwong, "HfO<sub>2</sub> and lanthanide-doped HfO<sub>2</sub> MIM capacitors for RF/mixed IC applications," *Symposium on VLSI Technology Tech. Dig.*, pp. 77-78, 2003.
- [13] J. Paivasaari, M. Putkonen, and L. Niinisto, "A comparative study on lanthanide oxide thin films grown by atomic layer deposition," *Thin Solid Films*, vol. 472, pp. 275-281, 2005.
- [14] S. Jeon, K. Im, H. Yang, H. Lee, H. Sim, S. Choi, T. Jang, and H. Hwang, "Excellent electrical characteristics of lanthanide (Pr, Nd, Sm, Gd, and Dy) oxide and lanthanide-doped oxide for MOS gate dielectric applications," *International Electron Devices Meeting Tech. Dig.*, pp. 471-474, 2001.

- [15] H. Yang, H. Wang, H. M. Luo, D. M. Feldmann, P. C. Dowden, R. F. DePaula, and Q. X. Jia, "Structural and dielectric properties of epitaxial Sm2O3 thin films," *Applied Physics Letters*, vol. 92, pp. 062905-1, 2008.
- [16] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-κ gate dielectrics: Current status and materials properties considerations," *Journal of Applied Physics*, vol. 89, pp. 5243-5275, 2001.
- [17] A. V. Prokofiev, A. I. Shelykh, and B. T. Melekh, "Periodicity in the band gap variation of  $Ln_2X_3$  (X = O, S, Se) in the lanthanide series," *Journal of Alloys and Compounds*, vol. 242, pp. 41-44, 1996.
- [18] H. Yu, M. Li, B. Cho, C. Yeo, M. Joo, D. Kwong, J. Pan, C. Ang, J. Zheng, and S. Ramanathan, "Energy gap and band alignment for (HfO<sub>2</sub>)<sub>x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>1-x</sub> on (100) Si," *Applied Physics Letters*, vol. 81, pp. 376-378, 2002.
- [19] S. Miyazaki, "Photoemission study of energy-band alignments and gap-state density distributions for high-k gate dielectrics," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 19, pp. 2212, 2001.
- [20] S. Toyoda, J. Okabayashi, H. Kumigashira, M. Oshima, K. Ono, M. Niwa, K. Usuda, and N. Hirashita, "Chemistry and band offsets of HfO<sub>2</sub> thin films on Si revealed by photoelectron spectroscopy and x-ray absorption spectroscopy," *Journal of electron spectroscopy and related phenomena*, vol. 137, pp. 141-144, 2004.
- [21] C. Zhu, H. Hu, X. Yu, S. Kim, A. Chin, M. Li, B. Cho, and D. Kwong, "Voltage and temperature dependence of capacitance of high-κ HfO<sub>2</sub>/MIM capacitors: a unified understanding and prediction," *International Electron Devices Meeting Tech. Dig.*, pp. 36-5, 2003.

- [22] R. B. van Dover, R. M. Fleming, L. F. Schneemeyer, G. B. Alers, and D. J. Werder, "Advanced dielectrics for gate oxide, DRAM and rf capacitors," *International Electron Devices Meeting Tech. Dig.*, pp. 823-828, 1998.
- [23] F. E. Kamel, P. Gonon, L. Ortega, F. Jomni, and B. Yangui, "Space charge limited transient currents and oxygen vacancy mobility in amorphous BaTiO<sub>3</sub> thin films," *Journal of Applied Physics*, vol. 99, pp. 094107, 2006.
- [24] P. Gonon and C. Vallee, "Modeling of nonlinearities in the capacitancevoltage characteristics of high-k metal-insulator-metal capacitors," *Applied Physics Letters*, vol. 90, pp. 142906, 2007.
- [25] S. Kim, B. Cho, M. Li, S. Ding, M. Yu, C. Zhu, A. Chin, and D. Kwong, "Engineering of voltage nonlinearity in high-κ MIM capacitor for analog/mixed-signal ICs," pp. 218-219, 2004.
- [26] A. Von Hippel and S. Morgan, "Dielectrics and Waves," *Journal of The Electrochemical Society*, vol. 102, 1955.
- [27] J. Jameson, P. Griffin, J. Plummer, and Y. Nishi, "Charge Trapping in High-κ Gate Stacks Due to the Bilayer Structure Itself," *IEEE Transactions on Electron Devices*, vol. 53, pp. 1858-1867, 2006.
- [28] M. Y. Yang, D. S. Yu, and A. Chin, "High-Density RF MIM Capacitors Using High-k La<sub>2</sub>O<sub>3</sub> Dielectrics," *Journal of The Electrochemical Society*, vol. 151, pp. F162-F165, 2004.
- [29] S. Chen, C. Lai, A. Chin, J. Hsieh, and J. Liu, "High-density MIM capacitors using Al<sub>2</sub>O<sub>3</sub> and AlTiO<sub>x</sub> dielectrics," *IEEE Electron Device Letters*, vol. 23, pp. 185-188, 2002.

# **Chapter 6**

## **Conclusion and Future Work**

## 6.1 Conclusion

Lanthanoid elements are low work function metals and they form low work function silicides when anneal with silicon. Moreover, their oxides are thermally stable, featuring high dielectric constant (from 10 to 30), large band gap (from 2.4 eV to 5.5 eV). This thesis work has explored some of the possible applications of lanthanoid based materials in several areas of CMOS processing technology. The main contributions of this thesis are summarized below.

#### 6.1.1 Schottky Barrier Source/Drain Field-Effect Transistor

In this chapter, we exploit SSDT using lanthanoid metal silicide to replace the traditional highly-doped source/drain. We developed a low temperature MOSFET process featuring a "hole spacer", Schottky barrier source/drain, high- $\kappa$  dielectric and metal gate electrode. Several lanthanoid elements, namely Dy, Er, Tb and Yb, were investigated to form silicide S/D for N-SSDT. The YbSi<sub>2-x</sub> has been found to be a very promising candidate for N-SSDT as it provides a high drive current with a very low leakage current. However, there are still major challenges integrating the

lanthanoid silicide S/D with conventional CMOS processing technology because of their chemically reactive nature.

### 6.1.2 Yb Doped Ni FUSI for the N-MOSFETs Gate Electrode Application

A novel Ni-FUSI gate tuning method using Yb-incorporated Ni FUSI was demonstrated for the first time. Electrical and material analysis was conducted to ascertain the attractiveness of this  $\Phi_m$  tuning technique. By incorporating Yb, a FUSI gate  $\Phi_m$  lowering of about 0.3 to 0.5 eV was achieved without compromising the gate integrity and capacitance density. The modulation of Ni-FUSI gate  $\Phi_m$  was attributed to the presence of interfacial Yb-O dipoles. Additional insights were given for the application of the novel technique to attain band-edge Ni-FUSI gate  $\Phi_m$  lowering is not as effective on HfSiON as it is on SiON.

## 6.1.3 NMOS Compatible Work Function of TaN Metal Gate with Erbium Oxide Doped Hafnium Oxide Gate Dielectric

We exploit a novel method to engineer the  $\Phi_m$  of TaN metal gate on HfO<sub>2</sub> dielectric to silicon conduction band edge. In this method, HfO<sub>2</sub> dielectric was doped with Er<sub>2</sub>O<sub>3</sub>, which enabled Si conduction band-edge modulation (4.1 eV) of midgap TaN  $\Phi_m$ . Band edge  $\Phi_m$  was retained even after high temperature anneal. A small EOT of 1.15 nm was achieved by HfErO (30% Er). The modulation of TaN gate  $\Phi_m$  was attributed to the presence of interfacial Er-O dipoles at the high- $\kappa$ /SiO<sub>x</sub>-IL interface. Similar results are obtained by doping HfO<sub>2</sub> doped by other lanthanoid metal oxides, namely Tb<sub>2</sub>O<sub>3</sub>, Dy<sub>2</sub>O<sub>3</sub>, and Yb<sub>2</sub>O<sub>3</sub>. This result is noteworthy for attaining band-edge TaN gate  $\Phi_m$  on high- $\kappa$  dielectrics stacks.

#### 6.1.4 Lanthanoid Oxides for Precision RF/analog MIM Capacitors

Lanthanoid oxide based metal-insulator-metal capacitors for precision analog circuit were demonstrated. From extensive material screening,  $Sm_2O_3$  and  $Er_2O_3$  are proved to be the most promising candidates among the 6 lanthanoid oxides investigated. In comparison with other high- $\kappa$  materials reported in the literature, MIM capacitors with PVD  $Sm_2O_3$  and  $Er_2O_3$  dielectric show high capacitance density, low leakage current, low  $\alpha$ , acceptable  $\beta$  and small TCC, suggesting its potential use in future RF and analog/mixed signal IC applications. MIM capacitors with laminated  $Sm_2O_3/SiO_2$  and  $Er_2O_3/SiO_2$  dielectric were fabricated and characterized to utilize the cancelling effect for near-zero  $\alpha$  and high capacitance density. Capacitors with stacked dielectrics offers high capacitance density (up to 8.5 fF/µm<sup>2</sup>) with quadratic VCC lower than 100 ppm/V<sup>2</sup>. These results meet the ITRS requirement in year 2013 and support that high- $\kappa/SiO_2$  MIM capacitor can be a long-term solution to RF, analog/mixed-signal capacitor technology.

## 6.2 Suggestions for Future Work

The work presented in this thesis has been very exploratory and more detailed investigation and rigorous characterization will be necessary to evaluate the potential in applying these methods or concepts in coming technology nodes. Suggestions for future work will be directly or indirectly related to the work described earlier in this thesis.

With the emergence of ultra-thin body devices (e.g. FINFET, nanowire transistor), SSDT will be of greater importance. For ultra-thin body device, the gate has better control over the channel and leakage current paths are minimized, but

dopant concentration becomes harder to control. Self-aligned metal silicide source/drain would be a potential solution.

In source/drain engineering, T-FET is another attractive topic. The research is still at the earlystage. Due to its low drive current, it is more likely to be used in low power technology in the future.

In Chapter 3, NMOS  $\Phi_m$  tunability of Ni-FUSI gate was limited due to the small amount of Yb atoms segregated at the interface. This problem could be improved by reducing the polysilicon gate height to facilitate the diffusion of Yb, or by implanting Yb atoms directly into the polysilicon. Moreover, the proposed dual gate integration scheme could be verified by using two different kinds of dopants in Ni FUSI for NMOS and PMOS metal gate  $\Phi_m$  control. In Chapter 4, although all the four kinds of lanthanoid oxides have been experimentally proved to be able to modulate the TaN  $\Phi_m$  towards the silicon conduction band edge, the effectiveness of each oxide dopant has not been quantitatively evaluated. It will be helpful to precisely control the dopant concentration for a fair comparison. A direct measurement of the momentum of the interface dipoles may be difficult but very helpful for understanding the mechanism.

For high precision capacitors, the specifications on capacitance density and voltage linearity have been met. However, they would be useful for the industry only when there are significant improvements in the leakage current issue. The large leakage can be reduced in several ways. One is to replace the electrode with inert materials with higher work function, e.g., Pt, Pd and Mo. However, inert metals usually have compatibility problems, especially during the etching process. There is still a need to improve the dielectric integrity of lanthanoid oxides without increasing

the thermal budget. As mentioned in Chapter 5, the  $Sm_2O_3$  and  $Er_2O_3$  formed are both polycrystalline. The leakage through grain boundaries may have contributed a substantial amount of leakage current. Adding foreign materials such as Al or Ta to lanthanoid oxides would be one of the process options to obtain amorphous film and reduce the; however, this may also worsen the voltage linearity of lanthanoid oxides.

Recently, resistive random-access memory (RRAM) has drawn much attention [3-5]. RRAM is a new non-volatile memory type, which bears some similarities to the phase change memory (PCRAM). The basic idea is that a dielectric, which is normally insulating, can be made to conduct through either a filamentary conduction path or an interface-type conducting path formed after application of a sufficiently high voltage. Recent studies have indicated that the electrochemical migration of oxygen vacancies in the vicinity of the interface could be one of the mechanisms that drive resistive switching [5]. Oxidative treatment of memory cells has been shown to change the resistive switching properties [5]. In Chapter 5, we have successfully engineered the voltage linearity of  $Er_2O_3$  by manipulating the oxygen vacancies in the thin film. The same idea and device structure could be easily applied on RRAM studies by redesigning the oxide thickness and electrode materials.

## **References:**

- [1] M. Guillorn, J. Chang, A. Bryant, N. Fuller, O. Dokumaci, X. Wang, J. Newbury, K. Babich, J. Ott, and B. Haran, "FinFET performance advantage at 22nm: An AC perspective," *Symposium on VLSI Technology Tech. Dig.*, pp. 12-13, 2008.
- B. Haran, A. Kumar, L. Adam, J. Chang, V. Basker, S. Kanakasabapathy, D. Horak, S. Fan, J. Chen, and J. Faltermeier, "22 nm technology compatible fully functional 0.1 μm<sup>2</sup> 6T-SRAM cell," *International Electron Devices Meeting Tech. Dig.*, pp. 1-4, 2008.
- [3] R. Waser and M. Aono, "Nanoionics-based resistive switching memories," *Nature Materials*, vol. 6, pp. 833-840, 2007.
- [4] C.-Y. Lin, C.-Y. Liu, C.-C. Lin, and T. Tseng, "Current status of resistive nonvolatile memories," *Journal of Electroceramics*, vol. 21, pp. 61-66, 2008.
- [5] A. Sawa, "Resistive switching in transition metal oxides," *Materials Today*, vol. 11, pp. 28-36, 2008.

# Appendix

## A. LIST OF PUBLICATIONS

## **Journal Publications**

- [1]. S. Zhu, H. Yu, <u>J. Chen</u>, S. Whang, J. Chen, C. Shen, C. Zhu, S. Lee, M. Li, and D. Chan, "Low temperature MOSFET technology with Schottky barrier source/drain, high-κ gate dielectric and metal gate electrode," *Solid State Electronics*, vol. 48, pp. 1987-1992, 2004.
- [2]. S. Zhu, <u>J. Chen</u>, M. Li, S. Lee, J. Singh, C. Zhu, A. Du, C. Tung, A. Chin, and D. Kwong, "N-type Schottky barrier source/drain MOSFET using ytterbium silicide," *IEEE Electron Device Letters*, vol. 25, pp. 565-567, 2004.
- [3]. J. Chen, H. Yu, M. Li, D. Kwong, M. van Dal, J. Kittl, A. Lauwers, P. Absil, M. Jurczak, and S. Biesemans, "Yb-doped Ni FUSI for the n-MOSFETs gate electrode application," *IEEE Electron Device Letters*, vol. 27, pp. 160-162, 2006.
- [4]. J. Chen, X. Wang, M. Li, S. Lee, M. Yu, C. Shen, and Y. Yeo, "NMOS compatible work function of TaN metal gate with erbium-oxide-Doped hafnium oxide gate dielectric," *IEEE Electron Device Letters*, vol. 28, pp. 862-864, 2007.
- [5]. X. Wang, M. Li, H. Yu, J. Yang, <u>J. Chen</u>, C. Zhu, A. Du, W. Loh, S. Biesemans, and A. Chin, "Widely tunable work function TaN/Ru stacking layer on HfLaO gate dielectric," *IEEE Electron Device Letters*, vol. 29, pp. 50-53, 2008.
- [6]. Jian-Jun Yang, Jing-De Chen, Rick Wise, Philipp Steinmann, Ming-Bin Yu, Dim-Lee Kwong, Ming-Fu Li, Yee-Chia Yeo, Chunxiang Zhu, "Effective Modulation of Quadratic Voltage Coefficient of Capacitance in MIM Capacitors Using Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> Dielectric Stack," *IEEE Electron Device Letters*, vol. 30, pp. 460-462, 2009.
- [7]. Jing-De Chen, Jian-Jun Yang, Rick Wise, Philipp Steinmann, Ming-Bin Yu, Chunxiang Zhu, Yee-Chia Yeo. "Physical and Electrical Characterization of

Metal-Insulator-Metal Capacitors with Sm<sub>2</sub>O<sub>3</sub> and Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> Laminate Dielectrics for Analog Circuit Applications," *IEEE Transaction on Electron Devices*, vol. 56, pp. 2683-2691, 2009.

[8]. Jian-Jun Yang, <u>Jing-De Chen</u>, Rick Wise, Philipp Steinmann, Yee-Chia Yeo, Chunxiang Zhu, "Performance Improvement of Sm<sub>2</sub>O<sub>3</sub> MIM Capacitors by Using Plasma Treatment after Dielectric Formation,", *IEEE Electron Device Letters*, vol. 30, pp. 1033-1035, 2009.

### **Conference Publications**

- [9]. H. Yu, J. Kang, <u>J. Chen</u>, C. Ren, Y. Hou, S. Whang, M. Li, D. Chan, K. Bera, and C. Tung, "Thermally Robust High Quality HfN/HfO<sub>2</sub> Gate Stack for Advanced CMOS Devices," *International Electron Devices Meeting Tech. Dig.*, pp. 99-102, 2003.
- [10]. H. Yu, <u>J. Chen</u>, M. Li, S. Lee, D. Kwong, M. van Dal, J. Kittl, A. Lauwers, E. Augendre, and S. Kubicek, "Modulation of the Ni FUSI workfunction by Yb doping: from midgap to n-type band-edge," *International Electron Devices Meeting Tech. Dig.*, pp. 630-633, 2005.
- [11]. X. P. Wang, J. J. Yang, H. Y. Yu, M.-F. Li, <u>J. D. Chen</u>, R. L. Xie, C. X. Zhu, A. Y. Du, P. C. Lim, Andy Lim, Y. Y. Mi, Doreen M. Y. Lai, W. Y. Loh, S. Biesemans, G. Q. Lo, and D.-L. Kwong, "Practical Solutions to Enhance EWF Tunability of Ni FUSI Gates on HfO<sub>2</sub>," *International Conference on Solid State Devices and Materials*, pp. 854-855, 2007.
- [12]. X. P. Wang, M.-F. Li, H. Y. Yu, J. J. Yang, C. X. Zhu, W. S. Hwang, W. Y. Loh, A. Y. Du, <u>J. D. Chen</u>, Albert Chin, S. Biesemans, G. Q. Lo, and D.-L. Kwong, "Highly Manufacturable CMOSFETs with Single High-κ (HfLaO) and Dual Metal Gate Integration Process," in *International Conference on Solid State Devices and Materials Tech. Dig.*, 2007.
- [13]. Jingde Chen, Andy Eu-Jin Lim, Lina Wei-Wei Fang, Yee-Chia Yeo, "Gate Work Function Engineering Using Hf<sub>1-x</sub>Er<sub>x</sub>O<sub>y</sub> and Band Alignment Studies

Using X-Ray Photoelectron Spectroscopy," *Materials Research Society Spring Meeting*, 2008.

- [14]. (Invited) M.-F. Li, X. P. Wang, C. Shen, J. -J. Yang, <u>J.-D. Chen</u>, C.-X. Zhu and D.-M. Huang, "Some issues in advanced CMOS gate stack performance and reliability", 5<sup>th</sup> International Symposium on advanced gate stack technology, 2008.
- [15]. Jing-De Chen, Jian-Jun Yang, Rick Wise, Philipp Steinmann, Chunxiang Zhu and Yee.-Chia Yeo, "Lanthanoid metal oxide MIM capacitors for precision analog circuits: Material screening, process development, and characterization," *International Conference on Solid State Devices and Materials*, pp. 50-51, 2009.
- [16]. Jian-Jun Yang, <u>Jing-De Chen</u>, Rick Wise, Philipp Steinmann, Ming-Bin Yu, Yee-Chia Yeo, Chunxiang Zhu, "Voltage Coefficient of Capacitance Modulation for Sm<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> MIM Capacitors," *International Conference on Solid State Devices and Materials*, pp. 316-317, 2009.