

**ADVANCED GATE STACKS FOR NANO-SCALE  
CMOS TECHNOLOGY**

**WANG XIN PENG**

**NATIONAL UNIVERSITY OF SINGAPORE**

**2007**

**ADVANCED GATE STACKS FOR NANO-SCALE  
CMOS TECHNOLOGY**

**WANG XIN PENG**

**(M. Eng., Tsinghua University; B. Eng., Tsinghua University)**

**A THESIS SUBMITTED FOR THE DEGREE OF  
DOCTOR OF PHILOSOPHY  
DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING  
NATIONAL UNIVERSITY OF SINGAPORE**

**2007**

## **ACKNOWLEDGMENTS**

*Many colleagues and individuals who have directly or indirectly assisted in the preparation of this manuscript are much appreciated.*

First of all, I would like to express my sincere gratitude to my thesis advisors, namely, Prof. Li Ming-Fu, Prof. Kwong Dim-Lee and Dr. Lo Guo-Qiang, for their invaluable guidance, wisdom, and kindness in teaching and encouraging me, not only in terms of technical knowledge, but also personally, during my postgraduate study at NUS. I will definitely benefit from the experience and knowledge I have gained from them throughout my life. I am especially grateful of Prof. Li's help, which provides me with the opportunity to join his research group in the first place. Secondly, I thank him for his patience and painstaking efforts, and his devotion to my research, as well as his kindness and understanding which accompanied me over the last four years. Hence, my best wishes will go to Prof. Li, Prof. Kwong and Dr. Lo as I am deeply grateful for their help.

I would also like to acknowledge Dr. Zhu Chun-Xiang, Dr. Yeo Yee-Chia from NUS, Prof. Kang Jin-Feng from Peking University, Beijing and Prof. Albert Chin from NCTU, Taiwan for their intellectual support, valuable suggestions and inspirational discussions which are indispensable for those projects I have undertaken.

In addition, I have had the pleasure of collaborating with numerous exceptionally talented graduate students and colleagues over the past four years. Firstly, I would like to thank my colleagues in Prof. Li's group, including Dr. Hou Yong-Tian, Dr. Yu Hong-Yu, Dr. Tony Low, Mr. Shen Chen, Mr. Chen Jing-De and Mr. Yang

## *ACKNOWLEDGEMENTS*

---

Jian-Jun, for their useful discussions and kind assistances. Many thanks also go to Dr. Loh Wei-Yip, Dr. Ding Shi-Jin, Mr. Tan Hup-Fong, Dr. Yu Xiong-Fei, Dr. Ren Chi, Mr. Hwang Wan-Sik, Mr. Lim Eu-Jin, Mr. Lee Tek-Po, Mr. Zhang Gang, Mr. Tan Yoke-Ping, Mr. Yang Wei-Feng and Mr. Tong Yi for their knowledge and experience which had benefited me, as well as the long lasting friendship. I would also like to extend my appreciation to all other SNDL teaching staffs, technical staffs and graduate students for the good academic environment created.

Last but not least, my deepest love and gratitude will go to my family, especially my wife, Song Hai-Yan, for their love, patience and support throughout my postgraduate studies.

Wang Xin-Peng

July 2007

# Table of Contents

Acknowledgements.....	i
Table of Contents .....	iii
Summary.....	viii
List of Tables .....	xi
List of Figures.....	xii
List of Abbreviations .....	xxiii
<b>Chapter 1 Introduction .....</b>	<b>1</b>
1.1 Overview of MOSFET Scaling .....	1
1.2 Approaches for MOSFET Scaling.....	3
1.3 Challenges during MOSFET Scaling.....	3
1.3.1 High Leakage Currents .....	5
1.3.2 Gate Electrode Issues.....	7
1.3.3 Mobility Degradation.....	8
1.4 Opportunities during MOSFET Scaling .....	9
1.4.1 Innovations in Device Structure.....	9
1.4.2 Innovations of Materials in MOS Structure.....	10
1.4.2.1 For Channel Material .....	10
1.4.2.2 For Gate Oxide.....	12
1.4.2.3 For Gate Electrode .....	13
1.5 Summary.....	13
References.....	15

## Chapter 2 Developments in Advanced Gate Stacks Involving

<b>High-<i>k</i> Dielectrics and Metal Gates</b> .....	20
2.1 High- <i>k</i> Gate Dielectrics.....	20
2.1.1 Scaling Limits for Conventional Gate Dielectrics.....	20
2.1.2 Selection Guidelines for High- <i>k</i> Gate Dielectrics.....	22
2.1.2.1 Permittivity, Barrier Height and Band Gap .....	23
2.1.2.2 Thermodynamic Stability on Si and Film Morphology .....	24
2.1.2.3 Interface Quality .....	25
2.1.2.4 Gate and Process Compatibility.....	26
2.1.2.5 Reliability.....	26
2.1.3 Research Status of High- <i>k</i> Dielectrics .....	27
2.1.4 Major Challenges of High- <i>k</i> Gate Dielectric Implementation.....	30
2.1.4.1 Permittivity Degradation.....	30
2.1.4.2 Mobility Degradation.....	31
2.1.4.3 Charge Trapping induced $V_{th}$ Instability .....	31
2.1.4.4 Fermi Level Pinning Effect Induced High $V_{th}$ .....	32
2.2 Metal Gate Electrodes.....	32
2.2.1 Scaling Limits for Conventional Gate Electrode.....	32
2.2.2 Selection Guidelines for Metal Gate Electrodes.....	35
2.2.2.1 Material Considerations for Metal Gate Electrodes.....	35
2.2.2.2 Process Considerations for Metal Gate Electrodes.....	37
2.2.3 Research Status of Metal Gate Electrodes.....	39

2.2.4 Major Challenges of Metal Gate Implementation .....	42
2.2.4.1 Right Metal Gate Materials.....	42
2.2.4.2 Appropriate Dual Metal Gate Integration Process.....	43
2.3 Research Scope and Major Achievements in this thesis.....	44
References.....	47

### **Chapter 3 A Novel HfLaO Gate Dielectric with Excellent**

<b>Properties for Advanced Gate Dielectric Application.....</b>	<b>59</b>
3.1 Introduction.....	59
3.2 Experiments .....	61
3.3 Results and Discussion .....	62
3.3.1 Physical Properties of HfLaO .....	62
3.3.2 Electrical Properties of HfLaO .....	69
3.3.3 Work Function Tunability by Employing HfLaO .....	73
3.3.4 Mechanism Investigation for the EWF Tunability .....	77
3.3.5 Electrical Properties for More Lanthanide Elements Incorporated HfO <sub>2</sub> .....	82
3.4 Conclusion .....	89
References.....	91

### **Chapter 4 Process Integration for Dual Metal Gate CMOS .....**

4.1 Introduction.....	94
4.2 Highly Manufacturable CMOSFETs with Single High- <i>k</i> and Dual Metal Gate Integration Process.....	100

4.2.1	Motivation.....	100
4.2.2	Experiments .....	101
4.2.3	Results and Discussion .....	102
4.2.3.1	Physical and Electrical Characteristics .....	102
4.2.3.2	Integration Scheme for CMOS Technology .....	107
4.2.4	Summary .....	113
4.3	Work Function Tunability of Refractory Metal Nitrides by Lanthanide or Aluminum Incorporation for Advanced CMOS Devices .....	114
4.3.1	Motivation.....	114
4.3.2	Experiments .....	115
4.3.3	Results and Discussion .....	116
4.3.3.1	Lanthanide Doped $MN_x$ , $(M_xLA_{1-x})N_y$ , for n-MOS.....	116
4.3.3.2	Aluminum Doped $MN_x$ , $(M_xAl_{1-x})N_y$ , for p-MOS.....	124
4.3.3.3	Dual Metal Gate Integration Process for CMOS .....	127
4.3.4	Summary .....	129
4.4	Conclusion .....	129
	References.....	131

<b>Chapter 5</b>	<b>Evaluation of Reliability in MOSFETs with HfO<sub>2</sub> and HfLaO Gate Dielectrics .....</b>	<b>136</b>
5.1	Introduction.....	136



5.2	Dynamic $V_{th}$ Instability in MOSFETs with HfO <sub>2</sub> Gate Dielectric and Its Impact on Device Lifetime .....	137
5.2.1	Motivation.....	137
5.2.2	Experiments .....	138
5.2.3	Results and Discussion .....	139
5.2.4	Model for Dynamic BTI in HfO <sub>2</sub> .....	147
5.2.5	Summary .....	149
5.3	BTI Instability Investigation in MOSFETs with HfLaO Gate Dielectric.....	151
5.3.1	Motivation.....	151
5.3.2	Experiments .....	151
5.3.3	Results and Discussion .....	153
5.3.4	Summary .....	155
5.4	Conclusion .....	156
	References.....	157
<b>Chapter 6</b>	<b>Conclusions and Recommendations</b> .....	<b>159</b>
6.1	Summary and Conclusions .....	159
6.2	Recommendations for Future Work.....	162
	References.....	164
<b>Appendix</b>		
	List of Publications .....	165

## Summary

Rapid advances in CMOS technology have led to aggressive scaling of the MOSFET gate stack. Conventional poly-Si/SiO<sub>2</sub> gate stack is approaching some practical limits, and advanced gate stacks involving metal gate materials and high-*k* dielectrics may need to be introduced into IC industry as well as some novel process integration technologies. However, immense challenges arise in material engineering and process integration of the advanced gate stacks. This thesis attempts to address some of these challenges.

One of the most serious challenges for the advanced gate stacks is to find a way to tune the work function of metal gates to Si band edge for future CMOS applications. In **Chapter 3**, a gate dielectric material HfLaO was investigated systematically for the first time. By incorporating La into HfO<sub>2</sub> film, not only the crystallization temperature and *k* value of the dielectric film are increased substantially, also the effective work function (EWF) of TaN (HfN or TiN) can be effectively tuned from Si mid-gap to the conduction band edge of Si by optimizing the La composition in HfLaO to meet the n-MOSFET work function requirement. Simultaneously, the Si valence band edge EWF can be obtained by employing HfLaO and Pt (or Ru) even after a 1000°C thermal treatment, which is very suitable for p-MOSFETs. Superior n-MOSFET characteristics have also been demonstrated using HfLaO dielectric compared to those with pure HfO<sub>2</sub>, including an enhancement of ~70% for drive current and electron mobility and one order reduction of dielectric charge trapping induced  $V_{th}$  shift. Moreover, the reliability issue for HfLaO dielectric in terms of charge trapping induced  $V_{th}$  shift was further investigated comprehensively in **Chapter 5**. It is found that the  $V_{th}$  shifts, evaluated by either static (DC) or transient (pulsed  $I_d$ - $V_g$ ) measurement technique, are obviously suppressed with the incorporation of La into HfO<sub>2</sub>. All these excellent properties observed in HfLaO gate dielectric suggest that it could be a very promising candidate as the alternative gate

dielectric for future CMOS application.

In addition, to interpret the significant EWF shift for both n- and p-type metal gates, a specific model based on the interfacial dipole theory between the gate electrode and the gate dielectric is also proposed in **Chapter 3**, wherein the effects of different electronegativities among materials involved in the gate stack and oxygen vacancy ( $V_o$ ) density in the dielectric film on the EWF of metal gates are highlighted and it seems the effect caused by different electronegativities is more significant for n-type metal gates and the effect of  $V_o$  is more obvious for p-type noble metals. Experimentally, this model has been demonstrated by other gate stacks including more metal gates and lanthanide elements incorporated  $\text{HfO}_2$  dielectrics. Therefore, this model regarding the metal-dielectric interface could be useful for work function tuning and interface engineering between metal gates and high- $k$  dielectrics in future MOS devices.

Dual metal gate integration issues for advanced CMOS devices are also discussed in this thesis and two gate-first integration schemes for dual MG CMOS technology are proposed in **Chapter 4**. The first one involves novel gate stacks to create wide enough EWF tunability by using a high-temperature metal inter-diffusion technique. In this process, a  $\text{HfLaO}$  dielectric layer is employed to increase the tunable EWF range based on the results shown in **Chapter 3**. Furthermore, to avoid the gate dielectric from being exposed during the metal etching process, the original Ru capping layer is kept throughout the process flow. This addresses the etching damage issues associated with the conventional direct-etching integration scheme. More importantly, the EWF of the Ru layer can be modulated by a high-temperature metal inter-diffusion between Ru and upper TaN layer, and this diffusion process is compatible with the conventional gate-first CMOS process flow. By using this integration scheme, the EWF of these gate stacks has a wide EWF tunable range from 3.9 eV to 5.2 eV. These results make TaN/Ru (for n-MOSFETs) and Ru (for p-MOSFETs) on  $\text{HfLaO}$  gate stacks promising candidates for future CMOS

integration technology. The other novel integration scheme is proposed by positively utilizing unavoidable FLP effect in gate stacks involving high- $k$  dielectrics and gate electrodes (poly-Si or metal gates). By incorporating La (or other lanthanide elements) and Al into selected  $MN_x$  (TaN, HfN or TiN), the EWF of  $MN_x$  clearly shifts to the conduction band edge and valence band edge of Si respectively, which is very suitable for bulk-Si CMOS technology. These proposed integration schemes may provide some useful discussions to address some of the major issues associated with the conventional integration schemes, and are believed to make a contribution to the development of the dual MG integration processes for future bulk-Si CMOS technology.

Overall, the results of all studies presented in this thesis may contribute to a good understanding of material properties, electrical characteristics and reliability in high- $k$  gate dielectrics and metal gates for advanced CMOS application. Several approaches presented in this thesis can be used to effectively solve the major challenges for implementation of the advanced gate stacks.

## List of Tables

<b>Table 1.1</b>	The scaling parameters for <i>CES</i> , <i>CVS</i> and generalized scaling schemes	p.4
<b>Table 2.1</b>	The scaling of dielectric thickness with year predicted in <i>ITRS</i> 2005 [1]	p.21
<b>Table 2.2</b>	Comparison of relevant properties on Si for various gate dielectric materials [11,16-19]	p.23
<b>Table 3.1</b>	Periodic Table of electronegativity using the Pauling scale [22]	p.79
<b>Table 3.2</b>	The formation energies of $V_O$ at varies sites in m-HfO <sub>2</sub> and p-Hf <sub>2</sub> La <sub>2</sub> O <sub>7</sub> (as shown in <b>Fig. 3.16 &amp; 3.17</b> ), calculated by first-principles calculations using VASP software	p.81
<b>Table 4.1</b>	Etching rates of TaN and Ru in hot SC-1 solution	p.109
<b>Table 4.2</b>	Process flow for MOS device fabrication in this work	p.116

## List of Figures

- Fig. 1.1** The increasing trend of transistors' production in a Microprocessor and DRAM during the last several decades based on the information from some famous corporations, showing the device scaling basically following Moore's Law. p.2
- Fig. 1.2** Schematic illustration of leakage current paths in a MOSFET device, where  $I_1$  is the oxide tunneling current;  $I_2$  is the gate current due to hot carrier injection;  $I_3$  is the sub-threshold leakage;  $I_4$  is the channel punchthrough current;  $I_5$  is the reverse bias pn junction leakage and  $I_6$  is the GIDL. p.6
- Fig. 3.1** XRD spectra of HfO<sub>2</sub>, HfLaO films with 15% and 50% La after 600°C and 900°C annealing for 30 s in N<sub>2</sub>. The La incorporated in HfO<sub>2</sub> films can increase the crystallization temperature up to 900°C. p.63
- Fig. 3.2** FTIR spectra of HfLaO with 50% La and HfO<sub>2</sub> films annealed at 600°C and 900°C. The HfO<sub>2</sub> films show the FTIR peaks P1-P5, which are consistent with 512, 410, 324, 255 and 232 cm<sup>-1</sup> peaks of the monoclinic HfO<sub>2</sub> phase reported in [16]. However, adding La into HfO<sub>2</sub> changes the spectra, indicating changes of atomic bonding and phonon energy. p.64
- Fig. 3.3** TEM images of HfO<sub>2</sub> (Left) and HfLaO with 15% (Middle) and 50% La (Right) after PDA at 600°C for 30 s and RTA at 900°C for 30s. The HfO<sub>2</sub> film is fully crystallized whereas both of the HfLaO films remain amorphous. In addition, all of them have a thick interfacial layer (IL) compared to total thickness of dielectric layer, including Hi-*k* and IL in the figure. p.65
- Fig. 3.4** XPS spectra for Si 2p core level taken from HfO<sub>2</sub>, HfLaO with 15% and 50% La films after PDA at 900°C for 30 s. The increase of the peak intensity for silicate-like interfacial layer p.66

and a shift toward high binding energy are observed after incorporating La into HfO<sub>2</sub>.

- Fig. 3.5** Hysteresis of TaN/high-*k* stacks with HfO<sub>2</sub> (a) and HfLaO with 50% La (b) films after annealing at 900°C for 30 s. p.67
- Fig. 3.6** *EOT* variation for MOS devices with TaN/high-*k* stacks as a function of PMA temperatures, which indicates HfLaO films have better thermal stability than HfO<sub>2</sub>. p.68
- Fig. 3.7** Relationship between the dielectric constant and the concentration of La in HfLaO films. p.69
- Fig. 3.8** The relationship between gate leakage current density and *EOT* for MOS devices with HfO<sub>2</sub>, HfLaO with 15% and 50% La gate dielectrics and TaN (solid data point) or HfN (open data point) metal gate. Compared with poly-Si/SiO<sub>2</sub> benchmark at the same *EOT*, both HfO<sub>2</sub> and HfLaO provide ~5 orders reduction in gate leakage current. p.70
- Fig. 3.9** Effective electron mobility of HfO<sub>2</sub>, HfLaO with 15% and 50% La gate dielectric n-MOSFETs after activation at 900°C for 30 s extracted by split *C-V* method. p.71
- Fig. 3.10** *I<sub>d</sub>-V<sub>d</sub>* characteristics of n-MOSFETs with HfO<sub>2</sub>, HfLaO with 15% and 50% La gate dielectrics. *I<sub>d</sub>* is observed to increase with increasing concentration of La at the same gate overdrive. p.72
- Fig. 3.11** Charge trapping induced *V<sub>th</sub>* shift under constant voltage stress in HfO<sub>2</sub>, HfLaO with 15% and 50% La gate dielectric n-MOSFETs. p.73
- Fig. 3.12** Comparison of typical *C-V* curves for MOS HfLaO capacitors with different La concentration (including 50%, 15% and 0 %) after 1000°C PMA. Obvious *V<sub>fb</sub>* shift can be seen after La p.74

incorporation for both n- and p-MOS devices.

- Fig. 3.13**  $V_{fb}$  as a function of  $EOT$  (a) and the corresponding metal EWF as a function of La concentration in HfLaO films (b). Based on the  $V_{fb}$  values on  $6 \times 10^{15} \text{ cm}^{-3}$  n- and p- doped Si, corresponding EWFs of around 5.5 eV for Pt and around  $\sim 3.9$  eV for TaN on HfLaO with 50% La are extracted, neglecting the very weak dielectric charge effect. p.76
- Fig. 3.14** Transfer characteristics ( $I_d$ - $V_g$ ) of MOSFETs with TaN (for n-MOSFET) and Pt (for p-MOSFET) on HfO<sub>2</sub> and HfLaO (with 15% and 50% La) gate dielectrics. p.77
- Fig. 3.15** Energy band diagram for MG/high- $k$  gate stacks. The dashed (solid) lines indicate the case whereby HfLaO (HfO<sub>2</sub>) is used as the gate dielectric. The subscripts of  $\Phi_{eff}$  and  $e^-$  (HfLaO and HfO<sub>2</sub>) represent  $\Phi_{eff}$  of MGs and electron transfer for HfLaO and HfO<sub>2</sub> case, respectively. The amount and direction of net electron transfer are indicated by horizontal arrows. (a) For n-MOS device with TaN/HfO<sub>2</sub> gate stack, electron transfer from TaN to HfO<sub>2</sub> due to FLP shifts the  $\Phi_{eff}$  to mid-gap [21]. In the case of TaN/HfLaO gate stack, additional electron transfer from HfLaO to TaN would be expected due to the lower electronegativity of La atoms. This effect compensates the electron transfer from TaN to HfO<sub>2</sub> due to FLP, giving rise to the reduction of TaN's  $\Phi_{eff}$ . (b) For p-MOS device with Pt gate,  $V_O$  in a dielectric are believed to induce electron transfer from  $V_O$  to MG, which would lead to FLP and reduction of the MG's  $\Phi_{eff}$  [20]. When La atoms replace Hf atoms,  $V_O$  concentration is reduced. This leads to the reduction of the amount of electron transfer and the release of FLP, increasing the  $\Phi_{eff}$  of MG. p.80
- Fig. 3.16** (a) M-HfO<sub>2</sub> primitive cell without  $V_O$ . (b) & (c) Two possible  $V_O$  sites in m-HfO<sub>2</sub>: V4 (4-fold coordinated site) and V3 (3-fold coordinated site). p.81
- Fig. 3.17** (a) P-Hf<sub>2</sub>La<sub>2</sub>O<sub>7</sub> primitive cell without  $V_O$ . (b) & (c) Two possible  $V_O$  sites in p- Hf<sub>2</sub>La<sub>2</sub>O<sub>7</sub>: Td symmetry site and C<sub>2v</sub> p.82



symmetry site.

- Fig. 3.18** Comparison of typical normalized  $C$ - $V$  curves for MOS capacitors with  $\text{HfO}_2$  and  $\text{HfLaO}$  (50% La) dielectrics after  $900^\circ\text{C}$  PMA. Obvious  $V_{fb}$  shift can be seen after La incorporation. p.83
- Fig. 3.19** (a) Frequency dispersion of the  $\text{HfLaO}$  with 50% La among 10 kHz, 100 kHz and 1 MHz. (b) Hysteresis of  $\text{HfLaO}$  film with 50% La after annealing at  $900^\circ\text{C}$  for 30 s. p.84
- Fig. 3.20** The plot of  $V_{fb}$  versus  $EOT$  for devices with pure Ru metal on  $\text{HfLaO}$  dielectric on n-Si substrate ( $6 \times 10^{15} \text{ cm}^{-3}$  n-doped) after  $1000^\circ\text{C}$  PMA. Both  $V_{fb}$  and  $EOT$  were extracted from high-frequency  $C$ - $V$  measurement (100 kHz). The corresponding EWF of Ru on  $\text{HfLaO}$  (50% La) is  $\sim 5.2$  eV. p.85
- Fig. 3.21** The extracted EWF of MGs on  $\text{HfLaO}$  dielectric films with different La concentration (0%, 15% or 50%). p.86
- Fig. 3.22** Normalized  $C$ - $V$  curves for MOS capacitors with TaN/high- $k$  gate stacks after  $1000^\circ\text{C}$  PMA, where high- $k$  dielectrics include  $\text{HfO}_2$ ,  $\text{HfTbO}$ ,  $\text{HfDyO}$ ,  $\text{HfYbO}$  and  $\text{HfErO}$ . p.87
- Fig. 3.23** (a) Frequency dispersion of the  $\text{HfErO}$  with 30% Er among 10 kHz, 100 kHz and 1 MHz. (b) Hysteresis of  $\text{HfErO}$  film with 30% Er after annealing at  $1000^\circ\text{C}$  for 5 s. p.88
- Fig. 3.24** The plot of  $V_{fb}$  versus  $EOT$  for devices with TaN metal on  $\text{HfO}_2$  and  $\text{HfErO}$  dielectrics on p-Si substrate ( $6 \times 10^{15} \text{ cm}^{-3}$  p-doped) after  $1000^\circ\text{C}$  PMA. Both  $V_{fb}$  and  $EOT$  were extracted from high-frequency  $C$ - $V$  measurement (100 kHz). The corresponding EWF of TaN is  $\sim 4.4$  eV on  $\text{HfO}_2$  and  $\sim 4.1$  eV on  $\text{HfErO}$  (30% Er). p.88

- Fig. 4.1** Schematic process flow for dual MG integration by direct etching method. (a) First dielectric and first metal gate deposition, followed by selective etching of first metal from one side (n- or p-MOS); (b-1) Second metal deposition directly or (b-2) after selective removal of the first dielectric; (c) Poly-Si capping and gate patterning. p.96
- Fig. 4.2** Schematic illustration for dual MG CMOS technology by tuning WF with metal inter-diffusion. (a) Uniform dielectric, first metal and second metal deposition, followed by removal of the second metal on selected region; (b) The second metal can inter-diffuse with the underlying first metal or even segregate at the metal-dielectric interface and push the first metal atoms away from the interface during subsequent annealing processes. p.97
- Fig. 4.3** Schematic process flow for dual MG CMOS technology by employing FUSI gate. (a) Conventional poly-Si gate CMOS fabrication; (b) Dielectric deposition over the transistors and planarization by CMP; (c) Optional ion-implantation (I/I) or poly-Si etch-back; (d-1) Deposition of a same metal, e.g. Ni, for both n-MOS and p-MOS or (d-2) Deposition of different metals for n- and p-MOS, respectively; (e) Silicidation process and excess unreacted metal removal. p.98
- Fig. 4.4** Single metal dual WF approach using ion implantation of nitrogen into the selective metal gate region to modify metal WF. p.99
- Fig. 4.5** The plot of  $V_{fb}$  versus  $EOT$  for devices with pure Ru on HfLaO dielectric on n-type Si substrate ( $6 \times 10^{15} \text{ cm}^{-3}$  doping concentration) after  $1000^\circ\text{C}$  post metal annealing (PMA). The case for devices with pure TaN gate on HfLaO dielectric on p-type Si substrate ( $6 \times 10^{15} \text{ cm}^{-3}$  doping concentration) is shown in the inset. Both  $V_{fb}$  and  $EOT$  were extracted from high-frequency  $C-V$  measurement. The corresponding  $\Phi_{eff}$  of Ru (TaN) on HfLaO is 5.2 (3.9) eV. p.103

- Fig. 4.6** EDX analysis for TaN/Ru/HfLaO stack, (a) as deposited and (b) after 1000°C RTA with 5 s. Ta diffusion into Ru layer up to the interface between Ru and HfLaO after high temperature annealing was detected. Moreover, the corresponding TEM pictures (insets) indicate good continuity and uniformity for different layers in the gate stack, please note here that the top layers above TaN layer were only used for the EDX analysis. p.104
- Fig. 4.7** (a)  $C$ - $V$  curves for pure TaN, TaN/Ru stacks and pure Ru after 1000°C PMA. As the thickness of bottom metal layer Ru decreases, there are more n-type metal TaN diffusion through Ru to the Ru/HfLaO interface so as to decrease the EWF of MGs. (b)  $C$ - $V$  curves for TaN/Ru stack with 100 Å Ru on HfLaO after different temperature PMA. The  $V_{fb}$  shifts toward negative direction with the increase of annealing temperature up to 1000°C. However, the  $C$ - $V$  curve showed stable  $V_{fb}$  and no significant  $EOT$  variation during consecutive annealing at 1000°C after the first 1000°C annealing process. This indicates that the EWF changes are stable and permanent after high temperature annealing and are not affected by the subsequent thermal treatments. p.105
- Fig. 4.8** (a)  $I_d$ - $V_d$  and (b)  $I_d$ - $V_g$  characteristics of p-MOSFETs with pure TaN, TaN/Ru stack with 10 nm Ru and pure Ru MGs after 1000°C annealing. p.107
- Fig. 4.9** (a)-(e) Schematic illustration of the process flow for possible dual metal gate CMOS integration. p.108
- Fig. 4.10** OES intensities detected during etching of Ru gate stack in O<sub>2</sub> plasma, line spectra of the Ru elements also shown on the right axis. The endpoint of TaN, etched in Cl<sub>2</sub> plasma is obtained using 520 nm wavelength. When Ru is exposed to Cl<sub>2</sub> plasma, Ru film is not etched due to formation of nonvolatile RuCl<sub>x</sub>. Moreover, HfLaO film is not etched either when it is exposed to O<sub>2</sub> plasma. p.109

- Fig. 4.11** AFM pictures for pure Ru film (a), TaN/Ru stacks after TaN etching in both dry and wet mode, respectively (b) & (c). 0.064 nm variation of RMS indicates negligible physical damage to the original Ru layer during the etch processes. p.110
- Fig. 4.12** XPS spectra for Ru 3d core level taken from pure Ru film, TaN/Ru stacks after TaN etching in both dry and wet etch methods. p.111
- Fig. 4.13** Comparison of  $C$ - $V$  characteristic (a),  $I$ - $V$  characteristic (b) and  $J_g$  distribution @  $V_{fb}$ -1 V (c) among the Ru control devices and re-deposited Ru layer after removal of TaN layer by dry etch and wet etch methods respectively. p.112
- Fig. 4.14** AES depth profiles of the TaN/(Hf<sub>0.70</sub>La<sub>0.30</sub>)N<sub>y</sub>/SiO<sub>2</sub> gate stack (a) only FGA; (b) 900°C PMA for 30 sec and FGA. p.117
- Fig. 4.15** Typical 100 kHz  $C$ - $V$  curves of MOS Capacitors with (Hf<sub>x</sub>La<sub>1-x</sub>)N<sub>y</sub> grown on SiO<sub>2</sub> after 900°C PMA annealing. With the increase of La% in (Hf<sub>x</sub>La<sub>1-x</sub>)N<sub>y</sub>,  $V_{fb}$  shifts to more negative direction. p.118
- Fig. 4.16**  $V_{fb}$  vs  $EOT$  extracted from  $C$ - $V$  curves, for different La composition in (Hf<sub>x</sub>La<sub>1-x</sub>)N<sub>y</sub> metal gates after 900°C annealing. Metal work function  $\Phi_M$  was extracted by extrapolating the line to eliminate the contribution of fixed oxide charges. p.119
- Fig. 4.17** Cross-sectional TEM for (Hf<sub>0.70</sub>La<sub>0.30</sub>)N<sub>y</sub>/SiO<sub>2</sub>/Si gate stack after 900°C, 30 s PMA. p.120
- Fig. 4.18** EDX depth profile (a) for (Hf<sub>0.70</sub>La<sub>0.30</sub>)N<sub>y</sub>/SiO<sub>2</sub>/Si gate stack and (b) HfN/SiO<sub>2</sub>/Si gate stack. Intermixing of La and Hf with SiO<sub>2</sub> was found in (a), while no Hf diffusion into SiO<sub>2</sub> was detected in (b). p.121

- Fig. 4.19** Gate leakage current comparison of  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y/\text{SiO}_2$  gate stacks with poly-Si/SiON gate stack. A lower  $J_g$  was obtained for  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y/\text{SiO}_2$  gate stacks due to the formation of a high- $k$  layer. p.121
- Fig. 4.20** Summary of the  $\Phi_{eff}$  values for  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y/\text{SiO}_2$  capacitors with varying La composition under different annealing conditions. The  $\Phi_{eff}$  of HfN can be modulated from 4.6 eV to 3.9 eV continuously by changing the La composition in  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  film. p.122
- Fig. 4.21** Summary of  $\Phi_{eff}$  for lanthanide doped  $\text{MN}_x$  on  $\text{SiO}_2$  after 1000°C PMA. The effect of lanthanide on  $\Phi_{eff}$  tunability is clearly seen. p.123
- Fig. 4.22** C-V curves of  $(\text{Ta}_x\text{Tb}_{1-x})\text{N}_y/\text{HfAlO}/\text{Si}$  MOS capacitors with different Tb composition after 1000°C PMA. The  $V_{fb}$  shift indicates the  $\Phi_{eff}$  difference of the metal gates. p.124
- Fig. 4.23**  $\Phi_{eff}$  summary for aluminum doped  $\text{MN}_x$  on  $\text{SiO}_2$  after 1000°C PMA from previous works [36,37]. The effect of aluminum on the  $\Phi_{eff}$  tunability is clearly seen. p.125
- Fig. 4.24** C-V curves of  $(\text{Ta}_x\text{Al}_{1-x})\text{N}_y/\text{HfO}_2/\text{Si}$  MOS capacitors with different Al composition after 1000°C PMA.  $V_{fb}$  shifts to more positive direction with the incorporation of Al into TaN, due to the  $\Phi_{eff}$  difference among these metal gates. p.126
- Fig. 4.25** Comparison of gate leakage current among  $(\text{Ta}_x\text{Al}_{1-x})\text{N}_y/\text{HfO}_2$  gate stacks with different Al composition, with no obvious damage to the dielectric layer due to the incorporation of Al into TaN. p.126
- Fig. 4.26** Schematic illustration of the process flow for possible dual MG CMOS integration. (a) STI formation, well and threshold adjust implantations; (b-1) Gate dielectric and  $\text{MN}_x$  capped with p.129

poly-Si layer or (b-2) single  $MN_x$  layer, followed by hard mask deposition and PR coating; (C-1~C-3) Interface engineering by lanthanide and aluminum ion implantation for n-MOS and p-MOS, respectively; (d) Gate pattern; (e) Formation of LDD and sidewall spacer and S/D implantations.

- Fig. 5.1** A square wave with 50% duty cycle is imposed at gate and drain terminals with opposite phases respectively, and drain current ( $I_d$ ) versus gate voltage ( $V_g$ ) is measured between the consecutive stress. p.139
- Fig. 5.2** The time evolution of the change in  $V_{th}$  ( $\Delta V_{th}$ ) follows a power law dependence on stress time for both (a) n-MOSFETs and (b) p-MOSFETs under various static inversion biases. There exist two components, a fast initial stage followed by a slow stage, as observed in the insets. p.140
- Fig. 5.3** Time evolution of  $V_{th}$  shift for (a, b) n-, and (c) p-MOSFETs under dynamic stressing with a duty cycle of 50%. Figure 5.3(b) re-plots the data of each stress/passivation phase from Fig. 5.3(a) in the log-log scale. The  $V_{th}$  degradation/recover is due to charge trapping and de-trapping of two different kinds of traps in the  $HfO_2$  gate dielectric, fast traps and slow traps, with different capture and emission rates of carriers. Fast traps appear as sharp rising or dropping edge of  $\Delta V_{th}$  evolution in the initial stage of each phase. In Fig. 5.3(a), the simulation results for n-MOSFETs  $V_{th}$  degradation/recover based on the model proposed in this work are shown. p.142
- Fig. 5.4** Carrier separation result of (a) n- and (b) p-MOSFETs under inversion biases. p.143
- Fig. 5.5** Schematic energy band diagram for (a) an n- and (b) a p-MOSFET under inversion biases, which illustrates the electron or hole leakage currents shown in the Fig. 5.4. p.144
- Fig. 5.6** Time dependence of  $G_m$  degradation for both n- and p-MOSFETs. Under the same static inversion bias, p-MOSFETs p.144

show higher  $G_m$  degradation. In addition, with the increase of stress frequency,  $G_m$  degradation is improved for p-MOSFETs.

- Fig. 5.7**  $V_{th}$  shift time evolution for (a) n-MOSFETs, and (b) p-MOSFETs, under static and dynamic stresses of different frequency. Insets of Fig. 5.7(a) and (b) show the  $\Delta V_{th}$  at the 1000<sup>th</sup> second, stressed under both static and dynamic stress of different frequencies for n- and p- MOSFETs respectively. p.146
- Fig. 5.8** Time evolution of  $V_{th}$  shift for n-MOSFETs under dynamic stressing at both room temperature and 100°C. p.146
- Fig. 5.9** Lifetime projection for n-MOSFETs and p-MOSFETs based on  $|\Delta V_{th}| = 50$  mV as the device failure criterion. To ensure a lifetime of ten years under static stress, the maximum operating voltage is 1.2 V or -1.5 V for n- or p-MOSFETs. When the operating frequency is 1 MHz, the maximum operating voltage is improved to 1.7 V and -2.2 V for n- or p-MOSFETs, respectively. p.147
- Fig. 5.10** Three possible cases of trapped electrons  $\Delta n$  versus stress time  $\Delta t$  in one cycle of stress phase. Only concave curve (CC) can explain the observed frequency dependence of dynamic BTI. p.148
- Fig. 5.11** Simulation of static and dynamic BTI based on the physical model accounting for carrier trapping/de-trapping, and generation of new traps. p.149
- Fig. 5.12** Schematic diagrams for (a) static (DC), and (b) transient (pulsed  $I_d$ - $V_g$ ) measurement techniques. p.153
- Fig. 5.13**  $V_{th}$  shifts for TaN/HfLaO gate stacks with different La% after 1000 s stress with different stress voltages. Exponential voltage dependence can be observed for all the stacks with similar voltage acceleration factors. In addition, much lower ( $\sim 10$  times)  $V_{th}$  shift was achieved by HfLaO with 50% La as p.153

compared with HfO<sub>2</sub>.

**Fig. 5.14** Comparison of the  $V_{th}$  shifts due to constant voltage stress of  $V_{th} + 1.5$  V in HfO<sub>2</sub> and HfLaO films measured by (a) static and (b) transient measurement techniques, respectively. p.154

**Fig. 5.15** Comparison of the  $V_{th}$  shifts for n-MOSFETs with (a) HfO<sub>2</sub>, HfLaO with (b) 15% and (c) 50% La gate dielectrics by employing static and transient measurement techniques at a constant voltage stress of  $V_{th} + 1.5$  V. p.155



## List of Abbreviations

AES	Auger electron spectroscopy
AFM	atomic force microscopy
ALCVD	atomic-layer chemical vapor deposition
ALD	atomic-layer deposition
ASIC	application-specific integrated circuit
BTBT	band-to-band tunneling
BTI	bias-temperature-instability
CES	constant-field scaling
CET	capacitance equivalent thickness
CMOS	complementary metal-oxide-semiconductor
CMP	chemical mechanical polishing
C-V	capacitance-voltage
CVD	chemical vapor deposition
CVS	constant-voltage scaling
DG	double-gate
DHF	dilute hydrofluoric
DRAM	dynamic random access memory
EDX	energy dispersive X-ray
EOT	equivalent oxide thickness

EWf	effective work function
FDSOI	fully depleted silicon-on-insulator
FGA	forming-gas annealing
FIBL	fringing-induced barrier lowering
FLP	Fermi-level pinning
FTIR	Fourier transform infrared
FUSI	fully-silicided (metal gate)
GIDL	gate-induced-drain leakage
HK	high-k (dielectric)
HP	high-performance
I/I	ion implantation
IC	integrated circuits
IL	interfacial layer
ITRS	International Technology Roadmap for Semiconductors
I-V	current-voltage
LDD	lightly-doped-drain
LSI	large-scale integration
MG	metal gate
MIGS	metal-induced gap state
MNx	(refractory) metal nitride
MOCVD	metal-organic chemical vapor deposition
MOSFET	metal-oxide-semiconductor field-effect transistor

MPU	microprocessor unit
MSI	medium-scale integration
OES	optical emission spectroscopy
PDA	post-deposition-annealing
PMA	post-metal-annealing
PR	photoresist
PVD	physical vapor deposition
RCS	remote Coulomb scattering
RMS	root mean square
RTA	rapid thermal annealing
S/D	source/drain
SC-1	standard cleaning-1 (NH <sub>4</sub> OH+H <sub>2</sub> O <sub>2</sub> +H <sub>2</sub> O) solution
SRAM	static random access memory
SS	sub-threshold swing
SSDOI	strained-Si directly on insulator
SSI	small-scale integration
SSOI	strained-Si on insulator
STI	shallow trench isolation
TEM	transmission electron microscope
UHV	ultra high vacuum
ULSI	ultra-large-scale integration
UTBSOI	ultra-thin-body silicon-on-insulator

*List of Abbreviations*

---

UV	ultraviolet
VASP	Vienna Ab Initio Simulation Package
VLSI	very-large- scale integration
Vo	oxygen vacancy
WF	work function
XPS	X-ray photoelectron spectroscopy
XRD	X-ray diffraction

# Chapter 1

## Introduction

### 1.1 Overview of MOSFET Scaling


It has been around fifty years since the invention of the integrated circuit (IC) technology (1958), and during this period, there has been an unprecedented growth of the semiconductor industry, wherein the most prominent growth area lies in the silicon-based IC technology, which has evolved from small-scale integration (SSI), to medium-scale integration (MSI), to large-scale integration (LSI), to very-large-scale integration (VLSI), and finally to ultra-large-scale integration (ULSI). Currently, the ULSI technology has infiltrated practically every aspect of our daily life, making an enormous impact on the way we work and live.

To start, metal-oxide-semiconductor field-effect transistor (MOSFET, first invented by Dawon Kahng and Martin Atalla in 1960) is definitely the most important and basic IC device due to its advantages in device miniaturization, low power dissipation, and high yield compared to all other semiconductor devices. Moreover, it also serves as a basic component for many key device building blocks, including the complementary metal-oxide-semiconductor (CMOS), the dynamic random access memory (DRAM), and the static random access memory (SRAM) [1]. Therefore, the history of IC development is almost in tandem with that of MOSFET development, and the sustained growth in IC technology is actually driven by the continuous scaling of MOSFET to ever smaller dimensions.

The primary motivation for continuous scaling of MOSFET is to increase the number of transistors per chip, which may reduce cost effectively. For much of the history of semiconductor industry, the behavior of scaling of MOSFET has followed

the well-known Moore's law, which predicts that the number of transistors per chip would double every ~18 months [2]. At this rate, the number of transistors per chip has been increasing from  $10^3$  in the year 1972 to more than  $10^9$  of today's leading-edge technology, as shown in **Fig. 1.1** [3]. In the meantime, cost per function has decreased at an average rate of ~ 25-30% per year per function [4], implying similar price reductions are expected for logic ICs.

Additional benefits from device scaling down include improvement of device speed and reduction of power consumption. Higher speeds lead to expanded IC functional throughput rates, so that future ICs can perform data processing, numerical computation, and signal conditioning at 100 and higher gigabit-per-second rates [5]. Reduced power consumption will result in lowering the energy required for each switching operation. The required energy, called the power-delay product, has decreased by six orders of magnitude since 1960 [6].



**Fig. 1.1:** The increasing trend of transistors' production in a Microprocessor and DRAM during the last several decades based on the information from some famous corporations, showing the device scaling basically following Moore's Law.

## 1.2 Approaches for MOSFET Scaling

To scale down the device size continuously while maintaining device function, there have been various proposed sets of scaling rules, such as constant-field scaling (*CES*), constant-voltage scaling (*CVS*), and the generalized scaling rules [7-9].

In *CES*, it was proposed to keep the electric field unchanged in a short-channel device in order to maintain comparable characteristics and reliability relative to a long channel device. The idea behind *CES* is to scale the device voltages and the device dimensions (both vertical and lateral) by the same factor, so that the electric field remains unchanged. However, the requirement to reduce the supply voltage by the same factor as the physical dimension reduction in *CES* is difficult to meet since the threshold voltage ( $V_{th}$ ) and sub-threshold slope are not easily controlled for scaling [10]. If the  $V_{th}$  scales down slower than other factors, the drive current will be reduced. Thus, a *CVS* rule was proposed to address this issue, where the voltages remain unchanged while device dimensions are scaled. However, *CVS* will result in an extremely high electric field, which causes unacceptable leakage current, power consumption, and dielectric breakdown as well as hot-carrier effects [10]. To avoid the extreme cases of *CES* and *CVS*, a generalized scaling approach has been developed, where the electric field is scaled by a factor of  $\kappa$  while the device dimensions are scaled by a factor of  $\alpha$  [8]. The scaling parameters for *CES*, *CVS* and generalized scaling schemes are summarized in **Table 1.1**. In reality, the CMOS technology evolution has followed mixed steps of *CES*, *CVS*, and other generalized scaling schemes.

## 1.3 Challenges during MOSFET Scaling

MOSFET scaling is governed by the duality of speed versus power, where transistor speed, which is dependent upon drive current ( $I_d$ ), should be increased while

decreasing transistor power consumption ( $P$ ), while the transistor power consumption is determined by the total transistor leakage current.

Based on **Table 1.1**, it is necessary to increase the dimensional scaling factor ( $\alpha$ ) for enhancing speed, or reducing delay time ( $\tau$ ) in a circuit. That means gate oxide thickness ( $T_{ox}$ ), gate length ( $L_g$ ), gate width ( $W$ ) and source/drain junction depth ( $X_j$ ) for a MOSFET device must be scaled down significantly at the same time. Subsequently, as the technology scales down to the ultra deep-submicron, there are a lot of challenges facing the CMOS fabrication in the semiconductor industry.

**Table 1.1:** The scaling parameters for *CES*, *CVS* and generalized scaling schemes

MOSFET Device and Circuit parameters	Multiplicative Factor for MOSFETs		
	<i>CES</i>	<i>CVS</i>	Generalized
Device Dimensions ( $T_{ox}, L_g, W, X_j$ )	$1/\alpha$	$1/\alpha$	$1/\alpha$
Voltage ( $V$ )	$1/\alpha$	$1$	$\kappa/\alpha$
Electric Field ( $E$ )	$1$	$\alpha$	$\kappa$
Capacitance ( $C = \epsilon A/t$ )	$1/\alpha$	$1/\alpha$	$1/\alpha$
Inversion Layer Charge Density ( $Q_i$ )	$1$	$\alpha$	$\kappa$
Circuit Delay Time ( $\tau \sim CV/I$ )	$1/\alpha$	$1/\alpha^2$	$1/\kappa\alpha$
Power per Circuit ( $P \sim VI$ )	$1/\alpha^2$	$\alpha$	$\kappa^3/\alpha^2$
Power-Delay Product per Circuit ( $P\tau$ )	$1/\alpha^3$	$1/\alpha$	$\kappa^2/\alpha^3$
Circuit Density ( $\propto I/A$ )	$\alpha^2$	$\alpha^2$	$\alpha^2$
Power Density ( $P/A$ )	$1$	$\alpha^3$	$\kappa^3$

( $\alpha$ : Dimensional Scaling Factor;  $\kappa$ : Voltage Scaling Factor)


One of the most fundamental challenges for scaling down MOSFET structures has been photolithography, so much so that each of the new generation is described by a new lithographic dimension [4]. Previously it was believed that optical lithography would eventually reach its limit [11,12], yet International Technology Roadmap for Semiconductor (*ITRS*) [4] suggested that 193-nm deep ultraviolet (UV)



optical lithography is available to produce 0.1- $\mu\text{m}$  devices. When the limit for optical lithography is to be surpassed, X-ray and e-beam may be introduced into CMOS manufacturing. Therefore, for the present and near future, it appears unlikely that lithography will limit the scaling of silicon devices. However, the cost of lithography tools, including those required for making masks, may impede future scaling of devices to some extent. It seems more likely that a fundamental limit will halt further scaling. This will occur when at least one of the device physical dimensions, gate oxide thickness ( $T_{ox}$ ), gate length ( $L_g$ ), gate width ( $W$ ), or junction depth ( $X_j$ ), approaches the dimensions of a few silicon atoms. However, manufacturing tolerances, and therefore economics, may dictate an end to the scaling of silicon devices before these fundamental limits are reached. Therefore, in this part, only some currently perceived fundamental challenges will be considered.

### **1.3.1 High Leakage Currents**

First of all, an important challenge is high leakage current caused by aggressive MOSFET scaling, which is becoming the most serious issue in the ultra deep-submicron CMOS technology due to the large power consumption of the devices. Therefore, these high leakages are very likely to be the show-stopper for the MOSFET scaling eventually. There are six sources of leakage currents in short channel MOSFETs, as shown in the **Fig. 1.2** [13], where  $I_1$  is the oxide tunneling current;  $I_2$  is the gate current due to hot carrier injection;  $I_3$  is the subthreshold leakage;  $I_4$  is the channel punchthrough current;  $I_5$  is the reverse bias pn junction leakage and  $I_6$  is the Gate Induced Drain Leakage (GIDL).



**Fig. 1.2:** Schematic illustration of leakage current paths in a MOSFET device, where  $I_1$  is the oxide tunneling current;  $I_2$  is the gate current due to hot carrier injection;  $I_3$  is the subthreshold leakage;  $I_4$  is the channel punchthrough current;  $I_5$  is the reverse bias pn junction leakage and  $I_6$  is the GIDL.

In short, the main reason for these high leakage currents in a MOSFET device is due to the decreasing distance between the four terminals (gate, source, drain and substrate) in both vertical and lateral directions, i.e. the scaling of gate oxide thickness ( $T_{ox}$ ) and gate length ( $L_g$ ). In addition, it has been shown for current thin gate oxide structures, the gate oxide tunneling current ( $I_1$ ) is dominant among these leakages [14,15].

$\text{SiO}_2$ , as a conventional gate oxide, has enabled the vertical scaling of Si-based MOSFET for several decades due to its outstanding dielectric properties. However, the gate oxide thickness of MOSFET has been scaled from 1000 Å of the first MOSFET to around 12 Å (65 nm technology node) of today's leading-edge technology. Moreover, it has been demonstrated that when the physical thickness of  $\text{SiO}_2$  becomes thinner than  $\sim 30$  Å, the gate leakage current will be dominated by direct tunneling through the dielectric, and the gate leakage current through the film increases exponentially with further decrease of  $\text{SiO}_2$  thickness according to the fundamental quantum mechanical rules [16]. This will pose serious concerns

regarding the operation of CMOS devices, especially with respect to power consumption. Therefore, silicon oxynitride (SiON) and nitride/oxide stack ( $\text{Si}_x\text{N}_y/\text{SiO}_2$ ) structure as the near-term gate dielectric alternatives have been proposed to address the high leakage and other concerns for ultra thin  $\text{SiO}_2$  [4]. However, the thickness scaling limits for SiON ( $\text{Si}_x\text{N}_y/\text{SiO}_2$ ) would be around 13 Å [17].

Consequently, the aggressive shrinking of gate dielectric thickness is driving the conventional  $\text{SiO}_2$  or SiON gate dielectrics to its physical limit so alternative gate dielectric candidates have to be found for future CMOS application to meet the *ITRS* specifications.

### **1.3.2 Gate Electrode Issues**

The aggressive scaling down of MOSFET device dimension (including  $L_g$ ,  $W$  and  $T_{ox}$ ) will also aggravate several problems for conventional gate electrode, polysilicon (poly-Si), such as poly-Si gate depletion, high sheet resistance and boron penetration from the  $\text{p}^+$ -doped poly-Si gate into the channel region [4].

Poly-Si depletion occurs due to insufficient active dopant density in the gate [18]. It can compromise device performance because it donates an additional thickness of about 4 Å to the capacitance equivalent thickness (CET) of the gate stack [19,20]. It reduces the gate capacitance in the inversion regime and hence the inversion charge density, or leads to a lower effective gate voltage to the substrate. This problem is especially serious when the gate oxide scales to sub-10 Å regime.

Theoretically, we can reduce the high sheet resistance of poly-Si gate by increasing the active dopant density in the poly-Si gate. However, it has been demonstrated that the active poly-Si dopant density will saturate due to the limitation of solid solubility for both  $\text{n}^+$ -doped and  $\text{p}^+$ -doped poly-Si [18]. Moreover, for  $\text{p}^+$ -doped poly-Si, the increasing doping concentration will aggravate boron penetration phenomenon. The penetration of boron into gate dielectrics is another

critical issue for conventional MOSFET with poly-Si gate electrode [21,22], and it becomes more serious as the thickness of gate oxide layer is below 20 Å.

Hence, to suppress these issues for poly-Si induced by the scaling of gate length and gate oxide thickness, it is necessary to look for a new approach.

### **1.3.3 Mobility Degradation**

Carrier mobility ( $\mu$ ) in a MOSFET channel, which is a critical parameter for determining a number of transistor metrics, such as saturation current ( $I_{dsat}$ ), speed ( $1/\tau$ ), threshold voltage ( $V_{th}$ ), transconductance ( $G_m$ ), sub-threshold swing ( $SS$ ) and the corresponding MOSFET performances, is significantly degraded with the continuous scaling down of gate oxide thickness and the increase of poly-Si doping concentration [23].

Generally, there are three scattering mechanisms to determine the inversion carrier mobility. They are namely, the Coulomb charge scattering, the phonon scattering, and the surface roughness scattering [24], where Coulomb scattering may originate from different scattering centers. Coulomb scattering centers was traditionally known to be due to the substrate impurities. However, remote Coulomb scattering ( $RCS$ ) has been identified to play an important role for the mobility degradation phenomena in MOSFET with thin gate oxide layer [23]. Those remote scattering centers are away from the inversion layer, and may result from the presence of ionized charges in the gate dielectric and in the depleted poly-Si gate electrodes. In addition, it has been deduced that mobility degradation may be the main limitation in gate oxide scaling down to the 9 Å regime [23]. Therefore, the problem of carrier mobility degradation is necessary to be solved for maintaining the MOSFET performance in device scaling [25].

## 1.4 Opportunities during MOSFET Scaling

As predicted by *ITRS* [4], MOSFET scaling will continue further despite the challenges mentioned above. However, in order to achieve the maximum performance gain from the continuous MOSFET scaling while maintaining the power consumption at an acceptable level, innovative device structures and new materials have to be explored extensively. Therefore, CMOS technology is facing exciting opportunities now.

### 1.4.1 Innovations in Device Structure

As discussed above, the channel length is reduced aggressively with the continuous scaling down of MOSFET dimension, and MOSFETs with short channels differ in many important aspects from those with long channels, such as (a) short-channel effect, (b) velocity saturation, (c) channel length modulation, (d) source/drain series resistance, and (e) MOSFET breakdown. All these features are very important for device performance and design consideration [10]. In order to manage these features caused by the reduced channel length, many novel device structures have been proposed and investigated, including ultra-thin-body silicon-on-insulator (UTBSOI), double-gate (DG), FinFET, triple-gate,  $\Omega$ -gate FET, nanowire FET and so on [26-33]. In these device structures, the potential coupling from gate to channel can be greatly improved by their special device geometry compared with conventional planar bulk-Si CMOS, so that the short-channel characteristics can be effectively controlled. Consequently, the intrinsic silicon can be adopted as the channel substrate, which enables lower channel electric field, lower Band-To-Band Tunneling leakage (BTBT,  $I_5$  in **Fig. 1.2** due to heavily doped shallow junctions and halo doping), sharper *SS* and better carrier mobility to be achievable. These advantages make them very attractive as potential technology options for the future high-performance applications.

However, there are still some challenges for these novel device structures for comprehensive application. One of them is threshold voltage ( $V_{th}$ ) moderating. Due to the small amount of depletion charges and the intrinsic Si channel used, the gate work function close to mid-gap of Si for these devices would be preferred [4]. Thus, conventional poly-Si gate can not work properly in this situation and novel gate electrode materials with mid-gap work functions are required [34]. Secondly, the high source/drain series resistance caused by the thin silicon body used in these 3-D structures is another concern which may affect the overall performance of these novel FETs, as discussed in the previous paragraph. Thirdly, the carrier transport characteristics in the ultra-thin Si channels will be very sensitive to the Si-body thickness [35-37]. Thus the body thickness must be strictly controlled to an acceptable range during processes. However, the manufacturing tolerance for body thickness would be added up with the tolerance in defining the gate length, resulting in even smaller process windows and higher manufacturing cost in fabricating these novel structures compared with the conventional planar devices. Therefore, these novel structures may only be used for some kernel parts in particular applications, such as, microprocessor unit (MPU) or application-specific integrated circuit (ASIC).

## **1.4.2 Innovations of Materials in MOS Structure**

### **1.4.2.1 For Channel Material**

As discussed in the section 1.3.3, carrier mobility is significantly degraded with the continuous scaling down of gate oxide thickness and channel length in a MOSFET device. Therefore, there is a need to improve carrier mobility in the channel region to obtain overall performance enhancement. Basically there are three ways to enhance mobility for MOSFET device, including (a) inducing strain to the channel region, (b) utilizing the high mobility surface orientation, and (c) employing new channel materials with high mobility and high saturation velocity.

In the first method, currently there are two groups of technologies to introduce strain into the channel of MOSFET. One group is global-strain technologies, in which the strain is induced from modified substrates other than conventional pure Si substrate, such as strained-Si on relaxed-SiGe, strained-Si on insulator (SSOI), strained-Si directly on insulator (SSDOI), and so on [38-41]. However, optimizing the n-MOSFET and p-MOSFET simultaneously in a CMOS would be an issue for this global-strain technique due to the different requirements of stress for electron and hole mobility enhancement. Moreover, the cost issue may be another concern because the required strained-Si substrates with very low defect level are very expensive. The other group is the local strain, namely process induced strain technologies, including the strain from shallow trench isolation (STI), Si<sub>3</sub>N<sub>4</sub> stress liners, silicide induced strain, and embedded SiGe or SiC stressors in the source-drain region [42-47]. These techniques are based on the conventional bulk-Si CMOS process and thus have the advantages like low-cost and easy integration. Some of these techniques have already been adopted in the latest 65 nm CMOS technology for mass production.

The surface orientation and channel direction (current flow direction) can also affect the carrier mobility in MOSFET. In conventional bulk-Si CMOS technology, Si with uniform (100) surface orientation is commonly used. Recently it has been demonstrated (100) and (110) surface orientation can be integrated on the same wafer by a novel technology to get ideal mobility for electron and hole, respectively [48].

In addition, SiGe, Ge, InP, GaAs and other III-V compound semiconductors, as the possible candidates for channel materials, have attracted considerable attention due to their high-mobility and high-saturation-velocity [49-51]. However, compared with Si, the physical properties of these materials are still not very well understood. Many process issues also need to be addressed, including the dielectric/channel interface engineering and the source-drain junction formation [52]. Moreover, integration of alternative semiconductors into the conventional Si-based CMOS

process flow would be another concern. More comprehensive study on these materials will be appreciated in the future.

#### 1.4.2.2 For Gate Oxide

As discussed in the section 1.3.1, the aggressive shrinking of gate oxide thickness is driving the conventional SiO<sub>2</sub> or SiON to its physical limit. In addition, the exponential increase in oxide tunneling leakage through gate oxide also causes significant concerns regarding to the operation of CMOS devices, particularly standby power consumption, reliability and lifetime. Currently, high-permittivity ( $k$ ) dielectrics are regarded as potential candidates to replace SiO<sub>2</sub> or SiON for further scaling of the gate stack in MOSFET [53]. The most important advantage of the high- $k$  gate dielectrics rather than SiO<sub>2</sub> or SiON is to provide a physically thicker film for leakage current reduction while improving the gate capacitance by higher permittivity, as described in **Equation 1-1**,

$$EOT = \frac{\epsilon_{SiO_2}}{\epsilon_{high-k}} T_{high-k,phy} \quad (1-1)$$

where  $EOT$  is the equivalent oxide thickness of high- $k$  dielectric,  $\epsilon_{SiO_2}$  and  $\epsilon_{high-k}$  are the permittivity of SiO<sub>2</sub> (3.9) and the high- $k$  dielectrics, respectively, and  $T_{high-k,phy}$  is the physical thickness of high- $k$  film. Thus, a high- $k$  dielectric with a relative permittivity of  $\sim 20$  affords a physical thickness of 50 Å to obtain  $EOT$  of 10 Å. However, the relative permittivity, or  $k$  value, is not the only criterion for selecting an alternative gate dielectric because other material properties can also contribute to the final MOSFET performance, such as band gap, barrier height, film morphology, reliability and so on [53]. The detailed selection guidelines and research status for high- $k$  dielectrics will be introduced in **Chapter 2**.



### **1.4.2.3 For Gate Electrode**

As discussed in the section 1.3.2, as the gate oxide thickness of MOSFET scales into sub-10 Å regime, some fundamental limits of conventional poly-Si become more and more serious and tend to retard the improvements made to CMOS devices. Metal gate electrodes can be used to eliminate the poly-Si depletion effect and hence improve the device performance. Meanwhile, they can also address other concerns associated with the poly-Si gate electrodes. These make the metal gate technology one of the hottest research areas in recent years. However, there are still a lot of issues in the material selection and process integration need to be thought out before employing this kind of new materials. The detailed backgrounds and current research status about metal gate technology will also be discussed in **Chapter 2**.

## **1.5 Summary**

As discussed above, currently CMOS scaling will no longer be driven by photolithography solely. In fact, it will be driven by the innovations in developing advanced structures/materials and the ability to integrate these novel materials and structures into CMOS fabrication processes. This brings immense challenges and great opportunities at the same time. As required by the semiconductor industry to keep step with Moore's law in the future ten years [4], metal gate and high- $k$  technologies are among the most urgent technologies. Therefore, new materials and process schemes associated with advanced gate stacks involving metal gates and high- $k$  dielectrics will be the main focus of this thesis.

The background, selection guidelines and recent research developments of the metal gate and high- $k$  technologies will be introduced in detail in **Chapter 2**, wherein the major issues and challenges will be highlighted. Following the different challenges and the efforts to address these problems, the subsequent contents in this thesis will be divided into four parts. In **Chapter 3**, physical and electrical

characteristics for lanthanide incorporated HfO<sub>2</sub> gate dielectrics, especially HfLaO, will be investigated systematically. After that, an integration scheme for dual metal gate CMOS technology by employing HfLaO dielectric and specific metal gates will be presented at the beginning of **Chapter 4**, followed by a proposal for dual metal gate integration using a comparable method with conventional CMOS technology. A comprehensive investigation of bias-temperature-instability (BTI) degradation under both static and dynamic stresses for n- and p-MOSFETs with HfO<sub>2</sub> gate dielectric will be presented at the beginning of **Chapter 5**, then the evaluation of reliability for TaN/HfLaO gate stack will be performed as compared with TaN/HfO<sub>2</sub> gate stack. Finally, the major results achieved in this thesis will be summarized in **Chapter 6**, as well as some suggestions on future research work, such as the effect of Si deposition process on physical and electrical characteristics for Ni-based fully silicided (FUSI)/HfO<sub>2</sub> (and HfLaO) gate stacks.

## Reference:

- [1] D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong, "Device Scaling Limits of Si MOSFETs and Their Application Dependencies," *PROCEEDINGS OF THE IEEE*, vol. 89, no. 3, pp. 259-288, March 2001.
- [2] G. E. Moore, "Progress in digital integrated electronics," in *IEDM Tech. Dig.*, pp. 11-13, 1975.
- [3] Source: *Intel Corporation*.
- [4] *International Technology Roadmap of Semiconductors (ITRS)*, Semiconductor Industry Association (SIA), San Jose, CA. (<http://www.itrs.net/reports.html>)
- [5] H. Komiya, M. Yoshimoto, and H. Ishikura, "Future technological and economic prospects for VLSI," *IEICE Trans. Electron.*, vol. E76-C, no. 11, pp. 1555-1563, 1993.
- [6] R. W. Keyes, in N. G. Einspruch, Ed., *VLSI Electronics*, Academic, New York, 1981, vol. 1, pp. 186.
- [7] R. H. Dennard, "Field-Effect Transistor Memory," *U.S. Patent No. 3387286*, 1968.
- [8] G. Baccarani, M.R. Wordeman, and R. H. Dennard, "Generalized scaling theory and its application to  $\frac{1}{4}$  micrometer MOSFET design," *IEEE Tran. Electron. Dev.*, vol. 31, no. 4, pp. 452-462, 1984.
- [9] Y. Taur, D. A. Buchanan, W. Chen, D. J. Frank, K. E. Ismail, S.-H. Lo, G. A. Sai-Halasz, R. G. Viswanathan, H.-J. C. Wann, S. J. Wind, and H. S. Wong, "CMOS scaling into the nanometer regime," *Proc. IEEE*, vol. 85, pp. 486-504, 1997.
- [10] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*, Cambridge, U.K., Cambridge Univ. Press, 1998.
- [11] R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Barsous, and A. R. LeBlanc, "Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions," *IEEE J. Solid-State Circuits*, vol. 9, no. 5, pp. 256-268, 1974.
- [12] C. Hu, "Future CMOS Scaling and Reliability," *Proc. IEEE*, vol. 81, no. 5, pp. 682-689, 1993.
- [13] K. Roy, Hamid Mahmoodi-Meimand, and Saibal Mukhopadhyay, "Leakage control for deep-submicron circuits," *Proceedings of the SPIE*, vol. 5117, pp. 135-146, 2003.
- [14] Ndubuisi Ekekwe, and Ralph Etienne-Cummings, "Power dissipation sources and possible control techniques in ultra deep submicron CMOS technologies," *Microelectronics Journal*, vol. 37, pp. 851-860, 2006.

- [15] S. Mukhopadhyay, H. Mahmoodi-Meimand, C. Neau, and K. Roy, "Leakage in Nanometer Scale CMOS Circuits," in *International Symposium on VLSI Technology, Systems, and Applications*, pp. 307-312, 2003.
- [16] S. H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, "Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra thin oxide nMOSFET's," *IEEE Electron Device Lett.*, vol. 18, no. 5, pp. 209-211, 1997.
- [17] S. Song, W. S. Kim, J. S. Lee, T. H. Choe, J. K. Choi, M. S. Kang, U. I. Chung, N. I. Lee, K. Fujihara, H. K. Kang, S. I. Lee, and M. Y. Lee, "Design of sub-100 nm CMOSFETs: gate dielectrics and channel engineering," in *Tech. Dig. VLSI Symp.*, pp. 190-191, 2000.
- [18] E. Josse, and T. Skotnicki, "Polysilicon gate with depletion – or – metallic gate with buried channel: what evil worse?" in *IEDM Tech. Dig.*, pp. 661-664, 1999.
- [19] K. F. Schuegraf, C. C. King, and C. Hu, "Impact of polysilicon depletion in thin oxide MOS technology," in *IEEE VLSI-TSA International Symposium on VLSI Technology*, pp. 86-90, 1992.
- [20] Rafael Rios, "A physical compact model, including quantum mechanical effects, for statistical circuit design application," in *IEDM Tech. Dig.*, pp. 937-940, 1995.
- [21] J. R. Pfister, F. K. Baker, T. C. Mele, H. -H. Tseng, P. J. Tobin, J. D. Hayden, J. W. Miller, C. D. Gunderson, and L.C. Parrillo, "The effects of boron penetration on p<sup>+</sup> polysilicon gated PMOS devices," *IEEE Trans. Electron Devices*, vol. 37, no. 8, pp. 1842-1851, 1990.
- [22] A. B. Joshi, J. Ahn, and D. L. Kwong, "Oxynitride gate dielectrics for p<sup>+</sup>-polysilicon gate MOS devices," *IEEE Electron Dev. Lett.*, vol. 14, no. 12, pp. 560-562, 1993.
- [23] M. S. Krishnan, L. Chang, T.-J. King, J. Bokor, and C. Hu, "MOSFETs with 9 to 13 Å Thick Gate Oxides," in *IEDM Tech. Dig.*, session 10, no. 1, 1999.
- [24] S.-I. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFETs: Part I – Effect of substrate impurity concentration," *IEEE Trans. Electron Devices*, vol. 41, no. 12, pp. 2357-2362, 1994.
- [25] C. Hu, "Device Challenges and opportunities," in *Symp. VLSI Tech. Dig.*, pp. 4-5, 2004.
- [26] H.-S. Wong, D. Frank, Y. Taur, and J. Stork, "Design and performance considerations for sub-0.1 μm double-gate SOI MOSFETs," in *IEDM Tech. Dig.*, pp. 747, 1994.
- [27] B. Doris, M. Jeong, T. Kanarsky, Y. Zhang, R. A. Roy, O. Dokumaci, Z. Ren, F. Jamin, L. Shi, W. Natzle, H. Huang, J. Mezzapelle, A. Mocuta, S. Womack, M. Gribelyuk, E. C. Jones, R. J. Miller, H. P. Wong, and W. Haensch, "Extreme

- scaling with ultra-thin Si channel MOSFETs,” in *IEDM Tech. Dig.*, pp. 267-270, 2002.
- [28] D. Hisamoto, W.-C. Lee; J. Kedzierski, E. Anderson, H. Takeuchi, K. Asano, T.-J. King, J. Bokor, and C. Hu, “A folded-channel MOSFET for deep-sub-tenth micron era,” in *IEDM Tech. Dig.*, pp. 1032-1034, 1998.
- [29] Y. Choi, N. Lindert, P. Xuan, S. Tang, D. Ha, E. Anderson, T. King, J. Bokor, and C. Hu, “Sub-20nm CMOS FinFET technologies,” in *IEDM Tech. Dig.*, pp. 421-424, 2001.
- [30] R. Chau, B. Doyle, J. Kavalieros, D. Barlage, A. Murthy, M. Doczy, R. Arghavani, and S. Datta, “Advanced depleted-substrate transistors: single-gate, double-gate and tri-gate,” in *Proc. Int. Conf. on Solid State Dev. and Mat.(SSDM)*, pp. 68-69, 2002.
- [31] J. Kavalieros, B. Doyle, S. Datta, G. Dewey, M. Doczy, B. Jin, D. Lionberger, M. Metz, W. Rachmady, M. Radosavljevic, U. Shah, N. Zelick, and R. Chau, “Tri-gate transistor architecture with high-k gate dielectrics, metal gates and strain engineering,” in *Symp. VLSI Tech. Dig.*, pp. 62-63, 2006.
- [32] F. Yang, H. Chen, F. Chen, C. Huang, C. Chang, H. Chiu, C. Lee, C. Chen, H. Huang, C. Chen, H. Tao, Y. Yeo, M. Liang, and C. Hu, “25nm CMOS Omega FETs,” in *IEDM Tech. Dig.*, pp. 255-258, 2002.
- [33] F. Yang, D. Lee, H. Chen, C. Chang, S. Liu, C. Huang, T. Chung, H. Chen, C. Huang, Y. Liu, C. Wu, C. Chen, S. Chen, Y. Chen, Y. Chen, C. Chen, B. Chan, P. Hsu, J. Shieh, H. Tao, Y. Yeo, Y. Li, J. Lee, P. Chen, M. Liang, and C. Hu, “5nm-gate nanowire FinFET,” in *Symp. VLSI Tech. Dig.*, pp. 196-197, 2004.
- [34] J. Kedzierski, E. Nowak, T. Kanarsky, Y. Zhang, D. Boyd, R. Carruthers, C. Cabral, R. Amos, C. Lavoie, R. Roy, J. Newbury, E. Sullivan, J. Benedict, P. Saunders, K. Wong, D. Canaperi, M. Krishnan, K. Lee, B. A. Rainey, D. Fried, P. Cottrell, H. P. Wong, M. Jeong, and W. Haensch, “Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation,” in *IEDM Tech. Dig.*, pp. 247 - 250, 2002.
- [35] K. Uchida, H. Watanabe, A. Kinoshita, J. Koga, T. Numata, and S. Takagi, “Experimental study on carrier transport mechanism in ultrathin-body SOI n-and p-MOSFETs with SOI thickness less than 5 nm,” in *IEDM Tech. Dig.*, pp. 47-50, 2002.
- [36] S. Takagi, J. Koga, and A. Toriumi, “Subband structure engineering for performance enhancement of Si MOSFETs,” in *IEDM Tech. Dig.*, pp. 219-222, 1997.
- [37] T. Low, M. F. Li, W. J. Fan, S. T. Ng, Y. Yeo, C. Zhu, A. Chin, L. Chan, and D. L. Kwong, “Impact of surface roughness on silicon and germanium ultra-thin-body MOSFETs,” in *IEDM Tech. Dig.*, pp. 151-154, 2004.

- [38] K. Rim, J. Chu, H. Chen, K.A. Jenkins, T. Kanarsky, K. Lee, A. Mocuta, H. Zhu, R. Roy, J. Newbury, J. Ott, K. Petrarca, P. Mooney, D. Lacey, S. Koester, K. Chan, D. Boyd, M. Jeong, and H.-S. Wong, "Characteristics and device design of sub-100 nm strained Si N- and P-MOSFETs," in *Symp. VLSI Tech. Dig.*, pp. 98-99, 2002.
- [39] T. Mizuno, S. Takagi, N. Sugiyama, J. Koga, T. Tezuka, K. Usuda, T. Hatakeyama, A. Kurobe, and A. Toriumi, "High performance strained-Si p-MOSFETs on SiGe-on-insulator substrates fabricated by SIMOX technology," in *IEDM Tech. Dig.*, pp. 934-936, 1999.
- [40] T. Tezuka, N. Sugiyama, T. Mizuno, and S. Takagi, "High-performance strained-Si-on-insulator MOSFETs by novel fabrication processes utilizing Ge-condensation technique," in *Symp. VLSI Tech. Dig.*, pp. 96-97, 2002.
- [41] K. Rim, K. Chan, L. Shi, D. Boyd, J. Ott, N. Klymko, F. Cardone, L. Tai, S. Koester, M. Cobb, D. Canaperi, B. To, E. Duch, I. Babich, R. Carruthers, P. Saunders, G. Walker, Y. Zhang, M. Steen, and M. Jeong, "Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs," in *IEDM Tech. Dig.*, pp. 47-52, 2003.
- [42] S. Tiwari, M. Fischetti, P. Mooney, and J. Welser, "Hole mobility improvement in silicon-on-insulator and bulk silicon transistors using local strain," in *IEDM Tech. Dig.*, pp. 939-941, 1997.
- [43] A. Shimizu, K. Hachimine, N. Ohki, H. Ohta, M. Koguchi, Y. Nonaka, H. Sato, and F. Ootsuka, "Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement," in *IEDM Tech. Dig.*, pp. 433-436, 2001.
- [44] H.S. Yang, R. Malik, S. Narasimha, Y. Li, R. Divakaruni, P. Agnello, S. Allen, A. Antreasyan, J.C. Arnold, K. Bandy, M. Belyansky, A. Bonnoit, G. Bronner, V. Chan, X. Chen, Z. Chen, D. Chidambarao, A. Chou, W. Clark, S.W. Crowder, B. Engel, H. Harifuchi, S.F. Huang, R. Jagannathan, F.F. Jamin, Y. Kohyama, H. Kuroda, C.W. Lai, H.K. Lee, W-H. Lee, E.H. Lim, W. Lai, A. Mallikarjunan, K. Matsumoto, A. McKnight, J. Nayak, H.Y. Ng, S. Panda, R. Rengarajan, M. Steigerwalt, S. Subbanna, K. Subramanian, J. Sudijono, G. Sudo, S-P. Sun, B. Tessier, Y. Toyoshima, P. Tran, R. Wise, R. Wong, I.Y. Yang, C. H. Wann, and L.T. Su, "Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing," in *IEDM Tech. Dig.*, pp. 1075-1078, 2004.
- [45] A. Steegen, M. Stucchi, A. Lauwers, and K. Maex, "Silicide induced pattern density and orientation dependent transconductance in MOS transistors," in *IEDM Tech. Dig.*, pp. 497-500, 1999.
- [46] T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, "A 90nm high volume manufacturing logic technology featuring novel 45nm gate

- length strained silicon CMOS transistors,” in *IEDM Tech. Dig.*, pp. 978-980, 2003.
- [47] K. W. Ang, K. J. Chui, V. Bliznetsov, A. Du, N. Balasubramanian, M. F. Li, G. Samudra, and Y. Yeo, “Enhanced performance in 50 nm N-MOSFETs with silicon-carbon source/drain regions,” in *IEDM Tech. Dig.*, pp. 1069-1071, 2004.
- [48] M. Yang, M. Jeong, L. Shi, K. Chan, V. Chan, A. Chou, E. Gusev, K. Jenkins, D. Boyd, Y. Ninomiya, D. Pendleton, Y. Surpris, D. Heenan, J. Ott, K. Guarini, C. D'Emic, M. Cobb, P. Mooney, B. To, N. Rovedo, J. Benedict, R. Mo, and H. Ng, “High performance CMOS fabricated on hybrid substrate with different crystal orientations,” in *IEDM Tech. Dig.*, pp. 453-456, 2003.
- [49] H. Shang, H. Okorn-Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A. Cordes, H. P. Wong, E. C. Jones, and W. E. Haensch, “High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric,” in *IEDM Tech. Dig.*, pp. 441-444, 2002.
- [50] H. Shang, J. O. Chu, S. Bedell, E. P. Gusev, P. Jamison, Y. Zhang, J. A. Ott, M. Copel, D. Sadana, K. W. Guarini, and M. Leong, “Selectively formed high mobility strained Ge PMOSFETs for high performance CMOS,” in *IEDM Tech. Dig.*, pp. 157-160, 2004.
- [51] C. H. Huang, M. Y. Yang, Albert Chin, W. J. Chen, C. X. Zhu, B. J. Cho, M.-F. Li, and D. L. Kwong, “Very low defects and high performance Ge-on-insulator p-MOSFETs with Al<sub>2</sub>O<sub>3</sub> gate dielectrics,” in *Symp. VLSI Tech. Dig.*, pp. 119-120, 2003.
- [52] N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, M.-F. Li, N. Balasubramanian, A. Chin, and D.-L. Kwong, “Alternative surface passivation on germanium for metal-oxide-semiconductor applications with high-k gate dielectric,” *Appl. Phys. Lett.* vol. 85, pp. 4127-4129, 2004.
- [53] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-k gate dielectrics: Current status and materials properties considerations,” *J. Appl. Phys.*, vol. 89, pp. 5243-5275, 2001.

## **Chapter 2**

# **Developments in Advanced Gate Stacks Involving High-*k* Dielectrics and Metal Gates**

### **2.1 High-*k* Gate Dielectrics**

#### **2.1.1 Scaling Limits for Conventional Gate Dielectrics**

As briefly discussed in **Chapter 1**, SiO<sub>2</sub> has always been used in conventional CMOS technology for the past several decades due to its excellent material and electrical properties as a gate dielectric. Generally, the amorphous, thermally grown SiO<sub>2</sub> as the gate dielectric offers several key advantages in CMOS processing. First, it can provide a stable (thermodynamically and electrically), high-quality interface as well as superior electrical isolation properties. Moreover, high breakdown fields of 15 MV/cm can be obtained in SiO<sub>2</sub>. In addition, minimal low-frequency *C-V* hysteresis and frequency dispersion (< 10 mV), minimal dielectric charging and interface degradation, and the sufficiently high carrier mobility (both electrons and holes) can be usually obtained for the MOSFET with SiO<sub>2</sub>/Si system [1].

Despite this remarkable contribution of SiO<sub>2</sub>, further scaling of the SiO<sub>2</sub> thickness (< 3 nm) is problematic in advanced CMOS technology. The major concerns are the exponential increase in gate leakage current under the required operating voltages, which would lead to heat dissipation, power consumption and degradation of input impedance. The CMOS devices suffer from standby power dissipation [2,3], as well as boron penetration from poly-Si gate [4], and reliability issues [5-7].



To address these concerns, silicon oxynitride (SiON) and silicon nitride/oxide stack ( $\text{Si}_x\text{N}_y/\text{SiO}_2$ ) structures as the near-term gate dielectric alternatives have been proposed, mainly due to a slightly higher permittivity ( $k$ ) for pure  $\text{Si}_3\text{N}_4$  ( $\sim 7.8$ ) than  $\text{SiO}_2$  (3.9) [8-10]. However, the concentration of N through the dielectric layer must be controlled exactly because a small amount of N at or near the Si channel interface can control channel hot-electron degradation effects [11], while large amount of N near this interface will degrade device performance [12]. Till now, improved electrical properties have been obtained by using  $\text{Si}_x\text{N}_y/\text{SiO}_2$  gate stack and a leakage current of  $\sim 10^{-3}$  A/cm<sup>2</sup> at 1.0 V bias with equivalent oxide thickness ( $EOT$ ) thinner than 17 Å was achieved, which is  $\sim 100$  times lower than that for a pure  $\text{SiO}_2$  layer at the same  $EOT$  [13]. However, scaling with the SiON and  $\text{Si}_x\text{N}_y/\text{SiO}_2$  appears to be limited to  $EOT \sim 13$  Å, below which the effects of high gate leakage, reliability issue or electron channel mobility degradation will most likely prevent further improvements in device performance [14]. On the other hand, it has been suggested that 7 Å is the physical thickness limit for  $\text{SiO}_2$  or SiON, because the  $\text{SiO}_x$  sub-oxide region at any oxide/Si interface is  $\sim 3.5$  Å thick and there are two oxide/Si interfaces at the channel and the gate electrode. According to the most recent International Technology Roadmap of Semiconductor (*ITRS*), the current gate dielectrics ( $\text{SiO}_2$  or SiON) may only represent current two years near-term solutions for scaling the CMOS transistors [1], as shown in **Table 2.1**.

**Table 2.1:** The scaling of dielectric thickness with year predicted in *ITRS* 2005 [1]

<i>Year of Production</i>	<i>2004</i>	<i>2007</i>	<i>2010</i>	<i>2013</i>	<i>2016</i>
Technology node	hp90	hp65	hp45	hp32	hp22
Physical gate length for MPU (nm)	37	25	18	13	9
Physical gate length for low-operating-power (nm)	53	32	22	16	11

Physical gate length for low-standby-power (nm)	65	37	25	18	13
$EOT$ for MPU (nm)	1.2	0.9	0.7	0.6	0.5
$EOT$ for low-operating-power (nm)	1.5	1.2	0.9	0.8	0.7
$EOT$ for low-standby-power (nm)	2.1	1.6	1.3	1.1	1
Gate leakage at 100°C for high performance (A/cm <sup>2</sup> )	460	920	1,833	7,692	18,556
Gate leakage at 100°C for low-operating-power (A/cm <sup>2</sup> )	1.9	5.2	10.6	20.8	90.9
Gate leakage at 100°C for low-standby-power (A/cm <sup>2</sup> )	0.0046	0.0216	0.08	0.15	0.254

Consequently, the aggressive shrinking of gate dielectric thickness is driving the conventional SiO<sub>2</sub> or SiON gate dielectrics to its physical limit and further scaling of gate dielectrics requires other materials with higher permittivities ( $k$  values) based on **Equation 1-1**.

### **2.1.2 Selection Guidelines for High- $k$ Gate Dielectrics**

As an alternative to SiO<sub>2</sub> or SiON gate dielectric, high- $k$  materials provide a substantial physically thicker dielectric layer for reduced leakage current and improved gate capacitance. According to *ITRS 2005*, the high- $k$  gate dielectric will be required around 2008 [1]. Therefore, the timely implementation of high- $k$  gate dielectric is an imperative task for maintaining the historical trend of device scaling in semiconductor industry. However, before that, all of the alternative high- $k$  materials must meet a set of criteria, in addition to its  $k$  value, to serve as a successful gate dielectric. In this section, a systematic consideration of the selection guidelines for the appropriate high- $k$  materials will be discussed.

### 2.1.2.1 Permittivity, Barrier Height and Band Gap

Theoretically, selection of a gate dielectric with a higher permittivity than that of SiO<sub>2</sub> is essential. However, in real fabrication processes, it cannot be assumed that the higher  $k$  value, the better the performance improvement.

The required  $k$  value must be balanced with the barrier height for both electrons and holes ( $\Delta E_C$  and  $\Delta E_V$ ) to Si, especially  $\Delta E_C$  value, in the tunneling regime because the gate leakage current will increase exponentially with the decrease of barrier height for electron direct tunneling transport [15]. Since the  $\Delta E_C$  and  $\Delta E_V$  of many potential gate dielectrics have not been reported, the closest, most readily attainable indicator of band offset is the band gap ( $E_G$ ) of the dielectric. Generally, a large  $E_G$  corresponds to a large  $\Delta E_C$ . Therefore, the  $E_G$  of the dielectric should be balanced against its  $k$  value. The  $k$  value generally increases with increasing atomic number for a given cation in a metal oxide. However, the  $E_G$  of the metal oxides tends to decrease with increasing atomic number [16]. **Table 2.2** summarizes relevant properties for various gate dielectric materials. As shown, the  $E_G$  tends to decrease with increasing  $k$  value. This is the first reason why  $k$  value for a dielectric candidate cannot be too high.

**Table 2.2:** Comparison of relevant properties on Si for various gate dielectric materials [11,16-19]

Dielectric Material	Dielectric constant ( $k$ value)	Gap energy ( $E_G$ : eV)	Electron barrier to Si ( $\Delta E_C$ : eV)
SiO <sub>2</sub>	3.9	9	3.2
Si <sub>3</sub> N <sub>4</sub>	7-7.5	4.5-5.3	2.4
Al <sub>2</sub> O <sub>3</sub>	9-9.5	8.8	2.8
Y <sub>2</sub> O <sub>3</sub>	15	6	2.3
ZrO <sub>2</sub>	22-25	4-5.8	1.5

HfO <sub>2</sub>	20-25	4.5-5.8	1.4
Ta <sub>2</sub> O <sub>5</sub>	22-25	4.4-5	0.35
La <sub>2</sub> O <sub>3</sub>	30	6	2.3
TiO <sub>2</sub>	80	3-3.5	0

---

In addition, it has also been reported that the dielectric materials with ultra-high  $k$  value may cause fringing-induced barrier lowering (FIBL) effect [20], which means that a significant fringing field at the edge of a high- $k$  dielectric could lower the barrier for carriers transport into the drain, and hence seriously degrade the off-state characteristics of the device.

Therefore, it is more appropriate to find a dielectric with moderate  $k$  value for advanced CMOS gate dielectric application. With this in mind, a single high- $k$  dielectric layer, even with  $k$  value  $\sim 12$ – $25$ , will allow a physical dielectric thickness of  $35$ – $50$  Å, which is already thick enough to obtain the  $EOT$  required for  $65$  nm CMOS and beyond.

### **2.1.2.2 Thermodynamic Stability on Si and Film Morphology**

As gate oxides must sit directly on the Si substrate, thus the second requirement arises from the condition that the oxides must not react with Si to form either SiO<sub>2</sub> or a silicide during deposition or subsequent processing at elevated temperatures, such as source/drain activation annealing. This is because the resulting SiO<sub>2</sub> layer would increase the overall  $EOT$  and compromise the effect of using the high- $k$  dielectric. In addition, any formed silicide would generally be metallic and would short out the field effect. However, most of the high- $k$  materials investigated would react with the Si substrate during high thermal budget process due to their thermodynamic instability, forming an undesirable interfacial layer. Moreover, the thickness of this interfacial layer will normally increase with the temperature of the process, which results in increased  $EOT$  eventually.

In addition to good thermodynamic stability on Si, alternative high- $k$  dielectrics should also have good kinetic stability for themselves, i.e. they must withstand the high thermal budget processing. Most of the advanced gate dielectrics are either polycrystalline or single crystal films, but generally, those which can retain the amorphous structure throughout the subsequent processes are desirable because the polycrystalline structure for gate dielectrics would lead to undesirable interfacial growth, electrical instability and defect generation due to grain boundaries through the polycrystalline high- $k$  layer, which may serve as high-diffusion paths for oxygen and dopant [21]. In addition, grain size and orientation changes throughout the polycrystalline dielectric layer could cause significant variations in dielectric constant, leading to inconsistent properties.

### **2.1.2.3 Interface Quality**

For all thin gate dielectrics, the interface with Si play a key role, and in most cases is the dominant factor in determining the overall electrical properties. A potential high- $k$  gate dielectric should be able to provide a sufficiently high-quality interface with the Si channel, as close as possible to that of SiO<sub>2</sub>. However, the typical production SiO<sub>2</sub> gate dielectrics have a midgap interface state density ( $D_{it}$ ) of  $\sim 2 \times 10^{10}$  states/cm<sup>2</sup>, whereas most of the high- $k$  materials show  $D_{it} \sim 10^{11}$ - $10^{12}$  states/cm<sup>2</sup>, and these increases in  $D_{it}$  observed in high- $k$  gate dielectrics will tend to degrade leakage current and carrier mobility in the channel region. As discussed in **Chapter 1**, these two parameters are very important for evaluating MOSFETs' performances. Therefore, it seems that the ideal gate dielectric stack could have an interfacial layer comprised of several monolayers of Si-O containing material to improve interface properties, and also a high- $k$  film on top of the interfacial layer to provide physically thicker gate dielectric. Even though the overall  $k$  value will be compromised in this case, this tradeoff for interfacial control will be acceptable as long as the resulting leakage currents are low enough.

#### **2.1.2.4 Gate and Process Compatibility**

As discussed in **Chapter 1**, poly-Si gate has been found to be reliable in CMOS technology for decades because precise control of dopant implant energy and dopant concentration can accurately tune the desired threshold voltage ( $V_{th}$ ) for both n-MOS and p-MOS. However, it will likely be phased out for CMOS scaling in the longer term, after which a metal gate substitute seems to be required [1]. It is therefore desirable to employ a gate dielectric which will be compatible in direct contact with poly-Si gate, especially with potential metal gate materials. A detailed background for this point will be presented in the next section.

In addition, currently the process integration components have been well established in industry, such as depositing, annealing, and etching for conventional CMOS technology. It has also been shown that the method by which the dielectrics are deposited in a fabrication process is a crucial factor in determining the final film quality and properties. Therefore, the deposition process for the dielectric must be compatible with current or expected CMOS processing, cost, and throughput.

#### **2.1.2.5 Reliability**

The electrical reliability of a new gate dielectric must also be considered seriously for application in CMOS technology. Due to the difference of materials and fabrication process for high- $k$  dielectrics from  $\text{SiO}_2$ , there are several areas of concerns for high- $k$  dielectric reliability.

First of all, charge trapping during electrical stress is observed to be significant for high- $k$  dielectrics. Large amount of fixed charge and charge trapping compared to  $\text{SiO}_2$  were observed for various types of high- $k$  dielectrics independent of the deposition techniques. The charge trapping centers responsible for the fixed and mobile charge may be at the interface of the bulk high- $k$  and interfacial layer [22,23] or within the bulk high- $k$  layer itself [24], and are highly polarity dependent [25].

These charge centers result in hysteresis, mobility degradation and significant instability in the  $V_{th}$ , which will pose a serious problem for high- $k$  dielectric implementation. In addition, it has been shown that charge trapping may lead to polarity dependent high- $k$  degradation and breakdown [24,25].

Secondly, it is believed that the breakdown mechanism of high- $k$  stack is much more complicated than single SiO<sub>2</sub> dielectric. Previously, it was reported that gate current through high- $k$  dielectrics showed both high level and low level fluctuations at the onset of soft breakdown [26]. At the same time, another report had also indicated that breakdown may occur at either the bulk or interfacial layer of the high- $k$  stacks due to its intrinsic multi-layer structure [27]. As such, the breakdown mechanism as thickness of the high- $k$  film is scaled downward is not clearly determined at the moment.

Besides these two major reliability issues, there are several other important reliability issues caused by the introduction of high- $k$  dielectrics, including hot carrier aging due to the reduction of barrier height for electron and hole injection, the impact of plasma damage and process-related defects, which also need to be carefully considered for high- $k$  real application.

### **2.1.3 Research Status of High- $k$ Dielectrics**

Initially, high- $k$  materials were chosen as potential alternative gate dielectric candidates inspired by memory capacitor application, wherein the most commonly studied high- $k$  gate dielectric candidates include Ta<sub>2</sub>O<sub>5</sub>, SrTiO<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> material systems. Besides their feasibility in memory capacitor application, they have also been comprehensively investigated for the possible replacement of conventional SiO<sub>2</sub>.

The  $k$  value of Ta<sub>2</sub>O<sub>5</sub> is around 26, appropriate permittivity for the gate dielectric application. However, Ta<sub>2</sub>O<sub>5</sub> is not thermally stable in direct contact with Si [28]. Thus an interfacial buffer layer of SiO<sub>2</sub> may be necessary to prevent the

interfacial reaction between Ta<sub>2</sub>O<sub>5</sub> and Si substrate. This may increase process complexity and compromise the thickness scaling of gate dielectric. Also, the conduction band offset ( $\Delta E_C$ ) for Ta<sub>2</sub>O<sub>5</sub> is much less than 1 eV [16], it will likely preclude using the Ta<sub>2</sub>O<sub>5</sub> for gate dielectric application, since electron transport would lead to unacceptably high leakage currents.

At the same time, it has been reported that the materials with ultra high  $k$  value such as SrTiO<sub>3</sub> ( $k \sim 80$ ) may cause fringing induced barrier lowering effect (*FIBL*) when used as the gate dielectric [17]. As introduced previously, this effect may seriously weaken the gate control capability and degrade the off-state characteristics in MOSFETs. Moreover, the thermal stability of SrTiO<sub>3</sub> in direct contact with Si is not very good, which has the similar problem as with Ta<sub>2</sub>O<sub>5</sub>.

Unlike the thermally unstable Ta<sub>2</sub>O<sub>5</sub> and SrTiO<sub>3</sub>, Al<sub>2</sub>O<sub>3</sub> is a very stable and robust material when in direct contact with Si [16], and its  $\Delta E_C$  is  $\sim 2.8$  eV [19]. Moreover, it can maintain an amorphous structure under the process condition of interest. Hence, Al<sub>2</sub>O<sub>3</sub> has many favorable properties compared to the above-mentioned high- $k$  dielectrics. However, the Al<sub>2</sub>O<sub>3</sub> gate dielectric shows poor reliability characteristics such as  $V_{th}$  instability induced by charge trapping effect [29]. Also, the  $k$  value of Al<sub>2</sub>O<sub>3</sub> is only around 9.5 [19], which may not provide adequate benefits compared to the present SiON gate dielectric.

Due to the difficulties in searching for a suitable high- $k$  gate dielectric among the mature materials for memory capacitor application mentioned above, some novel high- $k$  materials have been studied and most of them, to date, are the metal oxides as shown in **Table 2.2**. It can be seen some of them are from group IIIB in the periodic table, such as Y<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub>, and others are from group IVB, such as TiO<sub>2</sub>, ZrO<sub>2</sub> and HfO<sub>2</sub>.

Several research groups have studied the group IIIB metal oxides Y<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub> for the purpose of high- $k$  dielectrics [30-34]. It has been demonstrated that the



$\text{Y}_2\text{O}_3$  gate dielectric showed very low leakage current and interface state density, without obvious relationship with the deposition process [30-32]. Also, it has been reported that a thick interfacial  $\text{SiO}_x$  layer between  $\text{Y}_2\text{O}_3$  and Si substrate was formed during process [30,32], which indicates that the thermal stability of  $\text{Y}_2\text{O}_3$  in direct contact with Si is still a serious issue. In addition, Chambers and Parsons found that the flat band voltages ( $V_{fb}$ ) for the  $\text{Y}_2\text{O}_3$  films shifted by 300-600 mV from those expected for ideal capacitors using the respective electrodes and substrate types [33]. Similarly, the  $\text{La}_2\text{O}_3$  gate dielectric also exhibited low leakage currents and a large  $V_{fb}$  shift [32,34]. In addition, the interfacial  $\text{SiO}_x$  layer between  $\text{La}_2\text{O}_3$  and Si is very thin, which implies its thermodynamic stability is better than that of  $\text{Y}_2\text{O}_3$ . However, the magnitude of the  $V_{fb}$  shifts measured in these two high- $k$  systems, suggests a substantial fixed charge density in the bulk of the film, which may impede their application as gate dielectric.

For the group IVB metal oxides,  $\text{TiO}_2$  as the gate dielectric was first reported by Campbell *et al.* [35]. The authors found that the  $\text{TiO}_2$  gate dielectric showed a thick interfacial layer formation due to thermal instability, unacceptably high leakage current due to the low  $\Delta E_C$  and large  $D_{it}$  of  $10^{12}/\text{cm}^2\text{-eV}$ . These results rule out  $\text{TiO}_2$  application as the gate dielectric.  $\text{ZrO}_2$  and  $\text{HfO}_2$ , also from group IVB metal oxides, received considerable attention due to their appropriate  $k$  value,  $\Delta E_C$ ,  $E_G$  and acceptable thermal stability in direct contact with Si. However, it was also found that compared with the case of  $\text{HfO}_2$ , the chemical properties for  $\text{ZrO}_2$  would be degraded possibly due to the interaction of  $\text{ZrO}_2$  with the poly-Si gate electrode as well as with the Si substrate to form silicide [36]. In addition, for chemical vapor deposited (CVD)  $\text{ZrO}_2$  on Si substrate, interfacial  $\text{SiO}_x$  triggers the formation of Zr-silicide at the channel interface during ultra high vacuum (UHV) annealing with high temperature [37]. Thus, recently  $\text{HfO}_2$  has been extensively studied among various high- $k$  dielectric candidates. To further improve its thermal stability and crystallization temperature, several research groups incorporated silicon, aluminum and/or nitrogen into  $\text{HfO}_2$  to form Hf-based gate dielectrics, such as  $\text{HfSiO}$  [38],  $\text{HfAlO}$  [39],  $\text{HfON}$

[40], HfSiON [41] and HfAlON [42]. Moreover, some excellent electrical and reliability characteristics were also reported on this kind of Hf-based gate dielectrics, which are much closer to meet the requirements for future CMOS technology. Therefore, a lot of research groups from the semiconductor industry and academia have been making great efforts in an attempt to implement the Hf-based gate dielectrics in next generation CMOS technology.

### **2.1.4 Major Challenges of High- $k$ Gate Dielectric Implementation**

Even though the Hf-based gate dielectrics show the most promising characteristics for advanced CMOS application, however, there are still some challenges for integration of these Hf-based gate dielectrics, such as (1) permittivity degradation, (2) mobility degradation, (3) charge trapping induced  $V_{th}$  instability, and (4) high  $V_{th}$  induced by Fermi-level pinning (FLP) effect, which will be described as below. Besides these major challenges, some process issues of the Hf-based gate dielectrics, such as the film deposition and etching, needs to be carefully considered for their real application.

#### **2.1.4.1 Permittivity Degradation**

As discussed above, to further improve the thermal stability, the incorporation of Si, Al and/or N into HfO<sub>2</sub> film was proposed to form HfSiO (HfSiON) or HfAlO (HfAlON), which can retain its amorphous structure even after high temperature process. However, the dielectric constant of HfO<sub>2</sub> is significantly degraded by incorporating the Si or Al. The lower dielectric constant obtained in HfSiO (HfSiON) or HfAlO (HfAlON) is due to the oxide of Si or Al with much lower permittivity (SiO<sub>2</sub> ~ 3.9, Al<sub>2</sub>O<sub>3</sub> ~ 9.5) as compared to HfO<sub>2</sub> (~ 25). This may compromise the benefits of the HfSiO (HfSiON) or HfAlO (HfAlON) gate dielectrics and limit the continuous scaling of gate dielectric thickness. Consequently, a high- $k$  dielectric candidate with reasonable dielectric constant and also acceptable thermal stability is

still needed.

#### **2.1.4.2 Mobility Degradation**

Mobility is also a key parameter influencing overall MOSFET performance. However, serious mobility degradation can be observed for most of the high- $k$  gate dielectrics, including Hf-based gate dielectrics [19,43]. Coulomb scattering due to the pre-existing and trapped charges in high- $k$  films [44,45] and remote phonon scattering associated with the ionic properties of the “soft” metal-oxygen bonds in high- $k$  films [46,47] have been proposed to account for the electron mobility degradation in high- $k$  gate stacks. Among various high- $k$  dielectric candidates, HfSiO<sub>x</sub> shows the most promising mobility characteristic [48], but its permittivity is relatively low. Even though some methods have been demonstrated to improve the mobility characteristics effectively, such as improving the microstructures of HfO<sub>2</sub> film [49,50] or inserting a SiO<sub>x</sub>(N) layer under the high- $k$  film [50-52], the mobility degradation for high- $k$  dielectrics as  $EOT$  scales down is still a concern [19].

#### **2.1.4.3 Charge Trapping Induced $V_{th}$ Instability**

Charge trapping, which causes  $V_{fb}$  and  $V_{th}$  instability during operation, is also a key integration challenge for Hf-based gate dielectrics application in future CMOS technology [53]. The charge trapping centers responsible for the fixed charges are likely to occur within the bulk of the high- $k$  film as well as at the interfaces of the high- $k$  layer with the gate electrode [54] and with the underlying interfacial layer [22]. The fixed charge within the high- $k$  film shifts  $V_{th}$  relative to that of SiO<sub>2</sub>, and poses a serious issue for  $V_{th}$  control for production of circuits using high- $k$  gate dielectrics. Even though rapid trapping and de-trapping have been observed recently during measurements [55] and demonstrated that the  $V_{th}$  shift under uniform static stress was overestimated compared to that under practical dynamic stress condition, the presence of charge trapping centers still fundamentally influences reliability of high- $k$  stacks

and poses a challenge for the attainment of reliability goals.

#### **2.1.4.4 Fermi Level Pinning Induced High $V_{th}$**

Unacceptably high FLP-induced  $V_{th}$ , in particular for p-MOS, is another serious challenge for integration of the Hf-based gate dielectrics into poly-Si gate or even the advanced metal gate process [56]. It has been proposed that the  $V_{th}$  behavior in poly-Si/high- $k$  device is dominated by the FLP effect, which is totally different from the poly-Si/SiO<sub>2</sub> device [56]. Hf-Si bond induced interface dipole [56] and/or oxygen vacancy induced charge transfer across the poly-Si/high- $k$  interface [57-58] have been proposed to explain the FLP phenomenon. Moreover, the FLP effect was also observed in high- $k$  gate dielectric with metal gate electrode, which may be due to the existence of metal induced gap states [59,60]. The unacceptably high  $V_{th}$  induced by the FLP effect seriously impedes the implementation of high- $k$  gate dielectrics and metal gate electrodes and this effect will be further discussed in the following sections.

## **2.2 Metal Gate Electrodes**

### **2.2.1 Scaling Limits for Conventional Gate Electrode**

Before discussing metal gate (MG) electrodes, let us briefly review the background of the conventional gate electrode: poly-Si. Poly-Si is currently the most widely used gate electrode material for MOSFETs because it has an excellent compatibility with the self-aligned gate-first process and can be easily formed for dual gates. These merits make the poly-Si a superior gate electrode material for the gate-first CMOS process.

However, as discussed in **Chapter 1**, with MOSFETs scaling into the high performance (hp) 45 nm technology node and beyond, some fundamental limits of poly-Si become more and more serious and tend to retard the further improvement of

CMOS performance, such as poly-Si depletion, high sheet resistance and dopant penetration effect as mentioned before. In addition, high- $k$  dielectrics would probably be finally required to break through the scaling limits of SiO<sub>2</sub> and SiON dielectrics in hp 45 nm technology and beyond. Therefore, besides the considerations from the high- $k$  dielectrics themselves, the compatibility (or interface quality) between poly-Si and some promising high- $k$  candidates is also a big challenge for the implementation of high- $k$  with the conventional poly-Si electrode.

First and foremost, the FLP phenomenon will occur when poly-Si gate is in contact with many Hf-based high- $k$  dielectrics, which leads to an undesirable  $V_{fb}$  shift, especially for p-MOSFETs [54,61-63]. This will lead to asymmetric high  $V_{th}$  for n- and p-MOSFETs, making these gate stacks difficult to be used for circuit design. To explore the origin of the FLP problem, dopant penetration from poly-Si gate into dielectric [61] or the formation of HfB<sub>2</sub> at the interface between p-type poly-Si and HfO<sub>2</sub> [64] were proposed to explain the high  $V_{th}$  in p-MOSFETs. But some later studies showed no evidence of HfB<sub>2</sub> formation at poly-Si/HfO<sub>2</sub> interface [57], and the high  $V_{th}$  in p-MOSFET had been established during the poly-Si deposition, irrespective of the dopant-type and the activation process [65]. C. W. Yang *et al.* suggested that the FLP effect can be attributed to the formation of acceptor- and donor-like interface states, but the origin of the interface states was not identified [54]. C. Hobbs *et al.* proposed an Hf-Si bond induced dipole theory to explain the observed FLP phenomenon at the poly-Si/HfO<sub>2</sub> interface [56,66], however, this theory can not explain their own experiment that  $V_{fb}$  difference between p<sup>+</sup> and n<sup>+</sup> gates decreases remarkably by a only very small amount of HfO<sub>2</sub> deposition. Recently, K. Shiraishi *et al.* proposed another model in which the  $V_{fb}$  shift for p<sup>+</sup> poly-Si on Hf-based dielectrics was attributed to the oxygen vacancy ( $V_O$ ) which promoted charge transfer across the interface [57]. However, it is difficult to explain the opposite shift of  $V_{fb}$  for n<sup>+</sup> and p<sup>+</sup> poly-Si gates using this model. Thus far there is still no universal theory or model to address this phenomenon. Apart from the disagreements in understanding the origin of the FLP effect, it is also a practical challenge to minimize this effect and

to obtain reasonably low  $V_{th}$  for p-MOSFETs. M. Koyama *et al.* demonstrated a method to reduce the FLP effect by carefully engineering the gradient of Hf concentration in HfSiON film, where a low Hf concentration near the poly-Si/HfSiON interface is required to achieve large  $V_{fb}$  difference between  $n^+$  and  $p^+$  poly-Si [67]. But the disadvantage of this method is the overall dielectric constant of the high- $k$  dielectric will be sacrificed. Another way to reduce the high  $V_{th}$  for p-MOSFETs is to cap the Hf-based high- $k$  by a thin  $AlO_x$  layer in the p-MOSFET region [68,69]. However, this will lead to a different  $EOT$  for n- and p-MOSFETs, as well as immense challenges in process integration. Finally, adding Ge into the poly-Si gate or using  $n^+$  Ge as the gate electrode was proposed as potential solutions to reduce FLP due to the lower probability of forming  $V_O$  in Ge/high- $k$  interface [70], but the process integration will be a potential issue.

The thermodynamic instability between poly-Si and many high- $k$  materials will be another concern for the applications of poly-Si with high- $k$  dielectrics. Poly-Si was found to be reactive with some of the high- $k$  materials, e.g.  $ZrO_2$  and  $HfO_2$ , which leads to excess leakage current and poor charge trapping properties to the high- $k$  films. Inserting an  $Al_2O_3$ ,  $Si_3N_4$  or amorphous-Si layer between poly-Si and  $HfO_2$  had been demonstrated to improve the thermodynamic stability and lower the gate leakage density of poly-Si/ $HfO_2$  stack by several orders [63,71,72]. Incorporating nitrogen into gate dielectric to form HfON or HfSiON is another approach to improve the thermal/electrical stability of poly-Si/high- $k$  gate stacks [40,73]. Similarly, the overall dielectric constant of the high- $k$  dielectric will be sacrificed by these methods.

As a result, MG technology has been extensively studied in recent years and is likely to replace poly-Si gate in hp 45 nm technology node and beyond because a MG material not only eliminates the poly-Si depletion and dopant penetration problems, but also greatly reduces the gate sheet resistance. However, the insertion of MG electrodes may also bring about other new problems. Therefore, careful consideration of the choice of metals for the gate electrode is needed. The following sections will

review the selection guidelines for MG candidates first, followed by research status of MG technology and major challenges of MG implementation.

## **2.2.2 Selection Guidelines for Metal Gate Electrodes**

### **2.2.2.1 Material Considerations for Metal Gate Electrodes**

The metal for the gate electrode application should possess all the good characteristics of poly-Si that are qualified for the gate application. Firstly, the thermal stability of MG candidates at processing temperatures is an important issue. It should be stable with the underlying gate oxide so as to sustain the high processing temperature without mechanical failure and not be oxidized during the process. In addition, it should be free of mobile charge, have low resistivity, surface states and satisfactory breakdown strength. The more subtle electrical property issue is that it should have a suitable work function, which ultimately affects  $V_{th}$  of MOSFET. The following subsections will describe the required material properties in terms of thermal stability considerations and work function requirements.

#### **(a) Thermal Stability Considerations**

One of the most important parameters for MG candidates is their thermal stability. In current gate-first process, gate electrode is formed prior to the source/drain implantation and dopant activation annealing, which implies that the metal candidate and the metal-dielectric interface should be robust enough to stand up to a high thermal budget. However, the interface reaction or inter-diffusion between MG and the underlying gate dielectric always happen during the device fabrication process, wherein the interface reaction is thermodynamically driven, and likely to happen at the interface where the atoms have large differences in electronegativity and radius [74]. It has also been found that many metals with low work function (WF), like Ta, Hf, Ti and so on, tend to react with the gate dielectric at high temperature

[75,76]. On the other hand, some metals with high WF such as Pt, Ir, and Ni tend to diffuse or penetrate through the gate dielectric during the high temperature process.

In addition to the metal reaction/diffusion, some other thermal stability issues such as microstructure change, stress generation, and oxygen penetration at high-temperature should also be carefully avoided. Phase change or grain growth may affect the WF of MGs and roughen the gate-dielectric interface, leading to a change of  $V_{th}$  and channel mobility upon annealing [77,78]. Moreover, due to the extreme high temperature and the ultra-fast temperature ramp up/down rate used in conventional CMOS manufacturing process, the thermal induced stress would be a serious problem for MGs, especially for those who have very different expansion properties from Si and/or the underlying dielectric. The generated stress in the MOS stack will bring in some adherence problems, and even cause the metal film to crack or peel off after annealing. Besides these above-mentioned thermal stability issues, some metals also show poor barrier properties due to the diffusion of oxygen at high temperature [79]. This can lead to re-growth of the interfacial layer under the high- $k$  dielectric due to the penetration of oxygen residues or moisture from the gas ambient during annealing, which makes it challenging to scale the  $EOT$  down to sub-1 nm.

### **(b) Work Function Requirements**

Another important parameter for MG candidates is their WF because it directly affects  $V_{th}$  of MOSFET, which has the most direct impact on the operation of a MOSFET. In MOSFET, the  $V_{th}$  of a surface channel device is typically expressed as [80]:

$$V_{th} = V_{fb} + 2\Phi_B + \frac{Q_d}{C_{ox}} = V_{fb} + 2\Phi_B + \frac{\sqrt{4\epsilon_{Si}qN_b\Phi_B}}{C_{ox}} \quad (2-1)$$

where  $\Phi_B$  is the difference between the Fermi-level and the intrinsic level in Si,  $\epsilon_{Si}$  is the permittivity of Si,  $Q_d$  is the total depletion charge in the channel region,  $N_b$  is the doping concentration of Si substrate (for uniform channel doping),  $C_{ox}$  is the gate



oxide capacitance, and  $V_{fb}$  is the flat band voltage across the MOS stack.  $V_{fb}$  can be further given by the following equation:

$$V_{fb} = \Phi_{MS} - \frac{Q_{ox}}{C_{ox}} = (\Phi_M - \Phi_S) - \frac{Q_{ox}}{\epsilon_0 \epsilon_{SiO_2}} \bullet EOT \quad (2-2)$$

where  $\Phi_{MS}$  denotes the WF difference between the metal gate and silicon substrate,  $Q_{ox}$  represents the equivalent oxide charge density at the oxide/Si interface. It is therefore clear that  $V_{th}$  is directly controlled by  $\Phi_M$  for a given technology (such as  $N_b$ ,  $C_{ox}$  and  $Q_{ox}$ ).

For sub-50 nm bulk-Si devices, it has been demonstrated that the optimal WF values required for NMOS and PMOS should be about 4.05~4.25 eV and 4.97~5.17 eV, respectively [81]. In other words, the WF of MGs should be within 0.2 eV from the band-edges of Si. In addition, for the fully-depleted and multi-gate devices, e.g. FDSOI or FinFET, the  $V_{th}$  will be determined only by the WF of MG since the channel region is almost intrinsic; accordingly the MGs with WF of  $\pm 0.15$  eV from the midgap position of Si will be best served for high-performance applications [1,82]. Recent study also shows that when the body thickness of UTBSOI devices shrinks to less than 5 nm, band-edge WF will again be required due to the carrier quantization effect [83]. Therefore, metal materials with different WF values will be needed for various applications [1].

### **2.2.2.2 Process Considerations for Metal Gate Electrodes**

Process integration issue is another tough challenge for the implementation of MG in CMOS fabrication. It includes metal deposition techniques, metal etching and post-etching cleaning issues, and the dual metal gate integration process.

The metal deposition techniques can affect the properties of metal gate electrode in many aspects, such as film morphology, resistivity, work function, thermal stability, and even the gate stack reliability [85-87]. The most commonly used method to deposit metal gate is physical vapor deposition (PVD) technique, including

sputtering, evaporation and so on. For all the PVD deposition techniques, a fundamental limit is the step coverage issue in high aspect ratio structures [88], which may limit the applications of PVD techniques in 3-D device structures. However, this problem can be addressed by using CVD methods. The CVD methods not only have the advantages such as good step coverage and low damage to the dielectric, but they provide a number of variables, including temperature, pressure and gas flows which could be useful to control the film microstructure [88]. Among many kinds of CVD techniques, metal-organic chemical vapor deposition (MOCVD) and atomic-layer chemical vapor deposition (ALCVD) are two most important forms. Recently, ALCVD (or ALD) has drawn considerable attention and has been utilized to deposit metal gate as well as high- $k$  films. The major advantage of ALD technique is that it provides the ability to control the atoms layer by layer such that the film concentration and even the interface chemistry can be well engineered. However, one concern for ALD technique is its relative long lead time and hence low throughput due to the need to purge the ambient in every deposition cycle.

Metal etching and post-etching cleaning of metal gate electrodes is another practical issue for the integration of MG in CMOS process. To achieve high selectivity, vertical profile, and small feature size in the metal gate etching process, the selections of masks (photoresist or hard mask), etchant and the post-etching cleaning process need to be optimized systematically according to the properties of the specific MG materials. These practical issues can even affect the selection of metal gate candidates.

For the dual MG integration, a simple, reliable, and cost-effective scheme to integrate dual MGs on a same wafer would be desirable. The integration schemes generally fall into either metal gate first or metal gate last categories. For metal gate first integration, the gate electrode is typically patterned by dry etching at the same place in the flow as for conventional poly-Si and is therefore subjected to the source/drain anneal, which requires excellent thermal stability for both n- and p-type

MG candidates, as well as refined metal etching and post-etching cleaning techniques [89,90]. While for metal gate last integration, the gate electrode in its final state is formed much later in the flow, typically after the source/drain activation anneal, and is therefore exposed to a much lower back-end thermal budget, which results in much less stringent requirements on the thermal stability for MG materials, but the process is relatively complex [91,92]. More details on the dual MG integration schemes will be discussed in **Section 2.2.4.2**.

### **2.2.3 Research Status of Metal Gate Electrodes**

Many MG candidates have been investigated in recent research, including some pure refractory metals, metal nitrides, metal carbides, conductive metal oxides and fully silicided (FUSI) metal gates.

#### **(a) Pure Refractory Metals**

For pure refractory metals, they are good choices primarily due to their high melting points, which allow them to be used at the high temperatures necessary for source/drain activation. Some metals such as W, Mo, Ta, Ni and Pt have been studied [93-95]. However, it was found that many of these elemental materials, especially those with n-type WF, undergo reactions with the underlying gate dielectrics, while some of them become unstable due to agglomeration. In addition, the use of this kind of refractory metals additionally introduces the complexity of etching. To achieve dual WF values for n- and p-MOSFET respectively, some of these refractory metals were used to form a new alloy by inter-diffusion with another metal, such as Ti-Ni alloy [91], Ru-Ta alloy [96], Ta-Pt alloy [97], Ti-Pt alloy [98], and Hf-Mo alloy [99]. The advantage of this approach is that there is no need to expose the dielectric to any etching process and wide range WF modulation (more than 1 eV) and precise WF control could be achieved using this approach. However, an inherent concern of this method is the thermal stability, which is typically limited by n-type metals with low

WF used in the alloys. As a result, the alloying temperature is typically around 400°C to 600°C. This greatly limits the applications of these metal candidates in gate-first CMOS process.

### **(b) Metal Nitrides and Metal Carbides**

Compared with many pure metal materials, metal nitrides and metal carbides, such as HfN, WN, TiN, TaN, TaC and HfC, would be of priority due to their excellent thermal stability as well as exceptional mechanical and electrical properties [79,86,100-103]. In addition, these MG candidates also tend to have stable interface with high-*k* dielectrics, rendering excellent *EOT* scalability to be achievable. However, most of these MG candidates possess WF values close to the mid-gap of Si, which are inappropriate for bulk-Si dual MG CMOS technology. To enlarge the WF tuning range, several approaches have been explored. Adding Si [104] and Al [105] into metal nitrides to form ternary compound or modifying the nitrogen concentration [106,107] of metal nitrides have been demonstrated to be useful for NMOS and PMOS, respectively, but the work function tuning range is not adequate for bulk-Si CMOS. In recent works, a novel approach to incorporate lanthanide into metal nitrides to reduce the work function of TaN or HfN was proposed [108,109], but some of those promising characteristics are only limited to n-MOS.

### **(c) Conductive Metal Oxides**

Conductive metal oxides become a possible choice as the effective electronegativity of conductive oxides is generally higher than those of other compound metals such as metal nitrides and metal carbides. This will also increase the corresponding WF, such as those of IrO<sub>2</sub>, ReO<sub>2</sub>, MoO<sub>2</sub>, WO<sub>2</sub> and RuO<sub>2</sub>, which have vacuum WF larger than 5.0 eV [74,110,111]. However, the drawback of these conductive oxides lies in the poor stability at elevated temperatures [74,112].

#### **(d) FUSI Metal Gates**

FUSI metal gate technology has drawn considerable attention and steady progress have been achieved in recent years because of compatibility with conventional CMOS process flow, which will reduce the cost and risk for the technology migration. In 2001, FUSI Co-silicide ( $\text{CoSi}_2$ ) and Ni-silicide (NiSi) were first proposed for gate application, wherein the WF of  $\text{CoSi}_2$  is about 4.6 eV, rendering the  $V_{th}$  of bulk-Si CMOSFET too high to be acceptable [113]. The work function of NiSi can be modulated from about 4.6 eV to 5.0 eV by changing the dopants in poly-Si [114] and there is no voiding problem in the formation of NiSi, unlike  $\text{CoSi}_2$ . These make NiSi gate process a promising candidate for dual metal gate process [115-118]. However, the WF tuning of NiSi through the dopant segregation approach seems ineffective on high- $k$  dielectrics because of the FLP effect caused by Hf-Si bonds at the NiSi/high- $k$  interface, similar to that in poly-Si/high- $k$  interface [65,119,120]. In order to solve this problem, phase-controlled silicide technology was developed [119,120]. It has been found that the  $\text{Ni}_3\text{Si}$  phase with the high WF of 4.8 eV and  $\text{NiSi}_2$  phase with the low WF of 4.4 eV on  $\text{HfSiON}$  dielectric, are still far away from the required WF for p- and n-MOSFET respectively. In order to enlarge the work function tunable window in FUSI/high- $k$  stacks further, some NiSi alloy FUSI gates were proposed, such as  $\text{Ni}_{1-x}\text{Yb}_x\text{Si}_y$ ,  $\text{Ni}_{1-x}\text{Ta}_x\text{Si}_y$ , or  $\text{Ni}_{1-x}\text{Al}_x\text{Si}_y$  for NMOS and  $\text{Ni}_{1-x}\text{Pt}_x\text{Si}_y$  for PMOS [121-123]. However, the WF tuning range is still not large enough for planar bulk-Si devices, especially for p-type MG. In addition, no appropriate integration scheme is demonstrated to integrate this kind of FUSI gates together with high- $k$  dielectrics.

In summary, even though promising results have been achieved in developing potential MG materials for next generation CMOSFETs, there are still some challenges for MG implementation which needs to be addressed.

## **2.2.4 Major Challenges of Metal Gate Implementation**

According to *ITRS* 2005 [1], it is most likely that MG technology will be introduced into production together with high- $k$  dielectric. However, it has been found that the effective work function (EWF) of some MGs measured on high- $k$  dielectrics deviates from the WF values measured in vacuum and exhibits large dependence on the underlying dielectrics [59], which makes the identification of right MG materials on high- $k$  dielectrics more complicated. In addition, when employing dual MG CMOS technology, i.e. n-type metal for n-channel devices and p-type metal for p-channel devices, the appropriate integration of two different types of MGs in a device fabrication process is also one of the most important challenges.

### **2.2.4.1 Right Metal Gate Materials**

Although the WF of a metal material in vacuum can be precisely measured as a physical parameter of the metal material itself, the EWF of MG in a real MOS structure, affecting  $V_{th}$  and performance of the MOSFET eventually, will be affected by many other factors, such as the crystallinity, deposition technique, impurity, and most importantly, the underlying gate dielectrics [59]. Therefore, the first issue that needs to be considered for MG implementation is its EWF on high- $k$  dielectric candidates. The dependence of the metal gate EWF on the gate dielectric materials was explained by applying an interface dipole theory [59,124], wherein the intrinsic states or metal-induced gap states (MIGS) are believed to be the major factor in determining the EWF of metals on high- $k$  materials. This model has been particularly successful for metal/dielectric interfaces where there is minimal interfacial reaction or where MIGS dominate. However, it is not clear whether this model can be applied to explain the instability of the metal gate WF during the thermal annealing processes, which becomes more pronounced when the annealing temperature is higher. Another model that takes into account the role of extrinsic states at metal/dielectric interfaces, possibly arising from defects, or interfacial reaction, was recently proposed to

qualitatively explain the WF instability phenomenon [125]. However, the knowledge on this crucial interface is still insufficient to guide us in choosing the right MG materials. Therefore, engineering of the material system at the metal/dielectric interface is a very important consideration for device integration, especially for conventional bulk-Si CMOSFETs.

#### **2.2.4.2 Appropriate Dual Metal Gate Integration Process**

Besides the achievement of the appropriate EWF at the metal/dielectric interface, one of the most important challenges in MG CMOS technology is the integration of two different types of MGs for n- and p-MOSFETs respectively in a device fabrication process. Many factors need to be considered when integrating dual MGs, such as process complexity and controllability, gate oxide integrity, *EOT* scalability, which will ultimately affect the selection of metal materials.

As described before, there are basically two groups of integration schemes: metal gate first and metal gate last.

Gate first integration is extremely challenging because it requires the gate electrode to undergo many front-end steps. The first step is to form different metals over the n- and p-MOSFETs. Once the electrodes are formed, the ability to define the gates by simultaneously dry etching the two dissimilar materials must be established. Integration of the patterned electrode with the subsequent cleans and sidewall formation is challenging as well. Since gate first integration requires the MG electrode to be in contact with the gate dielectric during the source/drain activation anneal, the thermal stability of the gate electrode with respect to the underlying gate dielectric and any other films (e.g., sidewalls) in the gate stack is a critical issue. Many of the metals considered for n-type metal candidates, such as Ti, Hf, Zr and Ta, tend to be quite reactive with the dielectric. As a result, *EOT* and leakage current of the gate dielectric and/or the WF of the electrode itself may be uncontrollably modified during high-temperature processing. Even though some metal nitrides and

ternary metal nitrides have been proposed since they tend to be more stable in contact with dielectrics than the transition metals [100-109], gate first CMOS integration with satisfying band edge electrodes has not yet been reported on any gate dielectric.

Gate last integration options are attractive because they eliminate exposure of the MG to many of the front-end process steps associated with gate first flows and they relax the thermal stability requirements of the gate stack materials. However, gate last integration schemes are not without issues themselves. The damascene replacement gate process flow, extensively used for evaluation of metal gates, has inherent disadvantages, such as etching down to the gate dielectric, having a gate dielectric grown at low temperatures, planarization control and self-alignment issues [92,126]. Doped FUSI gates, using NiSi formed from doped poly-Si has received much attention lately as a gate last approach [114-118]. The use of NiSi is highly desirable because it utilizes known materials and processes with only little modifications to the conventional integration process, can be scaled to narrow line widths, and has a relatively low volume expansion upon full silicidation. Even with these advantages, this approach is not without its own challenges. For example, WF tuning to satisfying band edge values for NiSi has not been reported yet on high- $k$  dielectrics, especially for p-type gate electrode. In addition, there could be problems with the simultaneous silicidation of n- and p-type gates. Although gate last integration alleviates some of the gate electrode issues associated with gate first scheme, considerable work remains for a full CMOS demonstration.

### **2.3 Research Scope and Major Achievements in This Thesis**

The implementation of advanced gate stacks involving high- $k$  gate dielectrics and MG electrodes for next generation CMOS technology is the overall objective of this thesis. In particular, several approaches will be presented to address the major challenges for integration of the high- $k$  gate dielectrics and MG electrodes as



described above, including the selection of appropriate gate stack materials as well as proper dual MG CMOS integration schemes.

In **Chapter 3**, lanthanum (La) was incorporated into HfO<sub>2</sub> to form HfLaO gate dielectric, which possesses sufficiently high crystallization temperature, good thermal stability, high carrier mobility, and also maintains a high  $k$  value. In addition, by employing this high- $k$  gate dielectric, the  $V_{fb}$  and  $V_{th}$  of metal electrode gated MOS devices can be tuned effectively in a wide range (wider than that from Si conduction band-edge to Si valence band-edge), after a 1000°C annealing required by a conventional CMOS source/drain activation process. These results suggest that lanthanum-incorporated HfO<sub>2</sub> could be a promising gate dielectric candidate in advanced gate stacks. Moreover, a specific model based on the interfacial dipole between MG and HfLaO is proposed to interpret the particular results above and more experimental data from other gate stacks have been demonstrated to agree with this model. Therefore, this may provide an additionally practical guideline for choosing appropriate gate stacks to meet the requirements of future CMOS devices.

Based on the above understanding and results, dual MGs with continuously tunable WF in a very wide range from 3.9 eV to 5.2 eV by using HfLaO gate dielectric and vertical stacks of TaN/Ru metal layers were experimentally demonstrated for the first time in **Chapter 4**. The wide tunability of WF for this bilayer metal structure is attributed to metal inter-diffusion during annealing and the release of Fermi level pinning between metal gates (Ru and TaN) and HfLaO. Moreover, this change is thermally stable and not affected by subsequent high temperature process (1000°C). Based on these results, a gate-first integration process using high-temperature metal inter-mixing technique to achieve dual WF is proposed and demonstrated. In addition, another feasible dual MG integration process, which has good compatibility with conventional CMOS technology, is also proposed in this chapter by employing doped refractory metal nitrides, where lanthanide and aluminum doped refractory metal nitrides ((M<sub>x</sub>La<sub>1-x</sub>)N<sub>y</sub> and (M<sub>x</sub>Al<sub>1-x</sub>)N<sub>y</sub>) act as n- and

p-type MG respectively. All of these attempts could be of practical values for the community in developing the dual MG solutions for future CMOS technology.

In **Chapter 5**, reliability issue regarding bias temperature instability (BTI) degradation in MOSFETs with TaN/high- $k$  gate stacks (including HfO<sub>2</sub> and Hf<sub>1-x</sub>La<sub>x</sub>O<sub>y</sub>) were investigated. First, the  $V_{th}$  instability in both n- and p-MOSFETs with HfO<sub>2</sub> gate dielectric under both static and dynamic stresses was systematically investigated. The  $V_{th}$  evolution was shown to have a power law dependence on stress time, having a fast initial stage followed by a slow stage. In addition, the BTI degradation is frequency dependent with reduced degradation at higher stress frequency for a given gate voltage amplitude and stress time, which suggests that BTI degradation under static stresses was overestimated compared to that in practical digital IC applications and it may not be the “show-stopper” in the implementation of HfO<sub>2</sub> MOSFETs. A new physical model that accounts for carrier trapping/de-trapping and trap generation in the HfO<sub>2</sub> dielectric under stress is proposed, with simulation results in good agreement with all experiment data. After that, BTI degradation in n-MOSFETs with Hf<sub>1-x</sub>La<sub>x</sub>O<sub>y</sub> gate dielectric was compared to that with HfO<sub>2</sub> gate dielectric under dynamic stresses. The observation of one order reduction of  $V_{th}$  shift for Hf<sub>(1-x)</sub>La<sub>x</sub>O<sub>y</sub> with 50% La compared to HfO<sub>2</sub> implies that the incorporation of La into HfO<sub>2</sub> also suppresses charge trapping in the dielectric, which further justifies HfLaO as a promising gate dielectric.

Finally, **Chapter 6** concludes the thesis with some suggestions for future research based on the findings and conclusions arrived in this thesis.

**Reference:**

- [1] *International Technology Roadmap of Semiconductors (ITRS)*, Semiconductor Industry Association (SIA), San Jose, CA. (<http://www.itrs.net/reports.html>)
- [2] S.-H. Lo, D. Buchanan, Y. Taur, and W. Wang, "Quantum-Mechanical Modeling of Electron Tunneling Current from the Inversion Layer of Ultra-Thin-Oxide nMOSFET's," *IEEE Electron Device Lett.*, vol. 18, no. 5, pp. 209-211, 1997.
- [3] A. Gupta, P. Fang, M. Song, M.-R. Lin, D. Wollesen, K. Chen, and C. Hu, "Accurate Determination of Ultrathin Gate Oxide Thickness and Effective Polysilicon Doping of CMOS Devices," *IEEE Electron Device Lett.*, vol. 18, no. 12, pp. 580-582, 1997.
- [4] M. Cao, P. V. Voorde, M. Cox, and W. Greene, "Boron Diffusion and Penetration in Ultrathin Oxide with Poly-Si Gate," *IEEE Electron Device Lett.*, vol. 19, no. 8, pp. 291-293, 1998.
- [5] J. H. Stathis and D. J. DiMaria, "Reliability Projection for Ultra-Thin Oxides at Low Voltage," in *IEDM Tech. Dig.*, pp. 167-170, 2002.
- [6] B. E. Weir, M. A. Alam, J. D. Bude, P. J. Silverman, A. Ghetti, F. Baumann, P. Diodato, D. Monroe, T. Sorsch, G. L. Timp, Y. Ma, M. M. Brown, A. Hamad, D. Hwang, and P. Mason, "Gate oxide reliability projection to the sub-2 nm regime," *Semicond. Sci. Technol.* vol. 15, no. 5, pp. 455-461, 2000.
- [7] R. Degraeve, J. L. Ogier, R. Bellens, P. Rousel, G. Groeseneken, and H.E. Maes, "On the field dependence of intrinsic and extrinsic time-dependent dielectric breakdown," *IRPS Proc.*, pp. 44-54, 1996.
- [8] S. V. Hattangady, R. Kraft, D. T. Grider, M. A. Douglas, G. A. Brown, P. A. Tiner, J. W. Kuehne, P. E. Nicollian, and M. F. Pas, "Ultrathin nitrogen-profile engineered gate dielectric films," in *IEDM Tech. Dig.*, pp. 495-498, 1996.
- [9] Y. Wu, and G. Lucovsky, "Ultrathin nitride/oxide (N/O) gate dielectrics for p<sup>+</sup>-polysilicon gated PMOSFETs prepared by a combined remote plasma enhanced CVD/thermal oxidation process," *IEEE Electron Device Lett.*, vol. 19, no. 10, pp. 367-369, 1998.
- [10] X. W. Wang, Y. Shi, T. P. Ma, G. J. Cui, T. Tamagawa, J. W. Golz, B. L. Halpern, and J. J. Schmitt, "Extending Gate Dielectric Scaling Limit by Use of Nitride or Oxynitride," in *Symp. VLSI Tech. Dig.*, pp. 109-110, 1995.
- [11] M. L. Green, E. P. Gusev, R. Degraeve, and E. L. Garfunkel, "Ultrathin SiO<sub>2</sub> and Si-O-N gate dielectric layers for silicon microelectronics: Understanding the processing, structure, and physical and electrical limits," *J. Appl. Phys.*, vol. 90, no. 5, pp. 2057-2121, 2001.
- [12] G. Lucovsky, Y. Wu, H. Niimi, V. Misra, and J. C. Phillips, "Bonding constraints

- and defect formation at interfaces between crystalline silicon and advanced single layer and composite gate dielectrics,” *Appl. Phys. Lett.*, vol. 74, no. 14, pp. 2005-2007, 1999.
- [13] H. Yang, and G. Lucovsky, “Integration of ultrathin (1.6~2.0 nm) RPECVD oxynitride gate dielectrics into dual poly-Si gate submicron CMOSFETs,” in *IEDM Tech. Dig.*, pp. 245-248, 1999.
- [14] S. Song, W. S. Kim, J. S. Lee, T. H. Choe, J. K. Choi, M. S. Kang, U. I. Chung, N. I. Lee, K. Fujihara, H. K. Kang, S. I. Lee, and M. Y. Lee, “Design of Sub-100nm CMOSFETs: Gate Dielectrics and Channel Engineering,” in *Symp. VLSI Tech. Dig.*, pp. 190-191, 2000.
- [15] S. M. Sze, *Physics of Semiconductor Devices*, 2<sup>nd</sup> ed. (Wiley, New York, 1981)
- [16] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-*k* gate dielectrics: Current status and materials properties considerations,” *J. Appl. Phys.*, vol. 89, no. 10, pp. 5243-5275, 2001.
- [17] J. Robertson, “Band offsets of wide-band-gap oxides and implications for future electronic devices,” *J. Vac. Sci. Technol. B*, vol. 18, no. 3, pp.1785-1791, 2000.
- [18] J. Robertson, “High dielectric constant oxides,” *Eur. Phys. J. Appl. Phys.*, vol. 28, pp.265-291, 2004.
- [19] J. Robertson, “High dielectric constant gate oxides for metal oxide Si transistors,” *Rep. Prog. Phys.*, vol. 69, pp. 327–396, 2006.
- [20] B. Cheng, M. Cao, R. Rao, A. Inani, P. V. Voorde, W. M. Greene, J. M. C. Stork, Z. Yu, P. M. Zeitzoff, and J. C. S. Woo, “The impact of high- $\kappa$  gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs,” *IEEE Tran. Electron. Dev.*, vol. 46, no. 7, pp. 1537-1544, 1999.
- [21] S. H. Bae, C. H. Lee, R. Clark, and D. L. Kwong, “MOS Characteristics of Ultrathin CVD HfAlO Gate Dielectrics,” *IEEE Electron Device Lett.*, vol. 24, no. 9, pp. 556-558, 2003.
- [22] J. C. Wang, S. H. Chiao, C. L. Lee, and T. F. Lei, Y. M. Lin, M. F. Wang, S. C. Chen, C. H. Yu, and M. S. Liang, “A physical model for the hysteresis phenomenon of ultrathin ZrO<sub>2</sub> film,” *J. Appl. Phys.*, vol. 92, no. 7, pp. 3936-3940, 2002.
- [23] L. Pantisano, E. Cartier, A Kerber, R. Degraeve, M. Lorenzini, M. Rosmeulen, G. Groeseneken, and H. E. Maes, “Dynamics of threshold voltage instability in stacked high-K dielectrics: role of interfacial oxide,” in *Symp. VLSI Tech. Dig.*, pp. 163-164, 2003.
- [24] A. Kerber, E. Cartier, R. Degraeve, P. J. Roussel, L. Pantisano, T. Kauerauf, G. Groeseneken, H. E. Maes, and U. Schwalke, “Charge Trapping and Dielectric Reliability of SiO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Gate Stack with TiN Electrodes,” *IEEE Tran. Electron.*

- Dev.*, vol. 50, no. 5, pp. 1261-1269, 2003.
- [25] J. Zhang, E. Zhao, Q. Xiang, J. Chan, J. Jeon, J. S. Goo, A. Marathe, B. Ogle, M. R. Lin, and K. Taylor, "Polarity dependent reliability of advanced MOSFET using MOCVD nitrided Hf-silicate high-K gate dielectrics," *Int. Reliab. Workshop*, pp. 92-95, 2002.
- [26] H. Satake, "Soft breakdown Phenomena in high-K gate dielectrics," Electrochemical Society 204th Meet, Abstr. 573, 2003.
- [27] R. Degraeve, T. Kauerauf, A. Kerber, E. Cartier, B. Govoreanu, Ph. Roussel, L. Pantisano, P. Blomme, B. Kaczer, and G. Groeseneken, "Stress polarity dependence of degradation and breakdown of SiO<sub>2</sub>/high-K stack," *IRPS Proc.*, pp. 23-28, 2003.
- [28] G. B. Alers, D. J. Werder, Y. Chabal, H. C. Lu, E. P. Gusev, E. Garfunkel, T. Gustafsson, and R. S. Urdahl, "Intermixing at the tantalum oxide/silicon interface in gate dielectric structures," *Appl. Phys. Lett.*, vol. 73, no. 11, pp. 1517-1519, 1998.
- [29] S. Zafar, A. Callegari, E. Gusev, and M. V. Fischetti, "Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks," *J. Appl. Phys.*, vol. 93, no. 11, pp. 9298-9303, 2003.
- [30] M. Gurvitch, L. Manchanda, and J. M. Gibson, "Study of thermally oxidized yttrium films on silicon," *Appl. Phys. Lett.*, vol. 51, no. 12, pp. 919-921, 1987.
- [31] J. Kwo, M. Hong, A. R. Kortan, K. T. Queeney, Y. J. Chabal, J. P. Mannaerts, T. Boone, J. J. Krajewski, A. M. Sergent, and J. M. Rosamilia, "High  $\epsilon$  gate dielectrics Gd<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub> for silicon," *Appl. Phys. Lett.*, vol. 77, no. 1, pp. 130-132, 2000.
- [32] S. Guha, E. Cartier, M. A. Gribelyuk, N. A. Borjarczuk, and M. A. Copel, "Atomic beam deposition of lanthanum- and yttrium-based oxide thin films for gate dielectrics," *Appl. Phys. Lett.*, vol. 77, no. 17, pp. 2710-2712, 2000.
- [33] J. J. Chambers, and G. N. Parsons, "Yttrium silicate formation on silicon: Effect of silicon preoxidation and nitridation on interface reaction kinetics," *Appl. Phys. Lett.*, vol. 77, no. 15, pp. 2385-2387, 2000.
- [34] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. J. Chen, "High quality La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> gate dielectrics with equivalent oxide thickness 5-10 Å," in *Symp. VLSI Tech. Dig.*, pp. 16-17, 2000.
- [35] S. A. Campbell, D. C. Gilmer, X.-C. Wang, M.-T. Hsieh, H.-S. Kim, W. L. Gladfelter, and J. Yan, "MOSFET transistors fabricated with high permittivity TiO<sub>2</sub> dielectrics," *IEEE Tran. Electron. Dev.*, vol. 44, no. 1, pp. 104-109, 1997.
- [36] Y. Kim, G. Gebara, M. Freiler, J. Barnett, D. Riley, J. Chen, K. Torres, J. Lim, B. Foran, F. Shaapur, A. Agarwal, P. Lysaght, G. A. Brown, C. Young, S. Borthakur,

- H.-J. Li, B. Nguyen, P. Zeitzoff, G. Bersuker, D. Derro, R. Bergmann, R. W. Murto, A. Hou, H. R. Huff, E. Shero, C. Pomarede, M. Givens, M. Mazanec, and C. Werkhoven, "Conventional n-channel MOSFET devices using single layer HfO<sub>2</sub> and ZrO<sub>2</sub> as high-k gate dielectrics with polysilicon gate electrode," in *IEDM Tech. Dig.*, pp. 455-458, 2001.
- [37] T. S. Jeon, J. M. White, and D. L. Kwong, "Thermal stability of ultrathin ZrO<sub>2</sub> films prepared by chemical vapor deposition on Si(100)," *Appl. Phys. Lett.*, vol. 78, no. 3, pp. 368-370, 2000.
- [38] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "Hafnium and zirconium silicates for advanced gate dielectrics," *J. Appl. Phys.*, vol. 87, no. 1, pp. 484-492, 2000.
- [39] W. J. Zhu, T. P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson, and T. Furukawa, "HfO<sub>2</sub> and HfAlO for CMOS: Thermal Stability and Current Transport," in *IEDM Tech. Dig.*, pp. 463-466, 2001.
- [40] C. H. Choi, S. J. Rhee, T. S. Jeon, N. Lu, J. H. Sim, R. Clark, M. Niwa, and D. L. Kwong, "Thermally stable CVD HfO<sub>x</sub>N<sub>y</sub> advanced gate dielectrics with poly-Si gate electrode," in *IEDM Tech. Dig.*, pp. 857-860, 2002.
- [41] A. L. P. Rotondaro, M. R. Visokay, J. J. Chambers, A. Shanware, R. Khamankar, H. Bu, R. T. Laaksonen, L. Tsung, M. Douglas, R. Kuan, M. J. Bevan, T. Grider, J. McPherson, and L. Colombo, "Advanced CMOS transistors with a novel HfSiON gate dielectric," in *VLSI Tech. Dig.*, pp.148-149, 2002.
- [42] H. S. Jung, Y. S. Kim, J. P. Kim, J. H. Lee, J. H. Lee, N. I. Lee, H. K. Kang, K. P. Suh, H. J. Ryu, C. B. Oh, Y. W. Kim, K. H. Cho, H. S. Baik, Y. S. Chung, H. S. Chang, and D. W. Moon, "Improved current performance of CMOSFETs with nitrogen incorporated HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> laminate gate dielectric," in *IEDM Tech. Dig.*, pp. 853-856, 2002.
- [43] E. P. Gusev, D. A. Buchanan, E. Cartier, A. Kumar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P. C. Jamison, D. A. Neumayer, M. Copel, M. A. Gribelyuk, H. Okorn-Schmidt, C. D. Emic, P. Kozłowski, K. Chan, N. Bojarczuk, L.-A. Ragnarsson, P. K. Ronsheim, Rim, R. J. Fleming, A. Mocuta, and A. Ajmera, "Ultrathin high-K gate stacks for advanced CMOS devices," in *IEDM Tech. Dig.*, pp. 451-454, 2001.
- [44] M. Hiratani, S. Saito, Y. Shimamoto, and K. Torii, "Effective electron mobility reduced by remote charge scattering in high-kappa gate stacks" *Jpn. J. Appl. Phys.* vol. 41, no. 7A, pp. 4521-4522, 2002.
- [45] F. Lime, K. Oshima, M. Casse, G. Ghibaudo, S. Cristoloveanu, B. Guillaumot, and H. Iwai, "Carrier mobility in advanced CMOS devices with metal gate and HfO<sub>2</sub> gate dielectric," *Solid-State Electronics*, vol. 47, pp. 1617-1621, 2003.
- [46] M. V. Fischetti, D. A. Neumayer, and E. A. Cartier, "Effective electron mobility in Si inversion layers in MOS systems with a high-k insulator: The role of remote

- phonon scattering,” *J. Appl. Phys.*, vol. 90, no. 9, pp. 4587-4608, 2001.
- [47] W. J. Zhu and T. P. Ma, “Temperature dependence of channel mobility in HfO<sub>2</sub>-gated NMOSFETs,” *IEEE Electron Device Lett.*, vol. 25, no. 2, pp. 89-91, 2004.
- [48] Y. Kim, H. J. Lim, H. Jung, J. Lee, J. Park, S. K. Han, J. H. Lee, S. Doh, J. P. Kim, N. I. Lee, Y. Chung, H. Y. Kim, N. K. Lee, S. Ramanathan, T. Seidel, M. Boleslawski, G. Irvine, B. Kim, H. Lee, and H. Kang, “Characteristics of ALD HfSiO<sub>x</sub> using new Si precursors for gate dielectric applications,” in *IEDM Tech. Dig.*, pp. 511-514, 2004.
- [49] X. F. Yu, C. Zhu, X. P. Wang, M. F. Li, A. Chin, A. Y. Du, W. D. Wang, and D.-L. Kwong, “High mobility and excellent electrical stability of MOSFETs using a novel HfTaO gate dielectric,” in *Symp. VLSI Tech. Dig.*, pp. 110-111, 2004.
- [50] X. F. Yu, C. X. Zhu, M. B. Yu, M. F. Li, A. Chin, C. H. Tung, D. Gui, and D. L. Kwong, “Advanced MOSFETs using HfTaON/SiO<sub>2</sub> gate dielectric and TaN metal gate with excellent performances for low standby power application,” in *IEDM Tech. Dig.*, pp. 27-30, 2005.
- [51] H. Ota, N. Yasuda, T. Yasuda, Y. Morita, N. Miyata, K. Tominaga, M. Kadoshima, S. Migita, T. Nabatame, and A. Toriumi, “Study on oxynitride buffer layers in HfO<sub>2</sub> metal-insulator-semiconductor structures for improving metal-insulator-semiconductor field-effect transistor performance,” *Jpn. J. Appl. Phys.*, vol. 44, no. 4A, pp. 1698-1703, 2005.
- [52] A. Morioka, H. Watanabe, M. Miyamura, T. Tatsumi, M. Saitoh, T. Ogura, T. Iwamoto, T. Ikarashi, Y. Saito, Y. Okada, H. Watanabe, Y. Mochiduki, and T. Mogami, “High mobility MISFET with low trapped charge in HfSiO films,” in *Symp. VLSI Tech. Dig.*, pp. 165-166, 2003.
- [53] E. Cartier, “Emerging challenges in the development of high- $\epsilon$  gate dielectrics for CMOS applications,” in *AVS 3rd Int. Conf. Microelectronics and Interfaces*, pp. 119-122, 2002.
- [54] C. W. Yang, Y. K. Fang, Ch. H. Chen, S. F. Chen, C. Y. Lin, C. S. Lin, M. F. Wang, Y. M. Lin, T. H. Hou, C. H. Chen, L. G. Yao, S. C. Chen, and M. S. Liang, “Effect of polycrystalline-silicon gate types on the opposite flatband voltage shift in *n*-type and *p*-type metal-oxide-semiconductor field-effect transistors for high-*k*-HfO<sub>2</sub> dielectric,” *Appl. Phys. Lett.*, vol. 83, no. 2, pp. 308-310, 2003.
- [55] C. Shen, H. Y. Yu, X. P. Wang, M.-F. Li, Y.-C. Yeo, Daniel S. H. Chan, K. L. Bera, and D.L. Kwong, “Frequency Dependent Dynamic Charge Trapping in HfO<sub>2</sub> and Threshold Voltage Instability in MOSFETs,” *IRPS Proc.*, pp. 601-602, 2004.
- [56] C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, G. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R. Rai, L. Hebert, H. Tseng, B. White, and P. Tobin, “Fermi level pinning at the

- poly-Si/metal oxide interface”, in *Symp. VLSI Tech. Dig.*, pp. 9-10, 2003.
- [57] K. Shiraishi, K. Yamada, K. Torii, Y. Akasaka, K. Nakajima, M. Kohno, T. Chikyo, H. Kitajima, and T. Arikado, “Physics in Fermi level pinning at the polySi/Hf-based high-k oxide interface,” in *Symp. VLSI Tech. Dig.*, pp. 108-109, 2004.
- [58] H. Takeuchi, H. Y. Wong, D. Ha, and T. King, “Impact of oxygen vacancies on high-k gate stack engineering,” in *IEDM Tech. Dig.*, pp. 829-832, 2004.
- [59] Y. C. Yeo, T.-J. King, and C. Hu, “Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology,” *J. Appl. Phys.*, vol. 92, no. 12, pp. 7266-7271, 2002.
- [60] S. B. Samavedam, L. B. La, P. J. Tobin, B. White, C. Hobbs, L. R. C. Fonseca, A. A. Demkov, J. Schaeffer, E. Luckowski, A. Martinez, M. Raymond, D. Triyoso, D. Roan, V. Dhandapani, R. Garcia, S. G. H. Anderson, K. Moore, H. H. Tseng, C. Capasso, O. Adetutu, D. C. Gilmer, W. J. Taylor, R. Hegde, and J. Grant, “Fermi Level Pinning with Sub-monolayer MeOx and Metal Gates,” in *IEDM Tech. Dig.*, 13.1.1 - 13.1.4, 2003.
- [61] L. Kang, K. Onishi, Y. Jeon, B. H. Lee, C. Kang, W. Qi, R. Nieh, S. Gopalan, R. Choi, and J. C. Lee, “MOSFET Devices with polysilicon on single-layer HfO<sub>2</sub> high-K dielectrics,” in *IEDM Tech. Dig.*, pp. 35-38, 2000.
- [62] S. Pidin, Y. Morisaki, Y. Sugita, T. Aoyama, K. Irino, T. Nakamura, and T. Sugii, “Low standby power CMOS with HfO<sub>2</sub> gate oxide for 100-nm generation,” in *Symp. VLSI Tech. Dig.*, pp. 28-29, 2002.
- [63] V. S. Kaushik, E. Rohr, S. De Gendt, A. Delabie, S. Van. Elshocht, M. Claes, X. Shi, Y. Shimamoto, L.-A. Ragnarsson, T. Witters, Y. Manabe, M. Heyns, “Effects of interactions between HfO<sub>2</sub> and poly-Si on MOSCAP and MOSFET electrical behavior,” *Proc. Int. Workshop Gate Insulator (IWGI)*, pp. 62-63, 2003.
- [64] T. Aoyama, S. Kamiyama, Y. Tamura, T. Sasaki, R. Mitsuhashi, K. Torii, H. Kitajima, and T. Arikado, “*In-situ* HfSiON/SiO<sub>2</sub> gate dielectric fabrication using hot wall batch system,” *Proc. Int. Workshop Gate Insulator (IWGI)*, pp. 174-179, 2003.
- [65] E. Cartier, V. Narayanan, E. P. Gusev, P. Jamison, B. Linder, M. Steen, K. K. Chan, M. Frank, N. Bojarczuk, M. Copel, S. A. Cohen, S. Zafar, A. Callegari, M. Gribelyuk\*, M. P. Chudzik, C. Cabral Jr., R. Carruthers, C. D’Emic, J. Newbury, D. Lacey, S. Guha and R. Jammy, “Systematic study of pFET Vt with Hf-based gate stacks with poly-Si and FUSI gates,” in *Symp. VLSI Tech. Dig.*, pp. 44-45, 2004.
- [66] C. Hobbs, L. Fonseca, A. Knizhnik, V. Dhandapani, S. Samavedam, W. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, M. Lovejoy, R. Rai, E. Hebert, H. Tseng, S. Anderson, B. White, and P. Tobin, “Fermi-level



- pinning at the polysilicon/metal oxide interface,” *IEEE Tran. Electron. Dev.*, vol. 51, pp. 971-984, 2004.
- [67] M. Koyama, Y. Kamimuta, T. Ino, A. Kaneko, S. Inumiya, K. Eguchi, M. Takayanagi, and A. Nishiyama, “Careful examination on the asymmetric  $V_{fb}$  shift problem for poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the poly-Si interface with small EOT expense,” in *IEDM Tech. Dig.*, pp. 499-502, 2004.
- [68] H.-S. Jung, J.-H. Lee, S. K. Han, Y.-S. Kim, H. J. Lim, M. J. Kim, S. J. Doh, M. Y. Yu, N.-I. Lee, H.-L. Lee, T.-S. Jeon, H.-J. Cho, S. B. Kang, S. Y. Kim, I. S. Park, D. Kim, H. S. Baik, Y. S. Chung, “A highly manufacturable MIPS (metal inserted poly-Si stack) technology with novel threshold voltage control,” in *Symp. VLSI Tech. Dig.*, pp. 232-233, 2005.
- [69] H.-J. Li and M. Gardner, “Dual high-k gate dielectric with poly gate electrode: HfSiON on nMOS and  $Al_2O_3$  capping layer on pMOS,” *IEEE Electron Device Lett.*, vol. 26, no. 7, pp. 441-443, 2005.
- [70] H. Takeuchi, H. Y. Wong, D. Ha, and T. King, “Impact of oxygen vacancies on high-k gate stack engineering,” in *IEDM Tech. Dig.*, pp. 829-832, 2004.
- [71] D. C. Gilmer, R. Hegde, R. Cotton, R. Garcia, V. Dhandapani, D. Triyoso, D. Roan, A. Franke, R. Rai, L. Prabhu, C. Hobbs, J. M. Grant, L. La, S. Samavedam, B. Taylor, H. Tseng, and P. Tobin, “Compatibility of polycrystalline silicon gate deposition with  $HfO_2$  and  $Al_2O_3/HfO_2$  gate dielectrics,” *Appl. Phys. Lett.*, vol. 81, pp. 1288-1290, 2002.
- [72] Y. Morisaki, T. Aoyama, Y. Sugita, K. Irino, T. Sugii, and T. Nakamura, “Ultra-thin ( $T_{eff} = 1.7$  nm) poly-Si-gated SiN/ $HfO_2$ /SiON high-k stack dielectrics with high thermal stability ( $1050^\circ C$ ),” in *IEDM. Tech. Dig.*, pp. 861-864, 2002.
- [73] M. Koyama, A. Kaneko, T. Ino, M. Koike, Y. Kamata, R. Iijima, Y. Kamimuta, A. Takashima, M. Suzuki, C. Hongo, S. Inumiya, M. Takayanagi, and A. Nishiyama, “Effects of nitrogen in HfSiON gate dielectric on the electrical and thermal characteristics,” in *IEDM Tech. Dig.*, pp. 849-852, 2002.
- [74] J. K. Schaeffer, S. B. Samavedam, D. C. Gilmer, V. Dhandapani, P. J. Tobin, J. Mogab, B.-Y. Nguyen, B. E. White, Jr., S. Dakshina-Murthy, R. S. Rai, Z.-X. Jiang, R. Martin, M. V. Raymond, M. Zavala, L. B. La, J. A. Smith, R. Garcia, D. Roan, M. Kottke, and R. B. Gregory, “Physical and electrical properties of metal gate electrodes on  $HfO_2$  gate dielectrics,” *J. Vac. Sci. Technol. B*, vol. 21, no. 1, pp. 11-17, 2003.
- [75] V. Misra, G. P. Heuss, and H. Zhong, “Use of metal-oxide-semiconductor capacitors to detect interactions of Hf and Zr gate electrodes with  $SiO_2$  and  $ZrO_2$ ,” *Appl. Phys. Lett.*, vol. 78, no. 26, pp. 4166-4168, 2001.

- [76] T. Ushiki, K. Kawai, I. Ohshima, and T. Ohmi, "Chemical reaction concerns of gate metal with gate dielectric in Ta gate MOS devices: an effect of self-sealing barrier configuration interposed between Ta and SiO<sub>2</sub>," *IEEE Trans. Electron Devices*, vol. 47, no.11, pp. 2201-2207, 2000.
- [77] S. H. Bae, W. P. Bai, H. C. Wen, S. Mathew, L. K. Bera, N. Balasubramanian, N. Yamada, M. F. Li, and D. L. Kwong, "Laminated metal gate electrode with tunable work function for advanced CMOS," in *Symp. VLSI Tech. Dig.*, pp. 188-189, 2004.
- [78] M.-F. Wang, T.-Y. Huang, Y.-C. Kao, H.-C. Lin, and C.-Y. Chang, "Impact of thermal stability on the characteristics of complementary metal oxide semiconductor transistors with TiN metal gate," *Jpn. J. Appl. Phys.*, vol. 41, pp. 546-551, 2002.
- [79] H. Y. Yu, J. F. Kang, J. D. Chen, C. Ren, Y. T. Hou, S. J. Whang, M.-F. Li, D. S. H. Chan, K. L. Bera, C. H. Tung, A. Du, and D.-L. Kwong, "Thermally robust high quality HfN/HfO<sub>2</sub> gate stack for advanced CMOS devices," in *IEDM Tech. Dig.*, pp. 99-103, 2003.
- [80] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*, Cambridge, U.K., Cambridge Univ. Press, 1998, ch. 3, pp. 118-119.
- [81] I. De, D. Johri, A. Srivastava, and C. M. Osburn, "Impact of gate workfunction on device performance at the 50 nm technology node," *Solid State Electronics*, vol. 44, no. 6, pp. 1077-1080, Jun. 2000.
- [82] B. Cheng, B. Maiti, S. Samavedam, J. Grant, B. Taylor, P. Tobin, and J. Mogab, "Metal gates for advanced sub-80-nm SOI CMOS technology," in *IEEE Intl. SOI Symp. Proc.*, pp. 91-92, 2001.
- [83] T. Low, M. F. Li, W. J. Fan, S. T. Ng, Y. Yeo, C. Zhu, A. Chin, L. Chan, and D. L. Kwong, "Impact of surface roughness on silicon and germanium ultra-thin-body MOSFETs," in *IEDM Tech. Dig.*, pp. 151-154, 2004.
- [84] H. B. Machaelson, "The work function of the elements and its periodicity," *J. Appl. Phys.*, vol. 48, pp. 4729-4733, 1977.
- [85] Y. H. Kim, C. H. Lee, T. S. Jeon, W. P. Bai, C. H. Choi, S. J. Lee, L. Xinjian, R. Clarks, D. Roberts, and D. L. Kwong, "High quality CVD TaN gate electrode for sub-100nm MOS devices," in *IEDM Tech. Dig.*, pp. 667-670, 2001.
- [86] D.-G. Park, Z.J. Luo, N. Edleman, W. Zhu, P. Nguyen, K. Wong, C. Cabral1, P. Jamison1, B.H. Lee, A. Chou, M. Chudzik, J. Bruley, O. Gluschenkov, P. Ronsheim, A. Chakravarti, R. Mitchell, V. Ku, H. Kim1, E. Duch1, P. Kozlowski1, C.D'Emic1, V. Narayanan1, A. Steegen, R. Wise, R. Jammy1, R. Rengarajan, H. Ng, A. Sekiguchi, and C.H. Wann, "Thermally robust dual-work function ALD-MN<sub>x</sub> MOSFETs using conventional CMOS process flow," in *Symp. VLSI Tech. Dig.*, pp. 186-187, 2004.

- [87] J. C. Hooker, R.J.P Lander, F.N. Cubaynes, T. Schram, F. Roozeboom, J. van Zijl, M. Maas, F.C. van den Heuvel, E.P. Naburgh, J.G.M. van Berkum, Y. Tamming, T. Dao, K. Henson, M. Schaekers, A. van Ammel, Z. Tokei, M. Demand, C. Dachs, "Tantalum-based gate electrode metals for advanced CMOS applications," *Proc. 207<sup>th</sup> ECS meeting*, 632, Quebec, Canada, 2005.
- [88] S. Wolf and R. N. Tauber, *Silicon Processing for the VLSI Era, Volume 1*, 2<sup>nd</sup> Edition, California, Lattice Press, 2000, ch. 11& ch. 6.
- [89] S. B. Samavedam, L. B. La, J. Smith, S. Dakshina-Murthy, E. Luckowski, J. Schaeffer, M. Zavala, R. Martin, V. Dhandapani, D. Triyoso, H. H. Tseng, P. J. Tobin, D. C. Gilmer, C. Hobbs, W. J. Taylor, J. M. Grant, R. I. Hegde, J. Mogab, C. Thomas, P. Abramowitz, M. Moosa, J. Conner, J. Jiang, V. Arunachalam, M. Sadd, B.-Y. Nguyen, and B. White, "Dual-metal gate CMOS with HfO<sub>2</sub> gate dielectric," in *IEDM Tech. Dig.*, pp. 433-436, 2002.
- [90] Z. B. Zhang, S. C. Song, C. Huffman, J. Barnett, N. Moumen, H. Alshareef, P. Majhi, M. Hussain, M.S. Akbar, J.H. Sim, S.H. Bae, B. Sassman, and B.H. Lee, "Integration of dual metal gate CMOS with TaSiN (NMOS) and Ru (PMOS) gate electrodes on HfO<sub>2</sub> gate dielectric," in *VLSI Tech. Dig.*, pp. 50-51, 2005.
- [91] I. Polishchuk, P. Ranade, T.-J. King, and C. Hu, "Dual work function metal gate CMOS technology using metal interdiffusion," *IEEE Electron Device Lett.*, vol. 22, pp. 444-446, Sep. 2001.
- [92] C. Ren, H. Y. Yu, J. F. Kang, X. P. Wang, H. H. H. Ma, Yee-Chia Yeo, D. S. H. Chan, M.-F. Li, and D.-L. Kwong, "A dual-metal gate integration process for CMOS with sub-1 nm EOT HfO<sub>2</sub> by using HfN replacement gate," *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 580-582, 2004.
- [93] C. Cabral, Jr., C. Lavoie, A. S. Ozcan, R. S. Amos, V. Narayanan, E. P. Gusev, J. L. Jordan-Sweet, and J. M. E. Harperd, "Evaluation of Thermal Stability for CMOS Gate Metal Materials," *J. Electrochem. Soc.*, vol. 151, no. 12, pp. F283-F287, 2004.
- [94] D. A. Buchanan, F. R. McFeely, and J. J. Yurkas, "Fabrication of midgap metal gates compatible with ultrathin dielectrics," *Appl. Phys. Lett.*, vol. 73, no. 12, pp. 1676-1678, 1998.
- [95] P. Ranada, Y.-K. Choi, D. Ha, A. Agarwal, M. Ameen, and T.-J. King, "Tunable work function molybdenum gate technology for FDSOI-CMOS," in *IEDM Tech. Dig.*, pp. 363-366, 2002.
- [96] J. Lee, H. Zhong, Y. Suh, G. Heuss, J. Gurganus, B. Chen, and V. Misra, "Tunable work function dual metal gate technology for bulk and non-bulk CMOS," in *IEDM Tech. Dig.*, pp. 359-362, 2002.
- [97] B.-Y. Tsui, and C.-F. Huang, "Wide range work function modulation of binary alloys for MOSFET application," *IEEE Electron Device Lett.*, vol. 24, pp.

153-155, Mar. 2003.

- [98] I. S. Jeon, J. Lee, P. Zhao, P. Sivasubramani, T. Oh, H. J. Kim, D. Cha, J. Huang, M. J. Kim, B. E. Gnade, J. Kim, and R. M. Wallace, "A novel methodology on tuning work function of metal gate using stacking bi-metal layers," in *IEDM Tech. Dig.*, pp. 303-306, 2004.
- [99] T.-L. Li, C.-H. Hu, W.-L. Ho, H. C.-H. Wang, and C.-Y. Chang, "Continuous and precise work function adjustment for integratable dual metal gate CMOS technology using Hf-Mo binary alloys," *IEEE Trans. Electron Devices*, vol. 52, pp. 1172-1179, 2005.
- [100] D. H. Lee, S. H. Joo, G. H. Lee, J. Moon, T. E. Shim, and J. G. Lee, "Characteristics of CMOSFETs with sputter-deposited W/TiN stack gate," in *VLSI Tech. Dig.*, pp. 119-120, 1995.
- [101] H. Shimada, I. Ohshima, T. Ushiki, S. Sugawa, and T. Ohmi, "Tantalum nitride metal gate FD-SOI CMOS FETs using low resistivity self-grown bcc-tantalum layer," *IEEE Trans. Electron Devices*, vol. 48, no. 8, pp. 1619-1626, 2001.
- [102] P. F. Hsu, Y. T. Hou, F. Y. Yen, V. S. Chang, P. S. Lim, C. L. Hung, L.G. Yao, J. C. Jiang, H. J. Lin, J. M. Chiou, K. M. Yin, J. J. Lee, R. L. Hwang, Y. Jin, S. M. Chang, H. J. Tao, S. C. Chen, M. S. Liang, and T.P. Ma, "Advanced Dual Metal Gate MOSFETs with High-k Dielectric for CMOS Application," in *VLSI Tech. Dig.*, pp. 14-15, 2006.
- [103] W. S. Hwang, C. Shen, X. P. Wang, D. S. H. Chan, and B. J. Cho, "A Novel Hafnium Carbide (HfCx) Metal Gate Electrode for NMOS Device Application," in *VLSI Tech. Dig.*, 9A-2, 2007.
- [104] Y.-S. Suh, G. Heuss, H. Zhong, S.-N. Hong, and V. Misra, "Electrical Characteristics of TaSixNy Gate Electrodes For Dual Gate Si-CMOS Devices," in *VLSI Tech. Dig.*, pp. 47-48, 2001.
- [105] T.-H. Cha, D.-G. Park, T.-K. Kim, S.-A. Jang, I.-S. Yeo, J.-S. Roh, and J. W. Park, "Work function and thermal stability of  $Ti_{1-x}Al_xN_y$  for dual metal gate electrodes," *Appl. Phys. Lett.*, vol. 81, pp. 4192-4194, 2002.
- [106] C. S. Kang, H.-J. Cho, Y. H. Kim, R. Choi, K. Onishi, A. Shahriar, and J. C. Lee, "Characterization of resistivity and work function of sputtered-TaN film for gate electrode applications," *J. Vac. Sci. Technol. B*, vol. 21, pp. 2026-2028, 2003.
- [107] H. Wakabayashi, Y. Saito, K. Takeuchi, T. Mogami, and T. Kunio, "A dual-metal gate CMOS technology using nitrogen-concentration-controlled  $TiN_x$  film," *IEEE Trans. Electron Devices*, vol. 48, pp. 2363-2369, 2001.
- [108] C. Ren, D. S. H. Chan, X. P. Wang, Faizhal B. B., M.-F. Li, and Y.-C. Yeo, A. D. Trigg, A. Agarwal, N. Balasubramanian, J. S. Pan, P. C. Lim, A. C. H. Huan, and D.-L. Kwong, "Physical and electrical properties of lanthanide-incorporated tantalum nitride for n-channel metal-oxide-semiconductor

- field-effect-transistors,” *Appl. Phys. Lett.*, vol. 87, 073506, 2005.
- [109] H. R. Harris, H. Alshareef, H. C. Wen, S. Krishnan, K. Choi, H. Luan, D. Heh, C. S. Park, H. B. Park, M. Hussain, B. S. Ju, P. D. Kirsch, S. C. Song, P. Majhi, B. H. Lee, and R. Jammy, “Simplified manufacturable band edge metal gate solution for NMOS without a capping layer,” in *IEDM Tech. Dig.*, pp. 633-636, 2006.
- [110] I. D. Baikie, U. Peterman, B. Lägell, and K. Dirscherl, “Study of high- and low-work-function surfaces for hyperthermal surface ionization using an absolute Kelvin probe,” *J. Vac. Sci. Technol. A*, vol. 19, no. 4, pp. 1460-1466, 2001.
- [111] H. Zhong, G. Heuss, and V. Misra, “Electrical Properties of RuO<sub>2</sub> Gate Electrodes for Dual Metal Gate Si-CMOS,” *IEEE Electron Device Lett.*, vol. 21, no. 12, pp. 593-595, 2000.
- [112] Lj. Atanasoska, W. E. O'grady, R. T. Atanasoski, and F. H. Pollak, “The surface structure of RuO<sub>2</sub>: A leed, auger and XPS study of the (110) and (100) faces,” *Surf. Sci.*, vol. 202, no. 1-2, pp. 142-166, 1988.
- [113] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, “Totally silicided (CoSi<sub>2</sub>) polysilicon: A novel approach to very low-resistive gate ( $\sim 2\Omega/\square$ ) without metal CMP nor etching,” in *IEDM Tech. Dig.*, pp. 825-828, 2001.
- [114] M. Qin, V. M. C. Poon, and S. C. Ho, “Investigation of polycrystalline nickel silicide films as a gate material,” *J. Electrochem. Soc.*, vol. 148, no. 5, pp. G271-G274, 2001.
- [115] W. P. Maszara, Z. Krivokapic, P. King, J. Goo, and M. Lin, “Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates,” in *IEDM Tech. Dig.*, pp. 367-370, 2002.
- [116] J. H. Sim, H. C. Wen, J. P. Lu, and D. L. Kwong, “Dual work function metal gates using full nickel silicidation of doped poly-Si,” *IEEE Electron Device Lett.*, vol. 24, no. 10, pp. 631-633, 2003.
- [117] J. Kedzierski, D. Boyd, C. Cabral, Jr., P. Ronsheim, S. Zafar, P. M. Kozlowski, J. A. Ott, and M. Jeong, “Threshold voltage control in NiSi-gated MOSFETs through SIIS,” *IEEE Trans. Electron Devices*, vol. 52, no. 1, pp. 39-46, 2005.
- [118] C. Cabral, Jr., J. Kedzierski, B. Linder, S. Zafar, V. Narayanan, S. Fang, A. Steegen, P. Kozlowski, R. Carruthers, and R. Jammy, “Dual workfunction fully silicided metal gates,” in *VLSI Tech. Dig.*, pp. 184-185, 2004.
- [119] K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki, “Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices,” in *IEDM Tech. Dig.*, pp. 91-94, 2004.
- [120] M. Terai, K. Takahashi, K. Manabe, T. Hase, T. Ogura, M. Saitoh, T. Iwamoto, T.

- Tatsumi, and H. Watanabe, "Highly reliable HfSiON CMOSFET with phase controlled NiSi (NFET) and Ni<sub>3</sub>Si (PFET) FUSI gate electrode," in *VLSI Tech. Dig.*, pp. 68-69, 2005.
- [121] H. Y. Yu, J. D. Chen, M. F. Li, S. J. Lee, D. L. Kwong, M. van Dal, J.A. Kittl, A. Lauwers, E. Augendre, S. Kubicek, C. Zhao, H. Bender, B. Brijs, L. Geenen, A. Benedetti, P. Absil, M. Jurczak, and S. Biesemans, "Modulation of the Ni FUSI workfunction by Yb doping: from midgap to n-type band-edge," in *IEDM Tech. Dig.*, pp. 630-633, 2005.
- [122] N. Biswas, S. Novak, B. Chen, D. Lichtenwalner, M. Ozturk and V.Misra, "Ni<sub>x</sub>Ta<sub>1-x</sub>Si and Ni<sub>x</sub>Pt<sub>1-x</sub>Si ternary alloys for work function tuning on SiO<sub>2</sub>, HfSiO<sub>x</sub> and HfO<sub>2</sub> dielectrics," in *IEDM Tech. Dig.*, pp. 650-653, 2005.
- [123] Y. H. Kim, C. Cabral. Jr, E. P. Gusev, R. Carruthers, L. Gignac, M. Gribelyuk, E. Cartier, S. Zafar, M. Copel. V. Narayanan, J. Newbury, B. Price, J. Acevedo, P. Jamison, B. Linder, W. Natzle, J. Cai, R. Jammy, and M. Jeong, "Systematic study of workfunction engineering and scavenging effect using NiSi alloy FUSI metal gates with advanced gate stacks," in *IEDM Tech. Dig.*, pp. 642-645, 2005.
- [124] Y.-C. Yeo, "Metal gate technology for nanoscale transistors—material selection and process integration issues," *Thin Solid Films*, vol. 462–463, pp. 34-41, 2004.
- [125] H. Y. Yu, C. Ren, Y.-C. Yeo, J. F. Kang, X. P. Wang, H. H. H. Ma, M.-F. Li, D. S. H. Chan, and D.-L. Kwong, "Fermi Pinning-Induced Thermal Instability of Metal-Gate Work Functions," *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 337-339, 2004.
- [126] A. Chatterjee, R. A. Chapman, G. Dixit, J. Kuehne, S. Hattangady, H. Yang, G. A. Brown, R. Aggarwal, U. Erdogan, Q. He, M. Hanratty, D. Rogers, S. Murtaza, S. J. Fang, R. Kraft, A. L. P. Rotondaro, J. C. Hu, M. Terry, W. Lee, C. Fernando, A. Konecni, G. Wells, D. Frystak, C. Bowen, M. Rodder, and I.-C. Chen, "Sub-100 nm gate length metal gate NMOS transistors fabricated by a replacement gate process," in *IEDM Tech. Dig.*, pp. 821-824, 1997.

## Chapter 3

# A Novel HfLaO Gate Dielectric with Excellent Properties for Advanced Gate Dielectric Application

### 3.1 Introduction

The aggressive down scaling of complementary metal-oxide-semiconductor (CMOS) devices has led to a substantial increase in tunneling currents (i.e. an increase in gate leakage current) through the ultra-thin gate dielectrics. High dielectric constant ( $k$ ) materials are currently explored as alternative gate dielectrics to replace conventional SiO<sub>2</sub> and SiON gate dielectrics to address the issues of high gate leakage currents and device reliability [1]. Currently, HfO<sub>2</sub> has emerged as one of the most promising high- $k$  gate dielectrics for integration in CMOS devices due to its high dielectric constant, wide band gap and good thermal stability on Si [2]. However, HfO<sub>2</sub> has been shown to crystallize at relatively low temperatures (~400°C) [3], which leads to an increase in grain boundary leakage, inhomogeneity of the dielectric constant and variations in film thicknesses uniformity [2,4]. Recently, the incorporation of Si, Al, N or Ta into the HfO<sub>2</sub> film has been demonstrated to increase the crystallization temperature of HfO<sub>2</sub> films. The increase in crystallization temperature relaxes the constraint on the maximum permissible dopant activation temperature in the implementation of high- $k$  dielectrics in metal-oxide-semiconductor field-effect transistors (MOSFETs) [3,5-7]. However, the incorporation of SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub> or their nitrides degrades the dielectric constant, while adding Ta<sub>2</sub>O<sub>5</sub> into HfO<sub>2</sub> reduces the electron barrier between HfO<sub>2</sub> and Si substrate. All of these lead to larger gate leakage currents compared to pure HfO<sub>2</sub> for the same equivalent oxide thickness ( $EOT$ ) and limit the continuous scaling of gate dielectric thickness. Moreover, as discussed in **Chapter 2**, there is still a challenge for these Hf-based dielectrics, i.e.

effective work functions ( $\Phi_{eff}$  or EWFs) after high thermal budget treatment for most of gate electrodes including poly-Si and metal gates (MGs), especially for p-type MGs, can not match their vacuum work functions, possibly due to Fermi-level pinning (FLP) effect [8,9].

Recently,  $\text{La}_2\text{O}_3$  have been shown to possess advantageous material characteristics favourable for integration as a high- $k$  dielectric material in advanced MOSFETs, such as a high dielectric constant ( $k \sim 30$ ), a relatively large band gap ( $\sim 6$  eV) and a high electron barrier to Si (2.3 eV) [2,10]. In addition,  $\text{La}_2\text{O}_3$  possesses a higher film crystallization temperature as compared to  $\text{HfO}_2$  and is thermodynamically stable on Si [11]. However, it is important to note that pure La has shown to absorb moisture readily when exposed to air [2,12].

In this chapter, we first demonstrate that the incorporation of La into  $\text{HfO}_2$  increases the crystallization temperature (up to  $900^\circ\text{C}$ ) of pure  $\text{HfO}_2$  and maintains comparable gate leakage currents with pure  $\text{HfO}_2$  film. Then we show that n-MOSFETs fabricated with HfLaO gate dielectric exhibit superior device characteristics (such as drive current and effective electron mobility) compared to n-MOSFETs fabricated with  $\text{HfO}_2$  gate dielectric. We also report for the first time that with a thermal budget of  $1000^\circ\text{C}$ , FLP in the MG/high- $k$  stacks can be released by employing HfLaO. The EWF can be tuned in a wide range, more than the requirements of bulk-Si CMOSFETs. As prototype examples, TaN gate with EWF  $\sim 3.9$ - $4.4$  eV and Pt gate with EWF  $\sim 5.5$  eV are shown. To interpret the above particular results, a specific model based on the interfacial dipole theory between MG and HfLaO is proposed and is validated by subsequent electrical data from more gate stacks involving other lanthanide elements incorporated  $\text{HfO}_2$  films and MGs.



## **3.2 Experiments**

MOS devices were fabricated on n- or p-type (100) Si substrates with doping concentration of  $6 \times 10^{15} \text{ cm}^{-3}$ . Field oxide of approximately 400 nm was thermally grown and subsequently patterned for active area definition. A standard pre-gate clean was performed prior to high- $k$  dielectric deposition. HfO<sub>2</sub> and HfLaO films with different La concentration and thicknesses were deposited using reactive DC magnetron sputtering with low oxygen concentrations at room temperature. Ex-situ post deposition anneal (PDA) in N<sub>2</sub> were then performed at 600°C for 30 s with a small amount of O<sub>2</sub> to improve the high- $k$  film quality. Here, it should be noted that HfLa target (Hf:La=1:1, atomic percentage) was used in this work to reduce moisture absorption of La during exposure to air [12]. We also tried to shorten the period between metal gate deposition and HfLaO deposition to minimize the possible moisture absorption. In addition, even though there was still some water absorbed during the device fabrication, it has been demonstrated that the absorbed moisture can be annealed out, even at relatively low temperatures [13]. The composition of La in HfLaO films was controlled by the DC power ratio between Hf and HfLa targets during co-sputtering. The gate electrode comprises of either a pure TaN (~150 nm) or HfN (~50 nm) capped with a TaN layer (~100 nm) for n-MOS devices and Pt (~50 nm) for p-MOS devices, formed by reactive sputtering and DC sputtering respectively, followed by gate patterning. The devices then went through rapid thermal annealing (RTA) treatment from 600°C to 1000°C with different ambient for thermal stability evaluation. For MOSFET fabrication, source/drain implantations of arsenic (100 keV,  $1 \times 10^{15} \text{ cm}^{-2}$ ) / BF<sub>2</sub> (50 keV,  $1 \times 10^{15} \text{ cm}^{-2}$ ) were performed for n-MOSFETs / p-MOSFETs, respectively, followed by RTA activation at 1000°C for 5 s. Finally, all samples received backside Al metallization and forming gas annealing (FGA) at 420°C for 30 min.


The ratio of La to (La+Hf) in the HfLaO films was determined to be 15% and 50% by X-ray photoelectron spectroscopy (XPS) using La 3d and Hf 4f region.

Structural analysis was then performed with X-ray diffraction (XRD) and Fourier transform infrared (FTIR) analysis for the deposited HfO<sub>2</sub> and HfLaO films with thicknesses of ~30 nm and ~200 nm, respectively. The physical thicknesses of the films were determined by ellipsometer and/or transmission electron microscopy (TEM). Capacitance-voltage (*C-V*) measurements were performed on (100x100 μm<sup>2</sup>) MOS capacitors at a frequency of 100 kHz with a HP 4284A precision LCR meter. Quantum mechanical correction was applied to the simulated *C-V* curves for the extraction of flat-band voltage ( $V_{fb}$ ) and *EOT* in this work. Current-voltage (*I-V*) measurements were performed using a HP 4156A semiconductor parameter analyzer. Electron mobility was calculated by a standard split *C-V* method on MOSFETs.

### **3.3 Results and Discussion**

#### **3.3.1 Physical Properties of HfLaO**


The XRD spectra for HfO<sub>2</sub> and HfLaO films with 15% and 50% La are shown in **Fig. 3.1**. The films were checked for similar physical thickness (~30 nm), and were subjected to an identical RTA at 600°C or 900°C for 30 s in a N<sub>2</sub> ambient for consistency. It can be seen the ( $\bar{1}11$ ) crystalline peak of HfO<sub>2</sub> emerges clearly after 600°C anneal, while the incorporation of La in HfO<sub>2</sub> suppresses the crystallization of the HfLaO films. In addition, the crystallization temperature was observed to increase with increasing La concentration. This is believed that the incorporation of La breaks the periodicity and/or inhibits the continuous crystal growth of HfO<sub>2</sub> during rapid thermal annealing [14].



**Fig. 3.1:** XRD spectra of HfO<sub>2</sub>, HfLaO films with 15% and 50% La after 600°C and 900°C annealing for 30 s in N<sub>2</sub>. The La incorporated in HfO<sub>2</sub> films can increase the crystallization temperature up to 900°C.


To further investigate the structural characteristics of HfLaO films, FTIR spectroscopy was employed due to its unique ability to detect the onset of HfO<sub>2</sub> crystallization and its microscopic bonding state change in the far infrared region [15]. The infrared absorption spectra of HfO<sub>2</sub> and HfLaO films with 50% La (~200 nm) as a function of annealing temperature are shown in **Fig. 3.2**. The undoped HfO<sub>2</sub> film, after annealing at 600°C and 900°C, shows several peaks corresponding to the monoclinic HfO<sub>2</sub> phonon modes [16]. However, the HfLaO film shows a broad peak around 300 cm<sup>-1</sup>, which indicates that the structure of HfLaO with 50% La remains amorphous after 900°C annealing. This also indicates an enlargement of the crystallization due to the incorporation of La into HfO<sub>2</sub> dielectric. The different coordination structure and bonding between HfO<sub>2</sub> and La<sub>2</sub>O<sub>3</sub> are held responsible for the enlargement of crystallization energy observed. The structural modification is speculated to improve the carrier mobility because of the reduction of the phonon polarization in dielectric layer and disappearance of lowest energy phonons, P4 and

P5 in HfO<sub>2</sub> spectra in Fig. 3.2 [17], which probably correspond to the remote phonon scattering.




**Fig. 3.2:** FTIR spectra of HfLaO with 50% La and HfO<sub>2</sub> films annealed at 600°C and 900°C. The HfO<sub>2</sub> films show the FTIR peaks P1-P5, which are consistent with 512, 410, 324, 255 and 232 cm<sup>-1</sup> peaks of the monoclinic HfO<sub>2</sub> phase reported in [16]. However, adding La into HfO<sub>2</sub> changes the spectra, indicating changes of atomic bonding and phonon energy.

The cross-sectional high-resolution TEM images of HfO<sub>2</sub> and HfLaO films with 15% and 50% La incorporation after PDA at 600°C for 30 s and activation at 900°C for 30 s are shown in Fig. 3.3. The TEM pictures confirmed that the HfO<sub>2</sub> high-*k* layer, corresponding to “Hi-*k*” layer in the figure, is fully crystallized, while HfLaO high-*k* films with 15% and 50% La remain amorphous following identical annealing conditions. It should be noted that the crystallinity for HfLaO films with 15% La observed by TEM is different from that of XRD as shown in Fig. 3.1. This is attributed to the difference in thicknesses for samples selected for XRD (~ 30 nm) and TEM (~ 5nm) analysis.




**Fig. 3.3:** TEM images of HfO<sub>2</sub> (Left) and HfLaO with 15% (Middle) and 50% La (Right) after PDA at 600°C for 30 s and RTA at 900°C for 30s. The HfO<sub>2</sub> film is fully crystallized whereas both of the HfLaO films remain amorphous. In addition, all of them have a thick interfacial layer (IL) compared to total thickness of dielectric layer, including Hi-*k* and IL in the figure.

**Figure 3.4** shows the XPS Si 2p spectra of HfO<sub>2</sub> and HfLaO with 15% and 50% La films after 900°C PDA for 30 s. The two main peaks observed in the spectra for the samples investigated can be attributed to that of the Si substrate (~99.3 eV) and the interfacial layer. For the HfO<sub>2</sub> sample, the location of that peak is approximately 102.8 eV, which is different from that of a pure SiO<sub>2</sub> layer (103.6 eV) [18]. The difference in the binding energies obtained for the SiO<sub>2</sub> and interfacial layer indicates that the composition of interfacial layer is possibly a silicate-like compound [19]. However, as the La concentration is increased from 0 to 15% and subsequently to 50%, there is an obvious increase in the intensity of the peak and a shift towards a higher binding energy (~103.6 eV). Although the signal of the Si 2p peak from the interface between HfLaO and Si was partially overlapped by the La 4d<sub>5/2</sub> peak, we are still able to detect the existence of the Si–O bond at the interface from the change in relative intensity of the La 4d<sub>3/2</sub> and La 4d<sub>5/2</sub> peaks. Therefore, the increase of the intensity and the shift of the peak are partially due to the increase in atomic percentage of Si–O bonds in the interfacial layer with the incorporation of La into HfO<sub>2</sub>. It is believed that a chemical similarity between that of HfLaO/Si interface and the high quality SiO<sub>2</sub>/Si interface exists.




**Fig. 3.4:** XPS spectra for Si 2p core level taken from HfO<sub>2</sub>, HfLaO with 15% and 50% La films after PDA at 900°C for 30 s. The increase of the peak intensity for silicate-like interfacial layer and a shift toward high binding energy are observed after incorporating La into HfO<sub>2</sub>.

**Figure 3.5** shows hysteresis for HfO<sub>2</sub> and HfLaO with 50% La films after post-metallization annealing (PMA) at 900°C for 30 s, where the hysteresis was quantified by the difference in  $V_{fb}$  during the voltage sweeps without delay time between  $\pm 3$  V. It can be seen that the hysteresis for HfO<sub>2</sub> film was significantly improved by incorporating La, which indicates that the interface traps and/or oxide traps may be significantly reduced by incorporation of La into HfO<sub>2</sub>. This may be due to the increased atomic percentage of Si-O bonds in interfacial layer as discussed in **Fig. 3.4**.



**Fig. 3.5:** Hysteresis of TaN/high- $k$  stacks with HfO<sub>2</sub> (a) and HfLaO with 50% La (b) films after annealing at 900°C for 30 s.

**Figure 3.6** illustrates thermal stability by comparing the typical variation of  $EOT$  for HfO<sub>2</sub> and HfLaO with 15% and 50% La samples with TaN metal gate after different temperature PMA. It was observed that the annealing temperature has more impact on  $EOT$  variation for HfO<sub>2</sub> film than that for HfLaO films. This may be attributed to the fact that the amorphous HfLaO films effectively block oxygen diffusion through the grain boundaries to form low- $k$  interfacial layer during high temperature annealing.



**Fig. 3.6:** *EOT* variation for MOS devices with TaN/high-*k* stacks as a function of PMA temperatures, which indicates HfLaO films have better thermal stability than HfO<sub>2</sub>.

Based on the *EOT* data shown in **Fig. 3.6**, the equivalent dielectric permittivities of HfLaO + interfacial layer (IL) films with 15% and 50% La after 900°C PMA are subsequently extracted from  $k = \epsilon_{SiO_2} t_{physical} / EOT$  (where  $\epsilon_{SiO_2}$  is the permittivity of SiO<sub>2</sub> and  $t_{physical}$  means the total physical thickness of high-*k* layer and interfacial layer, determined by ellipsometer or TEM) and summarized in **Fig. 3.7**. They show larger *k* values than that of HfO<sub>2</sub> + IL. This increase of the dielectric constant by incorporating La into HfO<sub>2</sub> is attributed to the higher *k* value of La<sub>2</sub>O<sub>3</sub> (~30) compared to that of HfO<sub>2</sub> (~25).







Fig. 3.7: Relationship between the dielectric constant and the concentration of La in HfLaO films.


### 3.3.2 Electrical Properties of HfLaO

Figure 3.8 shows that the gate leakage current densities of HfLaO films with 15% and 50% La are comparable to that of pure HfO<sub>2</sub> at the same EOT of ~1.2-1.8 nm. HfLaO films also exhibit approximately 5 orders of reduction in gate leakage current density when compared to a poly-Si/SiO<sub>2</sub> benchmark.




**Fig. 3.8:** The relationship between gate leakage current density and  $EOT$  for MOS devices with  $HfO_2$ , HfLaO with 15% and 50% La gate dielectrics and TaN (solid data point) or HfN (open data point) metal gate. Compared with poly-Si/SiO<sub>2</sub> benchmark at the same  $EOT$ , both  $HfO_2$  and HfLaO provide ~5 orders reduction in gate leakage current.

In **Fig. 3.9**, the effective electron mobility is extracted for both  $HfO_2$  and HfLaO devices using a standard split  $C-V$  technique. It is obvious that the electron mobility for n-MOSFETs fabricated with  $HfO_2$  improves by approximately ~70% with the incorporation of La. The incorporation of La is believed to reduce remote phonon scattering and increase the electron channel mobility due to the modification of the atomic bonding and the low energy phonon spectra of  $HfO_2$  as observed in the FTIR spectra [17]. The observed mobility increment is also ascribed partially to the formation of a thick (as shown in **Fig. 3.3**) and high quality HfLaO/Si-substrate interfacial layer.



**Fig. 3.9:** Effective electron mobility of HfO<sub>2</sub>, HfLaO with 15% and 50% La gate dielectric n-MOSFETs after activation at 900°C for 30 s extracted by split C-V method.

In addition, the output characteristics ( $I_d$ - $V_d$ ) of n-MOSFETs fabricated with HfO<sub>2</sub> and HfLaO with 15% and 50% La after activation at 900°C for 30 s are shown in **Fig. 3.10**. Scaling to the same  $EOT$ ,  $I_d$  also has ~70% improvement when using HfLaO with 50% La to replace HfO<sub>2</sub> as gate dielectric, which should be attributed to the increase of electron mobility in the channel region, as shown in **Fig. 3.9**.



**Fig. 3.10:**  $I_d$ - $V_d$  characteristics of n-MOSFETs with  $\text{HfO}_2$ , HfLaO with 15% and 50% La gate dielectrics.  $I_d$  is observed to increase with increasing concentration of La at the same gate overdrive.

A comparison of the threshold voltage ( $V_{th}$ ) shift under constant voltage stress in  $\text{HfO}_2$  and HfLaO films is shown in **Fig. 3.11**. The observation of one order reduction of  $V_{th}$  shift for HfLaO with 50% La compared to  $\text{HfO}_2$  implies that the incorporation of La into  $\text{HfO}_2$  also suppresses charge trapping in the dielectric. The reliability issue concerning the charge trapping induced  $V_{th}$  instability will be further discussed in **Chapter 5**.





Fig. 3.11: Charge trapping induced  $V_{th}$  shift under constant voltage stress in HfO<sub>2</sub>, HfLaO with 15% and 50% La gate dielectric n-MOSFETs.

### 3.3.3 Work Function Tunability by Employing HfLaO


Figure 3.12 shows the typical  $C-V$  curves (after normalization) of MOS capacitors with TaN and Pt metal gates on either HfO<sub>2</sub> or HfLaO (with different La concentration). It should be mentioned that the incorporation of La in HfO<sub>2</sub> improves the thermal stability of the gate stack with Pt electrode from less than 600°C [20] to 1000°C, probably due to the release of stress between Pt and HfO<sub>2</sub> after La incorporation. More importantly, significant  $V_{fb}$  shifts can also be observed after the incorporation of La into HfO<sub>2</sub> for both n- and p-MOS devices, which are very suitable for bulk-Si CMOSFET application.




**Fig. 3.12:** Comparison of typical  $C$ - $V$  curves for MOS HfLaO capacitors with different La concentration (including 50%, 15% and 0 %) after 1000°C PMA. Obvious  $V_{fb}$  shift can be seen after La incorporation for both n- and p-MOS devices.

To further clarify the origin of this  $V_{fb}$  shift, MOS capacitors with different dielectric thickness were fabricated.  $V_{fb}$  was then extracted from the  $C$ - $V$  curves and plotted as a function of  $EOT$  for the HfLaO films as shown in **Fig. 3.13(a)**. It is obvious that for a fixed La concentration, the  $V_{fb}$  shift remains almost constant with  $EOT$  variations. This indicates low charge density near the HfLaO interface with the channel. In addition, it is unlikely that the difference of fixed charge in HfLaO near the TaN gate would be large enough from that under Pt gate to explain the observed difference in  $V_{fb}$  shifts. Therefore the observed  $V_{fb}$  shifts for HfLaO films cannot be attributed entirely to the presence of oxide charges, but to a modification of the effective metal gate work function. By assuming that dielectric charge effects are negligible for the films investigated, work functions for TaN and Pt on HfLaO film can be accurately extracted and are summarized in **Fig. 3.13(b)**. It can be seen that the

EFW of TaN shifts to more n-type with the increase of La% in HfLaO, up to conduction band edge ( $E_C$ ). In the case of 50% La in HfLaO film, the EWFs of TaN and Pt are approximately 3.9 eV and 5.5 eV respectively, which are sufficient to meet the work function requirements for both n- and p-MOSFETs. From the FTIR measurements, we have found that the incorporated La atoms in HfO<sub>2</sub> distort the monoclinic structure of HfO<sub>2</sub> due to the different bonding properties of La in terms of ionicity or coordination number. This change in dielectric structure and atomic bonds is postulated to change the energy of the interface states between HfLaO and the MGs. This causes a change in the FLP effect and modifies the EWF of TaN and Pt.





**Fig. 3.13:**  $V_{fb}$  as a function of  $EOT$  (a) and the corresponding metal EWF as a function of La concentration in HfLaO films (b). Based on the  $V_{fb}$  values on  $6 \times 10^{15} \text{ cm}^{-3}$  n- and p- doped Si, corresponding EWFs of around 5.5 eV for Pt and around  $\sim 3.9$  eV for TaN on HfLaO with 50% La are extracted, neglecting the very weak dielectric charge effect.

In **Fig. 3.14**, MOSFETs with the same gate stacks mentioned in **Fig. 3.12** were also fabricated and their transfer characteristics are shown. The  $V_{th}$  values for all devices are consistent with the EWF values obtained in **Fig. 3.13(b)**, indicating that the wide  $V_{fb}$  and  $V_{th}$  tunability for these gate stacks stems from the modulation of the metal gate EWF.






Fig. 3.14: Transfer characteristics ( $I_d$ - $V_g$ ) of MOSFETs with TaN (for n-MOSFET) and Pt (for p-MOSFET) on HfO<sub>2</sub> and HfLaO (with 15% and 50% La) gate dielectrics.

### 3.3.4 Mechanism Investigation for the EWF Tunability

When MGs and high- $k$  dielectrics are placed in contact, especially during high temperature treatments, MG/high- $k$  interface states would be created and generally charge transfer could occur across these interface states at the dielectric side and the metal electrode side, leading to the formation of a dipole layer and Fermi level pinning of EWF [9,21]. As discussed in **Chapter 2**, two models taking into account the role of intrinsic states and extrinsic states at MG/high- $k$  dielectric interfaces respectively were proposed to explain the instability of the metal EWF. However, the knowledge on this crucial interface is still insufficient to guide us in choosing the right MG/high- $k$  gate stacks for device integration, especially for conventional bulk-Si CMOSFETs. Based on the previous data in this chapter, two additional effects which

influence the charge transfer, causing release or partial release of FLP of  $\Phi_{eff}$  are considered.

The first effect is charge transfer due to electronegativity of the materials, which is the tendency of an atom in a molecule to attract electrons to it. When atoms react with each other, they will compete for the electrons involved in a chemical bond. The atom with the higher electronegativity value will always “pull” the electrons away from atom that has the lower electronegativity value. The degree of “movement or shift” of these electrons toward the more electronegative atom is dependent on the difference in electronegativities between the atoms involved. Generally, there are three trends for electronegativity values of elements in the Periodic Table as shown in **Table 3.1** [22]:

- (1) Metals generally have low electronegativity values, while nonmetals have relatively high electronegativity values;
- (2) Electronegativity values generally increase from left to right within the Periodic Table;
- (3) Electronegativity values generally decrease from top to bottom within each family of elements in the Periodic Table.

La is known to have an electronegativity of 1.1 on the Pauling scale, which is lower than those of Hf (1.3) and Ta (1.5). Therefore, for the case of TaN gate, additional electrons transfer from HfO<sub>2</sub> to TaN through the dipole layer would be expected when La atoms replace Hf atoms near to the interface, due to the lower electronegativity of La atoms. This effect will compensate the original electrons transfer from TaN to HfO<sub>2</sub> due to FLP, giving rise to partial release of FLP and reduction of  $\Phi_{eff}$  of TaN. The corresponding energy band diagram for this case is schematically shown in **Fig. 3.15(a)**.

**Table 3.1:** Periodic Table of electronegativity using the Pauling scale [22].

IA	IIA	IIIB	IVB	VB	VIB	VII B	VIII B	VIII B	VIII B	IB	IIB	IIIA	IVA	VA	VIA	VIIA	VIIIA
1																	2
H																	He
2.20																	
3	4											5	6	7	8	9	10
Li	Be											B	C	N	O	F	Ne
0.98	1.57											2.04	2.55	3.04	3.44	3.98	
11	12											13	14	15	16	17	18
Na	Mg											Al	Si	P	S	Cl	Ar
0.93	1.31											1.61	1.9	2.19	2.58	3.16	
19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36
K	Ca	Sc	Ti	V	Cr	Mn	Fe	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr
0.82	1.00	1.36	1.54	1.63	1.66	1.55	1.83	1.88	1.91	1.90	1.65	1.81	2.01	2.18	2.55	2.96	3.00
37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54
Rb	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rh	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe
0.82	0.95	1.22	1.33	1.6	2.16	1.9	2.2	2.28	2.20	1.93	1.69	1.78	1.96	2.05	2.1	2.66	2.6
55	56	57	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86
Cs	Ba	La*	Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn
0.79	0.89	1.1	1.3	1.5	2.36	1.9	2.2	2.20	2.28	2.54	2.00	1.62	2.33	2.02	2.0	2.2	
87	88	89	104	105	106	107	108	109	110	111							
Fr	Ra	Ac**	Rf	Db	Sg	Bh	Hs	Mt	Ds	Rg							
0.7	0.9	1.1															
	La*	58	59	60	61	62	63	64	65	66	67	68	69	70	71		
		Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Ho	Er	Tm	Yb	Lu		
		1.12	1.13	1.14	1.13	1.17	1.2	1.2	1.1	1.22	1.23	1.24	1.25	1.1	1.27		
	Ac**	90	91	92	93	94	95	96	97	98	99	100	101	102	103		
		Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	No	Lr		
		1.3	1.5	1.38	1.36	1.28	1.13	1.28	1.3	1.3	1.3	1.3	1.3	1.3	1.3		

In the case of p-type MGs, electron transfer from La to Pt due to low electronegativity of La would not be feasible because Pt, as a noble metal, generally shows intrinsically inert performances. However a second effect should be considered. Oxygen vacancies ( $V_O$ ) creation in a dielectric are believed to induce the electron transfer from  $V_O$  to gate electrode, which would lead to a reduction of  $\Phi_{eff}$  of p-type MGs, such as Pt [20]. In addition, it is reported that the presence of  $V_O$  can serve as a trapping center [23], and the increase of  $V_O$  density will enhance the charge trapping effect, which will deteriorate the  $V_{th}$  instability and degrade the channel mobility as a result. Therefore, in this work, we have estimated the  $V_O$  density ratio for HfLaO to HfO<sub>2</sub> by Vienna *ab-initio* simulation package (VASP). **Table 3.2** shows the first-principles calculation results of  $V_O$  formation using monoclinic HfO<sub>2</sub> [24] and pyrochlore Hf<sub>2</sub>La<sub>2</sub>O<sub>7</sub> [25] configurations by VASP, where the monoclinic HfO<sub>2</sub> (m-HfO<sub>2</sub>) primitive cell without and with possible  $V_O$  are shown in **Fig. 3.16**, while the pyrochlore Hf<sub>2</sub>La<sub>2</sub>O<sub>7</sub> (p-Hf<sub>2</sub>La<sub>2</sub>O<sub>7</sub>) without and with possible  $V_O$  are shown in **Fig.**

3.17. Based on Table 3.2, the  $V_O$  density ratio between  $\text{Hf}_2\text{La}_2\text{O}_7$  and  $\text{HfO}_2$  with the same volume was estimated to be 0.2 by the equation below:

$$\text{Ratio} = \frac{D_{Td} \exp\left[-\frac{E_{Td} - E_{v4}}{k_B T}\right] + D_{C2v} \exp\left[-\frac{E_{c2v} - E_{v4}}{k_B T}\right]}{D_{v3} \exp\left[-\frac{E_{v3} - E_{v4}}{k_B T}\right] + D_{v4}} \quad (3-1)$$

where  $D$  and  $E$  stand for density and formation energy for different oxygen vacancy sites, including  $v_3$ ,  $v_4$  in  $m\text{-HfO}_2$  and  $Td$ ,  $C2v$  in  $p\text{-HfLaO}$ .

By considering the non-fully thermal equilibrium under PMA annealing, the difference between the real amorphous phase and simulated crystal phase, the calculated ratio of 0.2 gives a reasonable explanation of reduction of  $V_{th}$  shift under constant voltage stress and improvement of electron channel mobility for HfLaO device compared to those for  $\text{HfO}_2$ , as shown in Fig. 3.9 & 3.11. In addition, the lower  $V_O$  density in HfLaO also leads to the decrease in the amount of electron transfer induced by  $V_O$  for gate stacks with HfLaO dielectric compared to those with  $\text{HfO}_2$  and the partial release of FLP between  $\text{HfO}_2$  and Pt. The corresponding energy band diagram for this case is schematically shown in Fig. 3.15(b).





Fig. 3.15: Energy band diagram for MG/high- $k$  gate stacks. The dashed (solid) lines indicate the case whereby HfLaO ( $\text{HfO}_2$ ) is used as the gate dielectric. The subscripts of  $\Phi_{eff}$  and  $e^-$  (HfLaO and  $\text{HfO}_2$ ) represent  $\Phi_{eff}$  of MGs and

electron transfer for HfLaO and HfO<sub>2</sub> case, respectively. The amount and direction of net electron transfer are indicated by horizontal arrows. (a) For n-MOS device with TaN/HfO<sub>2</sub> gate stack, electron transfer from TaN to HfO<sub>2</sub> due to FLP shifts the  $\Phi_{eff}$  to midgap [21]. In the case of TaN/HfLaO gate stack, additional electron transfer from HfLaO to TaN would be expected due to the lower electronegativity of La atoms. This effect compensates the electron transfer from TaN to HfO<sub>2</sub> due to FLP, giving rise to the reduction of TaN's  $\Phi_{eff}$ . (b) For p-MOS device with Pt gate,  $V_O$  in a dielectric are believed to induce electron transfer from  $V_O$  to MG, which would lead to FLP and reduction of the MG's  $\Phi_{eff}$  [20]. When La atoms replace Hf atoms,  $V_O$  concentration is reduced. This leads to the reduction of the amount of electron transfer and the release of FLP, increasing the  $\Phi_{eff}$  of MG.


**Table 3.2:** The formation energies of  $V_O$  at varies sites in m-HfO<sub>2</sub> and p-Hf<sub>2</sub>La<sub>2</sub>O<sub>7</sub> (as shown in Fig. 3.16 & 3.17), calculated by first-principles calculations using VASP software.

Oxygen vacancy site	Formation energy	Site density
	$E$ (eV)	$D$ (nm <sup>-3</sup> )
V3 site in m-HfO <sub>2</sub>	6.51	28.6
V4 site in m-HfO <sub>2</sub>	6.39	28.6
Td site in p-Hf <sub>2</sub> La <sub>2</sub> O <sub>7</sub>	7.23	6.3
C <sub>2v</sub> site in p-Hf <sub>2</sub> La <sub>2</sub> O <sub>7</sub>	6.51	38.0



Dark (red color) balls – oxygen atoms;  
Shallow (blue color) balls – Hf atoms.

**Fig. 3.16:** (a) M-HfO<sub>2</sub> primitive cell without  $V_O$ . (b) & (c) Two possible  $V_O$  sites in m-HfO<sub>2</sub>: V4 (4-fold coordinated site) and V3 (3-fold coordinated site).



**Fig. 3.17:** (a) P-Hf<sub>2</sub>La<sub>2</sub>O<sub>7</sub> primitive cell without V<sub>O</sub>. (b) & (c) Two possible V<sub>O</sub> sites in p- Hf<sub>2</sub>La<sub>2</sub>O<sub>7</sub>: Td symmetry site and C<sub>2v</sub> symmetry site.

In short, the change of MG's  $\Phi_{eff}$  is attributed to not only V<sub>O</sub> density in dielectric layer, but also the difference of electronegativities among materials involved in gate stacks. Moreover, it seems the effect of V<sub>O</sub> is more obvious for p-type noble metals and the effect caused by electronegativity differences is more obvious for n-type MGs. To check this specific model based on the interfacial dipole theory, MOS devices with more MG/high-*k* gate stacks were also fabricated using the similar process flow as described in the experiment part and some key results will be presented in the following section.

### 3.3.5 Electrical Properties for More Lanthanide Elements Incorporated HfO<sub>2</sub>

First, we investigate MOS devices with another noble metal, Ru and HfLaO dielectric with 50% La. **Figure 3.18** shows the typical normalized *C-V* curves of TaN/Ru/high-*k* capacitors with HfO<sub>2</sub> and HfLaO (50% La), respectively. An obvious positive *V<sub>fb</sub>* shift of 600 mV was seen after the incorporation of La into HfO<sub>2</sub>. Moreover, negligible frequency dispersion among 10 kHz, 100 kHz and 1 MHz and <50 mV hysteresis of the HfLaO with 50% La are shown in **Fig. 3.19**, where the hysteresis was quantified by the difference in *V<sub>fb</sub>* during the voltage sweeps without

delay time between  $\pm 3$  V. These results indicate that the interface traps and/or oxide traps may be significantly reduced by incorporation of La into  $\text{HfO}_2$  and cannot respond at high frequency [26], which is consistent with the previous result as shown in Fig. 3.5.






Fig. 3.18: Comparison of typical normalized  $C$ - $V$  curves for MOS capacitors with  $\text{HfO}_2$  and  $\text{HfLaO}$  (50% La) dielectrics after 900°C PMA. Obvious  $V_{fb}$  shift can be seen after La incorporation.



**Fig. 3.19:** (a) Frequency dispersion of the HfLaO with 50% La among 10 kHz, 100 kHz and 1 MHz. (b) Hysteresis of HfLaO film with 50% La after annealing at 900°C for 30 s.


To investigate the origin of this significant  $V_{fb}$  shift, MOS capacitors with pure Ru and HfLaO (50%) gate stacks with different dielectric thicknesses were also fabricated and all devices were annealed at 1000°C, which is required by a conventional CMOS source/drain activation process.  $V_{fb}$  values and  $EOT$  extracted from these MOS capacitors are summarized in **Fig. 3.20**, which shows that the shift of  $V_{fb}$  for HfLaO dielectric is not mainly caused by fixed charges in the dielectric film, but by the change of Ru's EWF compared to HfO<sub>2</sub> case. Based on **Equation (2-2)**, the EWF of Ru on HfLaO with 50% La around 5.2 eV can be extracted, which is very close to the EWF value extracted from pure Ru on SiO<sub>2</sub> gate stack [27]. Just as discussed previously, the FLP between Ru and HfO<sub>2</sub> dielectric may be released due to the incorporation of La into HfO<sub>2</sub> followed by the reduction of  $V_O$ .






**Fig. 3.20:** The plot of  $V_{fb}$  versus  $EOT$  for devices with pure Ru metal on HfLaO dielectric on n-Si substrate ( $6 \times 10^{15} \text{ cm}^{-3}$  n-doped) after 1000°C PMA. Both  $V_{fb}$  and  $EOT$  were extracted from high-frequency  $C$ - $V$  measurement (100 kHz). The corresponding EWF of Ru on HfLaO (50% La) is  $\sim 5.2$  eV.

In addition to this p-type metal, n-type metals were also investigated on the HfLaO with different La concentrations and thicknesses using the same method, and these include TaN, HfN and TiN. The extracted EWF for these gate stacks together with previous results are summarized in **Fig. 3.21**. Similar to the case of TaN, both HfN and TiN show obvious EWF shift towards the conduction band edge with the incorporation of La into  $\text{HfO}_2$ . The electronegativities of Hf atom and Ti atom on the Pauling scale are 1.3 and 1.54 respectively, higher than that of La (1.1). Therefore, these results may provide some support for the previous model, i.e. the effect of electronegativity difference between MG and gate dielectric on EWF is more obvious for n-type MGs. Also, it can be seen from **Fig. 3.21** that both conduction and valence band edge EWFs after high temperature annealing (1000°C) can be obtained on the HfLaO (50% La) film, which are very suitable for bulk-Si CMOS technology.



**Fig. 3.21:** The extracted EWF of MGs on HfLaO dielectric films with different La concentration (0%, 15% or 50%).

To confirm the effect of electronegativity on EWF values for n-type MGs, more elements with low electronegativities were incorporated into HfO<sub>2</sub> as gate dielectrics, including Tb (1.1), Dy (1.22), Yb (1.1) and Er (1.24). All of them are lanthanide elements, with similar physical and chemical properties to La. Normalized *C-V* curves for MOS capacitors with these dielectrics and TaN gate electrode are summarized in **Fig. 3.22**. With the incorporation of these lanthanide elements (~30% concentration) with low electronegativities,  $V_{fb}$  for TaN/HfO<sub>2</sub> gate stack obviously shifts negatively (~250 mV). To account for these  $V_{fb}$  shifts with this kind of gate stacks, the case of HfErO was investigated systematically.



**Fig. 3.22:** Normalized  $C$ - $V$  curves for MOS capacitors with TaN/high- $k$  gate stacks after  $1000^{\circ}\text{C}$  PMA, where high- $k$  dielectrics include  $\text{HfO}_2$ ,  $\text{HfTbO}$ ,  $\text{HfDyO}$ ,  $\text{HfYbO}$  and  $\text{HfErO}$ .

**Fig. 3.23(a)** shows the negligible frequency dispersion among 10 kHz, 100 kHz and 1 MHz  $C$ - $V$  characteristics, which indicates that the low interface trap density in the  $\text{HfErO}$  gate dielectric is unable to respond to high frequency [26]. **Fig. 3.23(b)** shows a slightly larger hysteresis ( $\sim 95$  mV) for  $\text{HfErO}$  film (with 30% Er) after activation annealing at  $1000^{\circ}\text{C}$  for 5 s. The hysteresis was quantified by the difference in  $V_{fb}$  during the voltage sweeps without delay time between  $\pm 3$  V. To rule out the possible reason for  $V_{fb}$  shift from oxide charges in  $\text{HfErO}$  film, MOS capacitors with different  $\text{HfO}_2$  and  $\text{HfErO}$  thicknesses were fabricated.  $V_{fb}$  values and  $EOT$  extracted from  $C$ - $V$  curves are summarized in **Fig. 3.24**. It can be seen even though oxide charges in the  $\text{HfErO}$  film have some effect on  $V_{fb}$  values, the lower slope (0.0030) and the extracted TaN's  $\Phi_{eff}$  ( $\sim 4.1$  eV) indicate the  $V_{fb}$  shift compared to  $\text{HfO}_2$  case (slope  $\sim 0.0065$ ,  $\Phi_{eff} \sim 4.4$  eV) is not purely due to the oxide charges in  $\text{HfErO}$  film, but the change of TaN's  $\Phi_{eff}$ .




Fig. 3.23: (a) Frequency dispersion of the HfErO with 30% Er among 10 kHz, 100 kHz and 1 MHz. (b) Hysteresis of HfErO film with 30% Er after annealing at 1000°C for 5 s.




Fig. 3.24: The plot of  $V_{fb}$  versus  $EOT$  for devices with TaN metal on  $\text{HfO}_2$  and HfErO dielectrics on p-Si substrate ( $6 \times 10^{15} \text{ cm}^{-3}$  p-doped) after 1000°C PMA. Both

$V_{fb}$  and  $EOT$  were extracted from high-frequency  $C-V$  measurement (100 kHz). The corresponding EWF of TaN is  $\sim 4.4$  eV on  $HfO_2$  and  $\sim 4.1$  eV on HfErO (30% Er).

Till now, all of above-mentioned results agree with the proposed model very well, therefore, this specific model based on the interfacial dipole theory between MGs and high- $k$  dielectrics may provide an additional practical guideline for choosing appropriate gate stacks (MG + high- $k$  dielectric) to meet the requirements of future CMOS devices.

### **3.4 Conclusion**

In summary, gate dielectric material HfLaO was investigated systematically for the first time. By incorporating La into  $HfO_2$  film, the crystallization temperature and  $k$  value of the film are increased substantially, and better thermal stability subsequently. N-MOSFETs fabricated with HfLaO exhibit superior device characteristics compared to n-MOSFETs fabricated with pure  $HfO_2$ , including an enhancement of  $\sim 70\%$  for drive current and electron mobility and one order reduction of dielectric charge trapping induced  $V_{th}$  shift. We have also found the EWF of TaN (HfN or TiN) can be effectively tuned from Si mid-gap to the conduction band edge by optimizing the La composition in HfLaO to meet the n-MOSFET work function requirement. Simultaneously, the valence band edge EWF can be obtained by employing HfLaO and Pt (or Ru), which is very suitable for p-MOSFET. All these excellent properties observed in HfLaO gate dielectric suggest that it is a very promising candidate as the alternative gate dielectric for future CMOS application.

In addition, to interpret the significant EWF shift for both n- and p-type MGs, a specific model based on the interfacial dipole theory between gate electrode and dielectric is proposed, wherein the effects of different electronegativities among materials involved in the gate stack and  $V_O$  density in the dielectric film on the EWF of MGs are highlighted and it seems the effect caused by different electronegativities is more significant for n-type MGs and the effect of  $V_O$  is more obvious for p-type

noble metals. Experimentally, this model has been demonstrated by other gate stacks including more MGs and lanthanide elements incorporated HfO<sub>2</sub> dielectrics. Therefore, this model regarding the metal-dielectric interface could be useful for work function tuning and interface engineering of the MGs in future MOS devices.

## Reference:

- [1] *International Technology Roadmap of Semiconductors (ITRS)*, Semiconductor Industry Association (SIA), San Jose, CA. (<http://www.itrs.net/reports.html>)
- [2] G. D. Wilk, R. M. Wallace, and J M Anthony, "High- $k$  gate dielectrics: current status and materials properties considerations," *J. Appl. Phys.*, vol. 89, no. 10, pp. 5243-5275, 2001.
- [3] W. J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, and T P Ma, "Effect of Al inclusion in HfO<sub>2</sub> on the physical and electrical properties of the dielectrics," *IEEE Electron Device Lett.*, vol. 23, no. 11, pp. 649-651, 2002.
- [4] S. H. Bae, C. H. Lee, R. Clark, and D. L. Kwong, "MOS characteristics of ultrathin CVD HfAlO gate dielectrics," *IEEE Electron Device Lett.*, vol. 24, no. 9, pp. 556-558, 2003.
- [5] S. Gopalan, K. Onishi, R. Nieh, C. S. Kang, R. Choi, H. J. Cho, S. Krishnan, and J. C. Lee, "Electrical and physical characteristics of ultrathin hafnium silicate films with polycrystalline silicon and TaN gates," *Appl. Phys. Lett.*, vol. 80, no. 23, pp. 4416-4418, 2002.
- [6] S. Inumiya, K. Sekine, S. Niwa, A. Kaneko, M. Sato, T. Watanabe, H. Fukui, Y. Kamata, M. Koyama, A. Nishiyama, M. Takayanagi, K. Eguchi, and Y. Tsunashima, "Fabrication of HfSiON Gate Dielectrics by Plasma Oxidation and Nitridation, Optimized for 65nm node Low Power CMOS Applications," in *Symp. VLSI Tech. Dig.*, pp. 17-18, 2003.
- [7] X. F. Yu, C. X. Zhu, X. P. Wang, M. F. Li, Albert Chin, A. Y. Du, W. D. Wang, and D.-L. Kwong, "High mobility and excellent electrical stability of MOSFETs using a novel HfTaO gate dielectric," in *Symp. VLSI Tech. Dig.*, pp. 110-111, 2004.
- [8] S. B. Samavedam, L. B. La, P. J. Tobin, B. White, C. Hobbs, L. R. C. Fonseca, A. A. Demkov, J. Schaeffer, E. Luckowski, A. Martinez, M. Raymond, D. Triyoso, D. Roan, V. Dhandapani, R. Garcia, S. G. H. Anderson, K. Moore, H. H. Tseng, C. Capasso, O. Adetutu, D. C. Gilmer, W. J. Taylor, R. Hegde, and J. Grant, "Fermi Level Pinning with Sub-monolayer MeOx and Metal Gates," in *IEDM Tech. Dig.*, 13.1.1 - 13.1.4, 2003.
- [9] Y. C. Yeo, T.-J. King, and C. Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology," *J. Appl. Phys.*, vol. 92, no. 12, pp. 7266-7271, 2002.
- [10] P. W. Peacock, and J. Robertson, "Band offsets and Schottky barrier heights of high dielectric constant oxides," *J. Appl. Phys.*, vol. 92, no. 8, pp. 4712-4721, 2002.
- [11] Albert Chin, Y. H. Wu, S. B. Chen, C. C. Liao, and W. J. Chen, "High quality

- La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> gate dielectrics with equivalent oxide thickness 5-10Å,” in *Symp. VLSI Tech. Dig.*, pp. 16-17, 2000.
- [12] Y. Zhao, M. Toyama, K. Kita, K. Kyuno, and A. Toriumi, “Moisture-absorption-induced permittivity deterioration and surface roughness enhancement of lanthanum oxide films on silicon,” *Appl. Phys. Lett.*, vol. 88, no. 7, 072904, 2003.
- [13] H. Watanabe, N. Ikarashi, and F. Ito, “La–silicate gate dielectrics fabricated by solid phase reaction between La metal and SiO<sub>2</sub> underlayers,” *Appl. Phys. Lett.*, vol. 83, no. 17, pp. 3546-3548, 2003.
- [14] X. F. Yu, C. X. Zhu, M. F. Li, A. Chin, A. Y. Du, W. D. Wang, and D.-L. Kwong, “Electrical characteristics and suppressed boron penetration behavior of thermally stable HfTaO gate dielectrics with polycrystalline-silicon gate,” *Appl. Phys. Lett.*, vol. 85, no. 14, pp. 2893-2895, 2004.
- [15] K. Tomida, K. Kita, K. Kyuno, and A. Toriumi, “Far Infrared Study of Structural Distortion and Transformation of HfO<sub>2</sub> by Introducing a Slight Amount of Si,” in *Proc. Int. Conf. on Solid State Dev. and Mat. (SSDM)*, pp. 790-791, 2004.
- [16] D. A. Neumayer, and E. Cartier, “Materials characterization of ZrO<sub>2</sub>–SiO<sub>2</sub> and HfO<sub>2</sub>–SiO<sub>2</sub> binary oxides deposited by chemical solution deposition,” *J. Appl. Phys.*, vol. 90, no. 4, pp. 1801-1808, 2001.
- [17] Z. Ren, M. V. Fischetti, E. P. Gusev, E. A. Cartier, and M. Chudzik, “Inversion channel mobility in high-κ high performance MOSFETs,” in *IEDM Tech. Dig.*, pp. 793-796, 2003.
- [18] J. F. Moulder, W. F. Stickle, P. E. Sobol, and K. D. Bomben, *Handbook of X-ray Photoelectron Spectroscopy*, Ed. by J Chastain (Perkin–Elmer, Eden Prairie, MN, 1992).
- [19] M. Gutowski, J. E. Jaffe, C.-L. Liu, M. Stoker, R. I. Hegde, R. S. Rai, and P. J. Tobin, “Thermodynamic stability of high-κ dielectric metal oxides ZrO<sub>2</sub> and HfO<sub>2</sub> in contact with Si and SiO<sub>2</sub>,” *Appl. Phys. Lett.*, vol. 80, no. 11, pp. 1897-1899, 2002.
- [20] E. Cartier, F. R. McFeely, V. Narayanan, P. Jamison, B. P. Linder, M. Copel, V. K. Paruchuri, V. S. Basker, R. Haight, D. Lim, R. Carruthers, T. Shaw, M. Steen, J. Sleight, J. Rubino, H. Deligianni, S. Guha, R. Jammy, and G. Shahidi, “Role of Oxygen Vacancies in V<sub>FB</sub>/V<sub>t</sub> stability of pFET metals on HfO<sub>2</sub>,” in *Symp. VLSI Tech. Dig.*, pp. 230-231, 2005.
- [21] H. Y. Yu, C. Ren, Yee-Chia Yeo, J. F. Kang, X. P. Wang, H. H. H. Ma, M.-F. Li, D. S. H. Chan, and D.-L. Kwong, “Fermi Pinning Induced Thermal Instability of Metal Gate Work Functions,” *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 337-339, 2004.
- [22] [http://en.wikipedia.org/wiki/Pauling\\_scale](http://en.wikipedia.org/wiki/Pauling_scale)



- [23] C. Shen, M. F. Li, X. P. Wang, H. Y. Yu, Y. P. Feng, A. T.-L. Lim, Y.-C. Yeo, D. S. H. Chan, and D.-L. Kwong, "Negative U traps in HfO<sub>2</sub> gate dielectrics and frequency dependency of dynamic BTI in MOSFETs," in *IEDM Tech. Dig.*, pp. 733-736, 2004.
- [24] J. Aarik, A. Aidla, H. Mändar, T. Uustare, K. Kukli, and M. Schuisky, "Phase transformations in hafnium dioxide thin films grown by atomic layer deposition at high temperatures," *Appl. Surface Sci.*, vol. 173, no. 1-2, pp.15-21, 2001.
- [25] A. W. Sleight, "New ternary oxides of mercury with the pyrochlore structure," *Inorganic Chemistry*, vol. 7, no. 9, pp. 1704-1708, 1968.
- [26] G. D. Wilk, and R. M. Wallace, "Electrical properties of hafnium silicate gate dielectrics deposited directly on silicon," *Appl. Phys. Lett.*, vol. 74, no. 19, pp. 2854-2856, 1999.
- [27] H. Zhong, S.-N. Hong, Y.-S. Suh, H. Lazar, G. Heuss, and V. Misra, "Properties of Ru-Ta Alloys as Gate Electrodes For NMOS and PMOS Silicon Devices," in *IEDM Tech. Dig.*, pp. 467-470, 2001.

# Chapter 4

## Process Integration for Dual Metal Gate CMOS


### 4.1 Introduction


As discussed in **Chapter 2**, metal gate (MG) technology would be required to replace conventional poly-Si gate in high performance (hp) 45 nm technology node and beyond. To achieve symmetric and lower threshold voltages ( $V_{th}$ ) for both n- and p-MOSFETs, dual MGs with two different work functions (WFs), one for p-MOS and the other for n-MOS devices, will be needed because the  $V_{th}$  can be controlled by the WFs of MGs. Generally, an ideal dual MG integration process should possess dual WF values for n- and p-MOS respectively, and has no process-induced damages or reliability concerns for the gate oxide and minimal process complexity. However, integration of dual MGs into the CMOS process is still a major challenge for the development of MG technology. Next, let us review the existing dual MG integration processes and discuss the problems and concerns related to these processes. Based on these, we will further explore the motivation and innovations of two proposed integration schemes in this work subsequently.

The first demonstration of a dual MG CMOS integration process was reported by Lu and Yeo *et al.* [1,2]. The basic steps of this integration scheme are illustrated in **Fig. 4.1**. A first metal is deposited on the whole wafer first, followed by selective etching from one side (n-MOS or p-MOS). Next, a second metal with or without (w/o) a poly-Si capping layer is deposited, and finally it is the gate patterning and source/drain (S/D) formation. This approach is a gate-first integration scheme and in principle is applicable to any combination of metal candidates with good thermal stability, which has been further demonstrated by TiN-TaSiN, TaSiN-Ru, etc [3,4].

However, this approach exposes the gate dielectric to dry etch or wet etch ambient during the first metal etching back process. Dry etching of the first metal from the gate dielectric will easily cause a loss of gate dielectric, leading to different *EOT* for n- and p-MOS, as observed in [1]. While a wet etching process will be more gentle and safer for the gate dielectric, there are some reliability concerns because the gate dielectric is exposed to a series of wet chemicals during processing.


In order to avoid possible etching damage to the gate dielectric, a dual high-*k* (HK) dual MG integration process was proposed [5]. The basic idea of this process is to remove the first metal together with the underlying HK dielectric, or the first HK dielectric, during the metal etching process, and then deposit a new HK dielectric layer (second HK dielectric) and second metal material as a new gate stack, as illustrated in **Fig. 4.1**. By using this process, the final gate dielectric in either n-MOS or p-MOS region will not be exposed during the metal etching process, thus less reliability problem would be expected. An additional advantage of this integration scheme is that the metal gate/high-*k* stacks for n- and p-MOSFETs can be engineered independently to get optimized transistor characteristics. However, an additional lithography and chemical mechanical polishing (CMP) step is required in this scheme and thus the process complexity increases. In addition, the roughness or quality of original interfacial layer between HK film and Si substrate may be degraded to some extent during the etching process.






**Fig. 4.1:** Schematic process flow for dual MG integration by direct etching method. (a) First dielectric and first metal gate deposition, followed by selective etching of first metal from one side (n- or p-MOS); (b-1) Second metal deposition directly or (b-2) after selective removal of the first dielectric; (c) Poly-Si capping and gate patterning.

Another alternative approach in which dual MGs can be fabricated without exposing the gate dielectric to the etchant is the metal inter-diffusion approach [6]. In this approach, a thin layer of the first metal is deposited on top of the gate dielectric over the whole wafer. A second metal is then deposited on top of the first metal, which is removed in selected regions, as shown in **Fig. 4.2**. Because the first metal is the only metal remaining on the n-(or p-) MOS region, it will determine the  $V_{th}$  of the MOS transistor in this region. Subsequently, the remaining metals on the other MOS region are allowed to inter-diffuse. In some cases, the two metals will mix, yielding an intermediate gate WF, which can also be controlled by appropriate thickness compositions of the metal layers. In some extreme cases, the second metal can even segregate at the metal-dielectric interface and push the first metal atoms away from the interface. This approach has been applied to many metal combinations, such as Ru-Ta alloy [7], Ta-Pt alloy [8], Hf-Mo alloy [9], Hf-Ni alloy [10], Hf-Pt alloy [10], and even Mo-Si pair [11]. However, the concern of this approach is the thermal stability of the MG candidates, especially for n-type MGs. This suggests that the application of inter-diffusion approach is more suitable for the gate last process and may not be feasible for the conventional CMOS process because thermally stable metals will be required for subsequent thermal processing.



**Fig. 4.2:** Schematic illustration for dual MG CMOS technology by tuning WF with metal inter-diffusion. (a) Uniform dielectric, first metal and second metal deposition, followed by removal of the second metal on selected region; (b) The second metal can inter-diffuse with the underlying first metal or even segregate at the metal-dielectric interface and push the first metal atoms away from the interface during subsequent annealing processes.


Another example which does not require etching of the first-deposited layers, including gate dielectric layer and gate electrode layer, is the fully silicided (FUSI) silicide gate process, where the conventional poly-Si gate is used as the bottom protective layer [12,13]. The use of poly-Si as the bottom layer makes the FUSI process very attractive because of its compatibility with the conventional CMOS process flow. As illustrated in **Fig. 4.3**, a poly-Si gated CMOSFET is first fabricated using a conventional gate-first CMOS process. After S/D activation, a dielectric layer is deposited over the transistors. A CMP step is then performed to expose the poly-Si gate. After that, a metal film (pure metal, metal alloy or different metal materials for n- and p-MOS regions) is deposited over the exposed poly-Si followed by proper rapid thermal annealing (RTA) steps to form the desired silicide phases. In addition, some optional process steps, such as an ion implantation (I/I) process (to introduce impurities) or a poly-Si etch-back step (to adjust the poly-Si thickness for desired silicide phases) [14-18], can also be introduced before the metal deposition. Therefore, the FUSI process is less challenging from the integration point of view. However, the WF tunability on HK dielectric in these gate stacks still needs to be improved. **Chapter 6** will focus on this point and describe two practical solutions to enhance the effective WF (EWF or  $\Phi_{eff}$ ) tunability of Ni FUSI gate electrode on HfO<sub>2</sub> dielectric.



**Fig. 4.3:** Schematic process flow for dual MG CMOS technology by employing FUSI gate. (a) Conventional poly-Si gate CMOS fabrication; (b) Dielectric deposition over the transistors and planarization by CMP; (c) Optional ion-implantation (*I/I*) or poly-Si etch-back; (d-1) Deposition of a same metal, e.g. Ni, for both n-MOS and p-MOS or (d-2) Deposition of different metals for n- and p-MOS, respectively; (e) Silicidation process and excess unreacted metal removal.

In the above integration schemes, two different metal materials with appropriate WFs would ordinarily be required, which introduce substantial process complexity. Therefore, a method for tuning WF for a single deposited MG layer was also proposed to offer minimal process complexity by selective implantation, as illustrated in **Fig. 4.4**. As dual MGs are implemented based on nitrogen (N) implantation, TiN and N implanted TiN<sub>x</sub> and Mo and N implanted MoN<sub>x</sub> have been reported [19,20]. It has been suggested that the WF of a metal can be tuned by incorporating N into the metal. However, the tunable range in WF by N incorporation was not sufficient for bulk-Si CMOS transistors although it may be acceptable for ultra-thin body (UTB) MOSFETs or fully depleted silicon-on-insulator (FDSOI)

MOSFETs [21].



**Fig. 4.4:** Single metal dual WF approach using ion implantation of nitrogen into the selective metal gate region to modify metal WF.

In summary, the integration process of dual MG in CMOS technology, especially for gate first integration scheme, is a very challenging task and there are many material and process issues to be considered. Innovations in both the novel materials and process integration schemes will be highly valued. In order to address or improve some of the issues and limitations in existing integration schemes mentioned above, we have proposed two novel gate first dual MG integration methods in this chapter. The first method's aim is to solve the etching damage issue associated with the direct-etching method and thermal stability issue for n-type MG. In this process, a Ru layer is utilized to protect the underlying novel gate dielectric (HfLaO) during metal etching process and a subsequential high-temperature intermixing technique with a thermally stable n-type metal (TaN) is used to tune the EWF of Ru for both n- and p-MOS devices. The second method is to employ lanthanide elements and aluminum doped refractory metal nitride to act as n- and p-type MG respectively, which shows significant EWF tunability and good compatibility with conventional CMOS technology. It is believed that these attempts will be of practical values for the

development of the dual metal gate CMOS technology.

## **4.2 Highly Manufacturable CMOSFETs with Single High- $k$ and Dual Metal Gate Integration Process**

### **4.2.1 Motivation**

Several approaches have been proposed to integrate dual MGs into the CMOS platform using a gate-first process flow, as discussed in the Section 4.1. Some of them employ the conventional direct-etching method, where the first-deposited metal is selectively removed from the gate dielectric, followed by the deposition of the second metal [1,3,4]. However, this may introduce a potential reliability concern as the gate dielectric is exposed to plasma or several chemical solutions during metal etching process. To avoid the exposure of gate dielectric during processing, the metal inter-diffusion process was proposed [6-11]. But the concern for this approach is that the thermal stability of these metal alloys is always limited by the properties of the low WF metal counterpart and is not suitable for a gate-first CMOS process. Park *et al.* has proposed a novel method in which an ultra-thin AlN buffer layer is used to protect the gate dielectric during metal etching, and is later consumed by Ta and Hf in an alloying process [22]. However, obtaining a thermal stability which is adequate for the S/D dopant activation step in a gate first CMOS process is still challenging. In addition, it has also been shown that the desired EWFs of MGs for the bulk-Si n- and p-MOS devices (close to the conduction and valence band edges of Si) are very difficult to be achieved in the gate first technology due to either (a) Fermi level pinning (FLP) effect between MGs and gate dielectrics [23-25], (b) reaction between metal and dielectric, or (c) oxygen vacancy at metal/dielectric interface [26,27]. As discussed in **Chapter 3**, MOS devices with lanthanum doped HfO<sub>2</sub> (HfLaO) dielectric have shown superior performance compared to those using pure HfO<sub>2</sub> gate dielectric after high temperature annealing, especially obtainable band edge EWF. TaN, HfN and TiN on HfLaO show conduction band edge EWFs, suitable for n-MOS devices,



which has also been demonstrated by other research groups [28,29]. On the other hand, Pt and Ru on HfLaO show valence band edge EWFs, suitable for p-MOS devices.

In this work, we report a dual MG integration scheme on the basis of the above gate stacks, where Ru is chosen as a p-type MG candidate because Pt is very resistant to chemical or plasma etching, which would make gate patterning for short-channel devices particularly challenging, and a TaN/Ru bilayer stack is chosen as the n-type MG candidate because the EWF of Ru can be modulated due to the inter-diffusion between TaN and Ru during a subsequently high temperature annealing. Owing to the good thermal stability of TaN and Ru on HfLaO, the temperature for the metal inter-diffusion process can be elevated to 1000°C, compatible for the gate-first CMOS process. Moreover, by controlling the thickness of the bottom metal layer Ru in TaN/Ru bilayer stack on HfLaO dielectric, we have shown that the EWF of MGs can be tuned continuously in a wide range from n-type band edge (3.9 eV) to p-type band edge (5.2 eV).

#### **4.2.2 Experiments**


(100) Si substrates with n- and p-type doping concentration of  $6 \times 10^{15} \text{ cm}^{-3}$  were used. For MOS capacitor (MOSCAP), after a dilute hydrofluoric (DHF)-last RCA pre-gate clean, HfLaO films (with 50% La) with different physical thicknesses were deposited using reactive sputtering, followed by post-deposition anneal (PDA) in  $\text{N}_2$  with a small amount of  $\text{O}_2$  at 600°C for 30 s. A HfLa target (Hf:La=1:1, atomic ratio) was used to reduce moisture absorption of La during exposure to air [30]. Different thicknesses (from 2 nm to 50 nm) of the bottom Ru metal layer were promptly deposited on HfLaO by DC sputtering in physical vapor deposition (PVD) tool. The top TaN metal layer (150 nm) was then deposited in situ by reactive sputtering. In addition, MOS devices with single metal layer, pure Ru (50 & 100 nm) or TaN (150 nm), were fabricated for comparison. After gate patterning, all the

devices went through rapid thermal annealing (RTA) with different temperatures up to 1000°C for thermal stability evaluation. For MOSFET fabrication, source/drain implantations of BF<sub>2</sub> (50 keV, 1x10<sup>15</sup> cm<sup>-2</sup>) were performed, followed by RTA activation at 1000°C for 5 s. Finally, all samples received a backside Al metallization and forming gas annealing (FGA) at 420°C for 30 min.

### **4.2.3 Results and Discussion**

#### **4.2.3.1 Physical and Electrical Characteristics**

Before describing the dual MG CMOS integration scheme, let us review some key results mentioned in **Chapter 3**, especially for MOS devices with pure Ru (and TaN) and HfLaO gate stack. **Figure 4.5** shows the plot of flat band voltage ( $V_{fb}$ ) versus equivalent oxide thickness ( $EOT$ ) for pure Ru metal on HfLaO with 50% La after 1000°C annealing. The low dependence of  $V_{fb}$  with varying  $EOT$  implied that there was a very low fixed charge density near the interface between HfLaO and the Si channel. However, the contribution of charges in HfLaO near the gate cannot be completely ruled out to explain the observed difference in  $V_{fb}$ . Still, it is unlikely that any modification of fixed charges by Ru would be significantly different from the modification by TaN (see the inset of **Fig. 4.5**). Therefore, the changes of  $V_{fb}$  for these gate stacks are mainly due to the changes of metal EWF. In addition, based on the  $V_{fb}$  values on 6x10<sup>15</sup> cm<sup>-3</sup> n-doped Si, a corresponding EWF of around 5.2 eV for Ru on HfLaO is extracted. Combining with the results of TaN on HfLaO (shown in the inset of **Fig. 4.5**), we provide evidence that the incorporation of La can release the FLP between metal and HfO<sub>2</sub> dielectric, causing EWF shifts from mid-gap 4.64 eV [4] to 5.2 eV for p-metal Ru, and from 4.4 eV [25] to 3.9 eV for n-metal TaN respectively. A specific model has been proposed in **Chapter 3** to explain these results, where the change of the metal EWF is attributed not only to the oxygen vacancy ( $V_O$ ) density in the HK layer, but also to the difference in electronegativities of the materials in gate stacks.




**Fig. 4.5:** The plot of  $V_{fb}$  versus  $EOT$  for devices with pure Ru on HfLaO dielectric on n-type Si substrate ( $6 \times 10^{15} \text{ cm}^{-3}$  doping concentration) after 1000°C post metal annealing (PMA). The case for devices with pure TaN gate on HfLaO dielectric on p-type Si substrate ( $6 \times 10^{15} \text{ cm}^{-3}$  doping concentration) is shown in the inset. Both  $V_{fb}$  and  $EOT$  were extracted from high-frequency C-V measurement. The corresponding  $\Phi_{eff}$  of Ru (TaN) on HfLaO is 5.2 (3.9) eV.

Based on the results above and the characteristics of metal inter-diffusion approach as described in last section, some physical and electrical characteristics of TaN/Ru bilayer structure were further investigated in this work.

**Figures 4.6(a) and (b)** show the energy dispersive X-ray spectroscopy (EDX) results of TaN and Ru (~5 nm) bilayer structure for as-deposited and annealed samples (1000°C), respectively. It can be observed that the top metal layer has little inter-diffusion with the bottom metal layer after deposition and this is probably due to the sputter process, while more TaN has obviously diffused through the Ru layer up to the Ru/HfLaO interface during high temperature annealing. Moreover, the cross-sectional transmission electron microscopy (TEM) pictures (in the insets)


indicate good continuity and uniformity of the different layers before and after high temperature annealing.



**Fig. 4.6:** EDX analysis for TaN/Ru/HfLaO stack, (a) as deposited and (b) after 1000°C RTA with 5 s. Ta diffusion into Ru layer up to the interface between Ru and HfLaO after high temperature annealing was detected. Moreover, the corresponding TEM pictures (insets) indicate good continuity and uniformity for different layers in the gate stack, please note here that the top layers above TaN layer were only used for the EDX analysis.

**Figure 4.7(a)** shows the normalized  $C$ - $V$  curves of MOSCAPs with TaN, TaN/Ru bilayer structure (with different Ru thicknesses), and Ru MGs on HfLaO after high temperature annealing (1000°C). The gradual  $V_{fb}$  shift from that of single TaN layer ( $\sim -0.3$  eV) to that of single Ru layer ( $\sim 1.0$  eV) can be clearly seen as the bottom layer Ru thickness increases from 0 to 50 nm. This causes an EWF difference for TaN and Ru which can be explained by the observation from EDX shown above. Due to the diffusion of the top metal layer (TaN) to the bottom layer (Ru) up to the Ru/HfLaO interface, the EWF of Ru can be modulated accordingly. The similar phenomena at relatively low annealing temperature have been reported in previous works [6,9,10]. **Figure 4.7(b)** shows an example for TaN/Ru gate stack with  $\sim 10$  nm Ru after different temperature annealing. The EWF decreased dramatically with the increase of annealing temperature due to the increase of TaN concentration at the interface between Ru and HfLaO. However, the EWF of the MGs remained the same after the gate stack went through two subsequent annealing at 1000°C, which suggests


that the EWF changes after high temperature annealing are stable and permanent [31].




**Fig. 4.7:** (a)  $C$ - $V$  curves for pure TaN, TaN/Ru stacks and pure Ru after 1000°C PMA. As the thickness of bottom metal layer Ru decreases, there are more n-type metal TaN diffusion through Ru to the Ru/HfLaO interface so as to decrease the EWF of MGs. (b)  $C$ - $V$  curves for TaN/Ru stack with 100 Å Ru on HfLaO after different temperature PMA. The  $V_{fb}$  shifts toward negative direction with the increase of annealing temperature up to 1000°C. However, the  $C$ - $V$  curve showed stable  $V_{fb}$  and no significant  $EOT$  variation during consecutive annealing at 1000°C after the first 1000°C annealing process. This indicates that the EWF changes are stable and permanent after high temperature annealing and are not affected by the subsequent thermal treatments.

**Figure 4.8(a)** shows the plots of the drain current versus drain voltage ( $I_d$ - $V_d$ ) for long-channel p-MOSFETs with pure TaN, TaN/Ru stack with ~10 nm Ru and pure Ru MGs on HfLaO dielectric. Compared with the case of pure TaN, the

well-behaved and similar  $I_d$ - $V_d$  characteristics for the cases of pure Ru and TaN/Ru stack indicate the channel region of MOS devices has no obvious degradation due to the introduction of Ru and the inter-diffusion annealing for TaN/Ru stack. **Figure 4.8(b)** shows the plots of the drain current versus gate voltage ( $I_d$ - $V_g$ ) for long-channel p-MOSFETs with pure TaN, TaN/Ru stack with different Ru thicknesses and pure Ru metal gates on HfLaO dielectric. Very good transfer characteristics with an around 75 mV/dec subthreshold slope ( $SS$ ) are demonstrated. Considering the  $V_{th}$  values for the devices with single TaN and single Ru gate, EWFs can be extracted as  $\sim 3.9$  eV and  $\sim 5.2$  eV respectively, which are in good agreement with the results extracted from the MOSCAPs. In addition, the  $V_{th}$  shift for those devices with TaN/Ru stacks follows the same trend as the  $V_{fb}$  shift observed in MOSCAPs. These results confirm that by employing HfLaO dielectric and TaN/Ru bilayer structure with different Ru thicknesses, EWF can be tuned continuously from n-type band edge (3.9 eV) to p-type band edge (5.2 eV).







**Fig. 4.8:** (a)  $I_d$ - $V_d$  and (b)  $I_d$ - $V_g$  characteristics of p-MOSFETs with pure TaN, TaN/Ru stack with 10 nm Ru and pure Ru MGs after 1000°C annealing.

#### 4.2.3.2 Integration Scheme for CMOS Technology

Based on the above results, a simplified process flow for dual MG CMOS fabrication is shown in **Fig. 4.9**, wherein a single HK layer (HfLaO with optimized La%) was obtained without being exposed during the process and the thickness ratio of TaN to Ru metal layer should also be optimized to obtain n-type band edge EWF.





**Fig. 4.9:** (a)-(e) Schematic illustration of the process flow for possible dual metal gate CMOS integration.


In addition, to study the feasibility of this proposed metal inter-diffusion process, we first investigate the selectivity of TaN with respect to Ru. The selectivity of etching rate between Ru and TaN in both dry etch and wet etch ambient was investigated. **Figure 4.10** shows optical emission spectra (OES) intensities detected during etching of Ru gate stack in O<sub>2</sub> plasma, line spectra of the Ru elements are also shown on the right axis. The endpoint of TaN, etched in Cl<sub>2</sub> plasma is obtained using 520 nm wavelength. When Ru is exposed to Cl<sub>2</sub> plasma, the Ru film is not etched due to formation of nonvolatile RuCl<sub>x</sub>. Similarly, when TaN is exposed to O<sub>2</sub> plasma, it cannot be etched. Moreover, the HfLaO film is not etched either when it is exposed to O<sub>2</sub> plasma, which indicates an easy way to integrate such dual MGs. While for wet etch ambient, **Table 4.1** summarizes the etch rates of TaN and Ru in standard cleaning-1 (SC-1) (NH<sub>4</sub>OH+H<sub>2</sub>O<sub>2</sub>+H<sub>2</sub>O) solution at 80°C. The etch rate of TaN is



around 16 nm/min while that of Ru is almost negligible. This also demonstrates the very high etching selectivity of the TaN over Ru.

**Table 4.1:** Etching rates of TaN and Ru in hot SC-1 solution.


Solution	Etching rate (nm/min)	
	TaN	Ru
Hot SC-1 (NH <sub>4</sub> OH : H <sub>2</sub> O <sub>2</sub> : H <sub>2</sub> O)	~16	0



**Fig. 4.10:** OES intensities detected during etching of Ru gate stack in O<sub>2</sub> plasma, line spectra of the Ru elements also shown on the right axis. The endpoint of TaN, etched in Cl<sub>2</sub> plasma is obtained using 520 nm wavelength. When Ru is exposed to Cl<sub>2</sub> plasma, Ru film is not etched due to formation of nonvolatile RuCl<sub>x</sub>. Moreover, HfLaO film is not etched either when it is exposed to O<sub>2</sub> plasma.

After evaluating the selectivity of TaN with respect to Ru, the surface morphology of the Ru films with similar thickness under three different conditions:


as-deposited Ru film and Ru films with the top TaN layer removed by dry etch and wet etch method respectively was examined by atomic force microscopy (AFM). As shown in **Fig. 4.11**, the root mean square (RMS) roughness variation induced by the TaN etching process is only about 0.064 nm compared to the original as-deposited Ru film, indicating that the TaN removal process has negligible physical impact to the underlying Ru film. In addition, the X-ray photoelectron spectroscopy (XPS) was also employed to further analyze the surfaces for these three cases. As shown in **Fig. 4.12**, the consistent XPS spectra for Ru 3d core level indicate minimal TaN residue after etch process and no significant influence on chemical bond change for the originally underlying Ru layer.




**Fig. 4.11:** AFM pictures for pure Ru film (a), TaN/Ru stacks after TaN etching in both dry and wet mode, respectively (b) & (c). 0.064 nm variation of RMS indicates negligible physical damage to the original Ru layer during the etch processes.

To further examine the potential influence of the etching process on the electrical properties of MOS devices with Ru/HfLaO gate stack, Ru was re-deposited onto the exposed Ru layer after removing the TaN gate by dry etch and wet etch methods in the p-MOS region. Some electrical characteristics of these MOS devices

are compared in **Figs. 4.13**. The typical  $C$ - $V$  curves as shown in **Fig. 4.13(a)** were measured at 100 kHz. The  $EOT$  and  $V_{fb}$  of the three gate stacks can thus be extracted by fitting the  $C$ - $V$  measurements with simulated curves which takes quantum mechanical effect into account. It can be seen that the  $EOT$  and  $V_{fb}$  of the three gate stacks are almost identical as well as the  $I$ - $V$  characteristics for them, as shown in **Fig. 4.13(b)**. In addition, the distributions of gate leakage current ( $J_g$ ) for these three gate stacks are summarized in **Fig. 4.13(c)** and no significant degradation in  $I$ - $V$  characteristics is observed after removing TaN process by dry etch or wet etch method. All of these results suggest that the underlying Ru and HfLaO dielectric layers are not damaged during the processes for removing the TaN layer.



**Fig. 4.12:** XPS spectra for Ru 3d core level taken from pure Ru film, TaN/Ru stacks after TaN etching in both dry and wet etch methods.



**Fig. 4.13:** Comparison of  $C$ - $V$  characteristic (a),  $I$ - $V$  characteristic (b) and  $J_g$  distribution @  $V_{fb}-1 \text{ V}$  (c) among the Ru control devices and re-deposited Ru layer after removal of TaN layer by dry etch and wet etch methods respectively.

#### **4.2.4 Summary**

In this part, a novel dual MG technology by using TaN/Ru bilayer metal structure on HfLaO HK gate dielectric is demonstrated. Due to the inter-diffusion between the top layer metal (TaN) and the bottom layer (Ru) during high temperature annealing (1000°C) and the release of FLP between gate electrodes (Ru and TaN) and HfLaO, the EWF of these gate stacks has a wide EWF tunability range from 3.9 eV to 5.2 eV. These results show that TaN/Ru (for n-MOSFETs) and Ru (for p-MOSFETs) on HfLaO gate stacks are promising candidates for future CMOS integration technology. In addition, we also propose and demonstrate a very highly manufacturable CMOS integration process for these gate stacks.

## **4.3 Work Function Tunability of Refractory Metal Nitrides by Lanthanum or Aluminum Incorporation for Advanced CMOS Devices**

### **4.3.1 Motivation**

Refractory metal nitrides ( $MN_x$ ) such as TaN, TiN, HfN and WN have been widely studied for gate electrode applications [32,33]. Their good thermal stability, excellent scalability and compatibility with HK dielectrics make them one of the leading candidates to replace conventional poly-Si gate. However, the EWFs of most  $MN_x$  materials are close to the mid-gap position of Si, especially after high temperature annealing [25], which are insufficient for planar bulk-Si CMOS technology.

Based on the understanding in **Chapter 2 & 3**, the metal-dielectric interface or dipole layer is indeed a critical factor in determining the EWF of MGs. In fact, interface states, either intrinsic or extrinsic, would be created when MGs and HK dielectrics are placed in contact and generally charge transfer could occur across these interface states at the dielectric side and/or the metal electrode side, which tends to drive (or pin) the EWF of metals at a particular position, namely FLP, related to the materials involved in gate stacks, the thermal treatment condition and so on [23-27]. Since this FLP effect between the dielectric and the gate electrode seems unavoidable, we can use this property to our advantage to engineer metal-dielectric interface, i.e. utilize this FLP effect positively to obtain appropriate EWF values.

In this study, we report the work function tunability of  $MN_x$  (TaN and HfN) by incorporating lanthanum (La) and aluminum (Al), which is believed to be due to the change of interface states resulting from the incorporation of La or Al. The compatibility of this work function tuning method with conventional high temperature source/drain (S/D) annealing is also investigated. Based on our results, we further

propose a dual MG integration process using refractory metal nitrides.

### 4.3.2 Experiments

(100) n- & p-doped ( $6 \times 10^{15} \text{ cm}^{-3}$ ) Si substrates were used in MOS fabrication process. After active area definition and standard RCA clean, thermal  $\text{SiO}_2$  with 4 different thicknesses (35 Å, 55 Å, 75 Å and 95 Å) or sputtered  $\text{HfO}_2$  (50 Å) was deposited, wherein the thicknesses were evaluated by ellipsometer. Subsequently, either  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$ , or  $(\text{Ta}_x\text{Al}_{1-x})\text{N}_y$  gate, followed by an *in-situ* TaN capping layer were deposited to complete the gate stack. The concentration of La in  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  was controlled by varying the sputter power ratio between the HfLa target and the Hf target. It is noteworthy that a HfLa target (Hf:La=1:1) instead of a La target, was used for  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  deposition to reduce moisture absorption of pure La [30]. For the  $(\text{Ta}_x\text{Al}_{1-x})\text{N}_y$  gate, the concentration of Al was controlled by varying the power ratio between the Ta target and the Al target. PMA splits were conducted by RTA at 900–1000°C in  $\text{N}_2$  ambient to study the thermal stability of the MGs. The detailed process flow for this work is shown in **Table 4.2**. The atomic concentrations of the ternary nitride gates were determined by XPS. Quantum-mechanical effects were taken into account when simulating the measured  $C$ - $V$  curves for  $V_{fb}$  and  $EOT$  extraction.

**Table 4.2:** Process flow for MOS device fabrication in this work.


- \* Active area definition and RCA cleaning;
- \* Thermal oxidation SiO<sub>2</sub> with 4 thicknesses, or ~50 Å PVD HfO<sub>2</sub>;
- \* 500 Å (Hf<sub>x</sub>La<sub>1-x</sub>)N<sub>y</sub> or (Ta<sub>x</sub>Al<sub>1-x</sub>)N<sub>y</sub> gate reactive co-sputtering;  
For (Hf<sub>x</sub>La<sub>1-x</sub>)N<sub>y</sub> case, different La% was obtained by changing DC power for HfLa target with fixed Ar/N<sub>2</sub> flow rate (25/5 sccm) and DC power for Hf target (200 W); For (Ta<sub>x</sub>Al<sub>1-x</sub>)N<sub>y</sub> case, different Al% was obtained by changing DC power for Al target with fixed flow rate of Ar/N<sub>2</sub> (25/5 sccm) and DC power for Ta target (450 W).
- \* In-situ TaN capping layer (1000 Å);
- \* Gate patterning;
- \* PMA (900°C, 950°C 30 sec or 1000°C 2 sec in N<sub>2</sub> ambient);
- \* Forming gas anneal (FGA) 30 min @420°C.

### 4.3.3 Results and Discussion

#### 4.3.3.1 Lanthanide Doped MN<sub>x</sub>, (M<sub>x</sub>La<sub>1-x</sub>)N<sub>y</sub>, for n-MOS


**Figure 4.14** shows the Auger electron spectroscopy (AES) analysis of (Hf<sub>0.70</sub>La<sub>0.30</sub>)N<sub>y</sub> composition in a MOS structure. There is an obvious difference in the N concentration at the TaN layer and the (Hf<sub>0.70</sub>La<sub>0.30</sub>)N<sub>y</sub> layer, which implies that N bonding with HfLa alloy could be easier than that with Ta metal. It is seen that an additional 900°C anneal to the initial FGA does not cause a significant change to the depth profile of the gate stack, highlighting the thermal stability of the gate stack at high annealing temperatures.





**Fig. 4.14:** AES depth profiles of the TaN/(Hf<sub>0.70</sub>La<sub>0.30</sub>)N<sub>y</sub>/SiO<sub>2</sub> gate stack (a) only FGA; (b) 900°C PMA for 30 sec and FGA.

The modulation of  $V_{fb}$  with varying La concentration in (Hf<sub>x</sub>La<sub>1-x</sub>)N<sub>y</sub>/SiO<sub>2</sub>/p-Si capacitors is seen in **Fig. 4.15**. The  $V_{fb}$  shifts towards the negative direction with the increase in La composition for (Hf<sub>x</sub>La<sub>1-x</sub>)N<sub>y</sub> gate electrodes. In addition, excellent fit of the simulated  $C-V$  curve to the measured  $C-V$  curves confirm that SiO<sub>2</sub>/Si substrate interface quality was not degraded with La incorporation.




**Fig. 4.15:** Typical 100 kHz  $C$ - $V$  curves of MOS Capacitors with  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  grown on  $\text{SiO}_2$  after  $900^\circ\text{C}$  PMA annealing. With the increase of La% in  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$ ,  $V_{fb}$  shifts to more negative direction.

Figure 4.16 gives the relationship between  $V_{fb}$  and  $EOT$  which were obtained from the  $C$ - $V$  curves of  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y/\text{SiO}_2/\text{p-Si}$  capacitors by varying the  $\text{SiO}_2$  thicknesses. Based on the following equation,

$$\Phi_M = \Phi_{Si} + V_{fb} - \frac{Q_{ox}}{C_{ox}} \quad (4-1)$$


where  $\Phi_M$  and  $\Phi_{Si}$  are the work functions of the metal gate and Si substrate, respectively,  $Q_{ox}$  is the equivalent oxide charge per unit area, and  $C_{ox}$  is the oxide capacitance, the  $\Phi_M$  of  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  with different La composition were extracted and given in Fig. 4.16. It can be seen that with the increase in La composition for  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  gate, the  $\Phi_M$  decreases continuously, down to a value of 3.91 eV (for  $\text{Hf}_{0.61}\text{La}_{0.39}\text{N}_y$  gate).




**Fig. 4.16:**  $V_{fb}$  vs  $EOT$  extracted from  $C$ - $V$  curves, for different La composition in  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  metal gates after  $900^\circ\text{C}$  annealing. Metal work function  $\Phi_M$  was extracted by extrapolating the line to eliminate the contribution of fixed oxide charges.


From the  $V_{fb}$  vs  $EOT$  plot in **Fig. 4.16**, we found that the magnitude of  $Q_{ox}$  does not change significantly for  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  metal gates with different La composition. However, the polarity of  $Q_{ox}$  changes from positive to negative with increasing La composition. The extracted  $EOT$  for all the gate stacks were also found to be thinner than the original  $\text{SiO}_2$  thicknesses. **Figure 4.17** shows the cross-sectional TEM picture of a  $(\text{Hf}_{0.70}\text{La}_{0.30})\text{N}_y/\text{SiO}_2/\text{Si}$  gate stack after  $900^\circ\text{C}$ , 30 s PMA. It is seen that the formation of an intermediate layer has occurred between the metal gate and underlying  $\text{SiO}_2$  after the high temperature anneal. In addition, the  $\text{SiO}_2$  physical thickness ( $\sim 23.5 \text{ \AA}$ ) after annealing was found to be thinner than the deposited  $\text{SiO}_2$  thickness. EDX depth profile of the same gate stack [**Fig. 4.18(a)**] shows the intermixing of La and Hf with the original  $\text{SiO}_2$  layer. In contrast, **Figure 4.18(b)** shows the  $\text{HfN}/\text{SiO}_2$  gate stack, wherein no Hf diffusion into the  $\text{SiO}_2$  layer was detected. Therefore, the intermediate layer formed was probably a metal silicate and the change in the polarity of  $Q_{ox}$  could be due to the reaction/intermixing between the metal gate and  $\text{SiO}_2$ . This was also observed when other lanthanide elements were incorporated into another refractory metal nitride, TaN [34]. Despite this, **Figure 4.19**

indicates that La incorporation in  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  improves the leakage current by  $\sim 2\text{--}3$  orders when compared with a conventional poly-Si/SiON stack. This was attributed to the increase in dielectric physical thickness due to the high- $k$  layer formation (metal silicate) between the gate electrode and  $\text{SiO}_2$  layer.




**Fig. 4.17:** Cross-sectional TEM for  $(\text{Hf}_{0.70}\text{La}_{0.30})\text{N}_y/\text{SiO}_2/\text{Si}$  gate stack after  $900^\circ\text{C}$ , 30 s PMA.






**Fig. 4.18:** EDX depth profile (a) for  $(\text{Hf}_{0.70}\text{La}_{0.30})\text{N}_y/\text{SiO}_2/\text{Si}$  gate stack and (b)  $\text{HfN}/\text{SiO}_2/\text{Si}$  gate stack. Intermixing of La and Hf with  $\text{SiO}_2$  was found in (a), while no Hf diffusion into  $\text{SiO}_2$  was detected in (b).




**Fig. 4.19:** Gate leakage current comparison of  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y/\text{SiO}_2$  gate stacks with poly-Si/SiON gate stack. A lower  $J_g$  was obtained for  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y/\text{SiO}_2$  gate stacks due to the formation of a high- $k$  layer.

**Figure 4.20** summarizes the EWF values of  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  metal gates with varying La composition under different annealing conditions. It can be seen clearly that the EWF of HfN metal gate is modulated from 4.6 eV to 3.9 eV continuously by changing the La composition in the  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  metal gate. This is stable after 900–1000°C anneal and the excellent thermal stability could be related to the enhanced N content in the  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  films. **Figure 4.21** compares EWF data from this work and our previous work [35], for lanthanide (LA) doped refractory metal nitrides on  $\text{SiO}_2$  gate dielectric after a 1000°C anneal. It can be seen that wide EWF tunability can be obtained by the incorporation of LA into refractory metal nitride gates.




**Fig. 4.20:** Summary of the  $\Phi_{eff}$  values for  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y/\text{SiO}_2$  capacitors with varying La composition under different annealing conditions. The  $\Phi_{eff}$  of HfN can be modulated from 4.6 eV to 3.9 eV continuously by changing the La composition in  $(\text{Hf}_x\text{La}_{1-x})\text{N}_y$  film.



**Fig. 4.21:** Summary of  $\Phi_{eff}$  for lanthanide doped  $MN_x$  on  $SiO_2$  after 1000°C PMA. The effect of lanthanide on  $\Phi_{eff}$  tunability is clearly seen.

Besides the investigation of EWF tunability for  $(M_xLA_{1-x})N_y/SiO_2$  gate stacks, the EWF modulation for  $(M_xLA_{1-x})N_y$  on Hf-based HK dielectric by lanthanide incorporation into TaN, is also shown in **Fig. 4.22**.  $\sim 310$  mV  $V_{fb}$  shift can be seen with 10% Tb incorporation into TaN. EWF tunability was similarly reported for a  $(M_xLA_{1-x})N_y/HfSiON$  gate stack in [34], which indicates the good compatibility of LA incorporated metal nitrides with HK dielectrics.




**Fig. 4.22:** C-V curves of (Ta<sub>x</sub>Tb<sub>1-x</sub>)N<sub>y</sub>/HfAlO/Si MOS capacitors with different Tb composition after 1000°C PMA. The  $V_{fb}$  shift indicates the  $\Phi_{eff}$  difference of the metal gates.

#### 4.3.3.2 Aluminum Doped MN<sub>x</sub>, (M<sub>x</sub>Al<sub>1-x</sub>)N<sub>y</sub>, for p-MOS

As reported before, the addition of aluminum into MN<sub>x</sub> could tune the WF to p-type band-edge on SiO<sub>2</sub> dielectric [36,37], and the key experimental results are summarized in the **Fig. 4.23**. It is observed that with the increase of Al% in (M<sub>x</sub>Al<sub>1-x</sub>)N<sub>y</sub>, the EWF is modulated towards the Si valence band-edge with good thermal stability till 1000°C.





**Fig. 4.23:**  $\Phi_{eff}$  summary for aluminum doped  $MN_x$  on  $SiO_2$  after  $1000^\circ C$  PMA from previous works [36,37]. The effect of aluminum on the  $\Phi_{eff}$  tunability is clearly seen.

The compatibility of  $(M_xAl_{1-x})N_y$  work function tunability on  $HfO_2$  HK dielectric is further investigated. **Figure 4.24** shows the typical  $C-V$  curves of  $(Ta_xAl_{1-x})N_y/HfO_2$  capacitors fitted with the simulated  $C-V$  curve. A positive  $V_{fb}$  shift of  $\sim 250$  mV was seen after 24% Al incorporation which reflects the approximate EWF change of MG. Gate leakage current for  $(Ta_xAl_{1-x})N_y$  metal gates (with different Al%) and TaN gate after a  $1000^\circ C$  anneal is shown in **Fig. 4.25**. The incorporation of Al did not show any appreciable increase in gate leakage current as compared with TaN/ $HfO_2$  gate stack which indicates there is no degradation to the underlying  $HfO_2$  dielectric.




Fig. 4.24: C-V curves of ( $Ta_xAl_{1-x}$ ) $N_y/HfO_2/Si$  MOS capacitors with different Al composition after  $1000^\circ C$  PMA.  $V_{fb}$  shifts to more positive direction with the incorporation of Al into TaN, due to the  $\Phi_{eff}$  difference among these metal gates.





Fig. 4.25: Comparison of gate leakage current among ( $Ta_xAl_{1-x}$ ) $N_y/HfO_2$  gate stacks with different Al composition, with no obvious damage to the dielectric layer due to the incorporation of Al into TaN.


#### **4.3.3.3 Dual Metal Gate Integration Process for CMOS**

Based on above results, we can see that the effect of the incorporated La (or other lanthanide elements) and Al into gate electrodes ( $MN_x$ ) on the EWF tunability is very clear. In addition, similar effect of La and Al on EWF has also been found when they are incorporated into the gate dielectrics [28,29,38-40]. Therefore, it can be concluded that the existence of La and Al or their oxides over the interface between gate electrodes and dielectrics is the key factor to tune the EWF of MGs possibly by changing the FLP position, and the utilization of this significant FLP effect positively to obtain appropriate EWFs for CMOS technology will attract immense interest. In this work, we propose a novel alternative integration process for dual MG CMOS technology to introduce La (or other lanthanide elements) and Al into n-MOS and p-MOS gate stacks respectively by employing metal ion implantation. In fact, the feasibility of implanting Al and other lanthanide ion (Yb) has been demonstrated successfully for Ni-based FUSI gate electrodes [41,42]. The schematic process flow of this CMOS compatible scheme for dual MG integration is shown in **Fig. 4.26**. After shallow trench isolation (STI) formation, well and threshold adjust implants, gate oxide, either  $SiO_2$ , SiON or  $HfO_2$ -based HK dielectrics, selected  $MN_x$  with optimized thickness and/or poly-Si capping layer are subsequently deposited. With the help of photoresist (PR) and/or hard mask, N-well and P-well region are then implanted by Al and La ions respectively. After gate patterning, lightly doped drain (LDD) and sidewall spacers are formed, followed by S/D implantation and activation. A dual MG CMOS device with  $M_xAl_{1-x}N_y$  for p-MOS and  $M_xLa_{1-x}N_y$  for n-MOS respectively is thus fabricated.

In addition, it is also possible to simplify the above integration scheme by depositing Al doped  $MN_x$  or lanthanide doped  $MN_x$  gate electrode directly on the dielectric layer, and followed by lanthanide ion implantation for the n-MOS region or Al ion implantation for the p-MOS region. Considering the large atom radii of lanthanide, there may be a concern during the implantation. Therefore, the latter

method would be more preferable, i.e. depositing a lanthanide doped  $MN_x$  layer first on the whole wafer, followed by selective Al ion implantation for p-MOS region. Here note that a small amount of lanthanide at the metal/dielectric interface would be sufficient to modify the WF of  $MN_x$  toward the conduction band of Si [43,44], therefore we can choose a low concentration of lanthanide in the original lanthanide doped  $MN_x$  gate electrode so that the subsequent implanted Al can pile up and become a dominant element to affect the final EWF of MG in the interfacial layer between the lanthanide doped  $MN_x$  and the dielectric.





**Fig. 4.26:** Schematic illustration of the process flow for possible dual MG CMOS integration. (a) STI formation, well and threshold adjust implantations; (b-1) Gate dielectric and  $MN_x$  capped with poly-Si layer or (b-2) single  $MN_x$  layer, followed by hard mask deposition and PR coating; (C-1~C-3) Interface engineering by lanthanide and aluminum ion implantation for n-MOS and p-MOS, respectively; (d) Gate pattern; (e) Formation of LDD and sidewall spacer and S/D implantations.

#### 4.3.4 Summary

In this part, we report EWF tunability by incorporating lanthanum and aluminum into  $MN_x$  on both  $SiO_2$  and  $HfO_2$ -based dielectrics with good thermal stability (up to  $1000^\circ C$ ), which is believed to be due to the change of interface states resulting from the incorporation of La or Al. Based on our results and previous data, we further propose an easy and feasible integration process for dual MG CMOS technology.

#### 4.4 Conclusion

In this chapter, we proposed two integration schemes for dual MG CMOS technology based on our experimental results, and both of them belong to gate first integration process.

The first scheme involves novel gate stacks to create wide enough EWF tunability by using a high-temperature metal inter-diffusion technique. In this process, HfLaO dielectric layer is employed to increase the tunable EWF range based on the results of **Chapter 3**. In addition, to avoid the gate dielectric from being exposed

during the metal etching process, the original Ru capping layer is kept throughout the process flow. This addresses the etching damage issues associated with the conventional direct-etching integration scheme. More importantly, the EWF of the Ru layer can be modulated by a high-temperature metal inter-diffusion between Ru and upper TaN layer, and this diffusion process is compatible with the conventional gate-first CMOS process flow. By using this integration scheme, the EWF of these gate stacks has a wide EWF tunable range from 3.9 eV to 5.2 eV. These results make TaN/Ru (for n-MOSFETs) and Ru (for p-MOSFETs) on HfLaO gate stacks promising candidates for future CMOS integration technology.

Since FLP effect seems unavoidable in gate stacks involving HK dielectrics and gate electrodes (poly-Si or MGs), another novel integration scheme is also proposed in this chapter, where FLP effect is utilized positively to obtain appropriate EWFs for both n- and p-MOS devices. By incorporating La (or other lanthanide elements) and Al into selected  $MN_x$  (TaN, HfN or TiN), the EWF of  $MN_x$  clearly shifts to conduction band edge and valence band edge of Si respectively, which is very suitable for bulk-Si CMOS technology. This phenomenon is believed to be due to the change of interface states resulting from the incorporation of La or Al, and is independent of whether they are at gate electrode side or gate dielectric side. In addition, the compatibility of this EWF tuning method with conventional high temperature S/D annealing is also demonstrated.

The proposed novel integration schemes may provide some useful discussions to address some of the major issues associated with the conventional integration schemes, and are believed to make a contribution to the development of the dual MG integration processes for future bulk-Si CMOS technology.

## Reference:

- [1] Q. Lu, Y.-C. Yeo, P. Ranade, H. Takeuchi, T.-J. King, C. Hu, S. C. Song, H. F. Luan, and D.-L. Kwong, "Dual-metal gate technology for deep-sub-micron CMOS transistors," in *VLSI Tech. Dig.*, pp. 72-73, 2000.
- [2] Y.-C. Yeo, Q. Lu, P. Ranade, H. Takeuchi, K. J. Yang, I. Polishchuk, T.-P. Ma, C. Hu, S. C. Song, H. F. Luan, D.-L. Kwong, "Dual-metal gate CMOS technology with ultrathin silicon nitride gate dielectric," *IEEE Electron Device Lett.*, vol. 22, no. 5, pp. 227-229, 2001.
- [3] S. B. Samavedam, L. B. La, J. Smith, S. Dakshina-Murthy, E. Luckowski, J. Schaeffer, M. Zavala, R. Martin, V. Dhandapani, D. Triyoso, H. H. Tseng, P. J. Tobin, D. C. Gilmer, C. Hobbs, W. J. Taylor, J. M. Grant, R. I. Hegde, J. Mogab, C. Thomas, P. Abramowitz, M. Moosa, J. Conner, J. Jiang, V. Arunachalam, M. Sadd, B.-Y. Nguyen, and B. White, "Dual-metal gate CMOS with HfO<sub>2</sub> gate dielectric," in *IEDM Tech. Dig.*, pp. 433-436, 2002.
- [4] Z. B. Zhang, S. C. Song, C. Huffman, J. Barnett, N. Moumen, H. Alshareef, P. Majhi, M. Hussain, M.S. Akbar, J.H. Sim, S.H. Bae, B. Sassman, and B.H. Lee, "Integration of dual metal gate CMOS with TaSiN (NMOS) and Ru (PMOS) gate electrodes on HfO<sub>2</sub> gate dielectric," in *VLSI Tech. Dig.*, pp. 50-51, 2005.
- [5] S. C. Song, Z. B. Zhang, M. M. Hussain, C. Huffman, J. Barnett, S. H. Bae, H. J. Li, P. Majhi, C. S. Park, B. S. Ju, H. K. Park, C. Y. Kang, R. Choi, P. Zeitzoff, H. H. Tseng, B. H. Lee, and R. Jammy, "Highly manufacturable 45nm LSTP CMOSFETs using novel dual high-k and dual metal gate CMOS integration," in *VLSI Tech. Dig.*, pp. 16-17, 2006.
- [6] I. Polishchuk, P. Ranade, T.-J. King, and C. Hu, "Dual work function metal gate CMOS technology using metal interdiffusion," *IEEE Electron Device Lett.*, vol. 22, no. 9, pp. 444-446, 2001.
- [7] J. Lee, H. Zhong, Y. Suh, G. Heuss, J. Gurganus, B. Chen, and V. Misra, "Tunable work function dual metal gate technology for bulk and non-bulk CMOS," in *IEDM Tech. Dig.*, pp. 359-362, 2002.
- [8] B.-Y. Tsui, and C.-F. Huang, "Wide range work function modulation of binary alloys for MOSFET application," *IEEE Electron Device Lett.*, vol. 24, no. 3, pp. 153-155, 2003.
- [9] T.-L. Li, C.-H. Hu, W.-L. Ho, H. C.-H. Wang, and C.-Y. Chang, "Continuous and precise work function adjustment for integratable dual metal gate CMOS technology using Hf-Mo binary alloys," *IEEE Trans. Electron Devices*, vol. 52, no. 6, pp. 1172-1179, 2005.
- [10] A. E.-J. Lim, W. S. Hwang, X. P. Wang, D. M. Y. Lai, G. S. Samudra, D.-L. Kwong, and Y.-C. Yeo, "Metal-Gate Work Function Modulation Using Hafnium

- Alloys Obtained by the Interdiffusion of Thin Metallic Layers,” *Journal of The Electrochemical Society*, vol. 154, no. 4, pp. H309-H313, 2007.
- [11] T.-L. Li, W.-L. Ho, H.-B. Chen, H. C.-H. Wang, C.-Y. Chang, and C. Hu, “Novel dual-metal gate technology using Mo-MoSi<sub>x</sub> combination,” *IEEE Trans. Electron Devices*, vol. 53, no. 6, pp. 1420-1426, 2006.
- [12] B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally silicided (CoSi<sub>2</sub>) polysilicon: A novel approach to very low-resistive gate ( $\sim 2\Omega/\square$ ) without metal CMP nor etching," in *IEDM Tech. Dig.*, pp. 825-828, 2001.
- [13] M. Qin, V. M. C. Poon, and S. C. Ho, “Investigation of polycrystalline nickel silicide films as a gate material,” *J. Electrochem. Soc.*, vol. 148, no. 5, pp. G271-G274, 2001.
- [14] W. P. Maszara, Z. Krivokapic, P. King, J. Goo, and M. Lin, “Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates,” in *IEDM Tech. Dig.*, pp. 367-370, 2002.
- [15] J. Kedzierski, D. Boyd, C. Cabral, Jr., P. Ronsheim, S. Zafar, P. M. Kozlowski, J. A. Ott, and M. Jeong, “Threshold voltage control in NiSi-gated MOSFETs through SIIS,” *IEEE Trans. Electron Devices*, vol. 52, no. 1, pp. 39-46, 2005.
- [16] M. Terai, K. Takahashi, K. Manabe, T. Hase, T. Ogura, M. Saitoh, T. Iwamoto, T. Tatsumi, and H. Watanabe, “Highly reliable HfSiON CMOSFET with phase controlled NiSi (NFET) and Ni<sub>3</sub>Si (PFET) FUSI gate electrode,” in *VLSI Tech. Dig.*, pp. 68-69, 2005.
- [17] H. Y. Yu, J. D. Chen, M. F. Li, S. J. Lee, D. L. Kwong, M. van Dal, J.A. Kittl, A. Lauwers, E. Augendre, S. Kubicek, C. Zhao, H. Bender, B. Brijs, L. Geenen, A. Benedetti, P. Absil, M. Jurczak, and S. Biesemans, “Modulation of the Ni FUSI workfunction by Yb doping: from midgap to n-type band-edge,” in *IEDM Tech. Dig.*, pp. 630-633, 2005.
- [18] N. Biswas, S. Novak, B. Chen, D. Lichtenwalner, M. Ozturk and V.Misra, “Ni<sub>x</sub>Ta<sub>1-x</sub>Si and Ni<sub>x</sub>Pt<sub>1-x</sub>Si ternary alloys for work function tuning on SiO<sub>2</sub>, HfSiO<sub>x</sub> and HfO<sub>2</sub> dielectrics,” in *IEDM Tech. Dig.*, pp. 650-653, 2005.
- [19] H. Wakabayashi, Y. Saito, K. Takeuchi, T. Mogami, and T. Kunio, “A Novel W/TiN<sub>x</sub> Metal Gate CMOS Technology using Nitrogen-Concentration-Controlled TiN<sub>x</sub> Film,” in *IEDM Tech. Dig.*, pp. 253-256, 1999.
- [20] R. Lin, Q. Lu, P. Ranade, T.-J. King, and C. Hu, “An adjustable work function technology using Mo gate for CMOS devices,” *IEEE Electron Device Lett.*, vol. 23, no. 1, pp. 49-51, 2002.
- [21] P. Ranade, Y.-K. Choi, D. Ha, A. Agarwal, M. Ameen, T.-J. King, “Tunable Work Function Molybdenum Gate Technology for FDSOI-CMOS,” in *IEDM Tech.*



- Dig.*, pp. 363-366, 2002.
- [22] C. S. Park, B. J. Cho, A. Y. Du, N. Balasubramanian, and D.-L. Kwong, "A novel approach for integration of dual metal gate process using ultra thin aluminum nitride buffer layer," in *VLSI Tech. Dig.*, pp. 149-150, 2003.
- [23] S. B. Samavedam, L. B. La, P. J. Tobin, B. White, C. Hobbs, L. R. C. Fonseca, A. A. Demkov, J. Schaeffer, E. Luckowski, A. Martinez, M. Raymond, D. Triyoso, D. Roan, V. Dhandapani, R. Garcia, S. G. H. Anderson, K. Moore, H. H. Tseng, C. Capasso, O. Adetutu, D. C. Gilmer, W. J. Taylor, R. Hegde, and J. Grant, "Fermi Level Pinning with Sub-monolayer MeOx and Metal Gates," in *IEDM. Tech. Dig.*, pp. 307-310, 2003.
- [24] Y.-C. Yeo, T.-J. King, and C. Hu, "Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology," *J. Appl. Phys.*, vol. 92, no. 12, pp. 7266-7271, 2002.
- [25] H. Y. Yu, C. Ren, Y.-C. Yeo, J. F. Kang, X. P. Wang, H. H. H. Ma, M.-F. Li, D. S. H. Chan, and D.-L. Kwong, "Fermi Pinning-Induced Thermal Instability of Metal-Gate Work Functions," *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 337-339, 2004.
- [26] R. Jha, B. Lee, B. Chen, S. Novak, P. Majhi, and V. Misra, "Dependence of PMOS Metal Work Functions on Surface Conditions of High-K Gate Dielectrics," in *IEDM. Tech. Dig.*, pp. 47-50, 2005.
- [27] E. Cartier, F. R. McFeely, V. Narayanan, P. Jamison, B. P. Linder, M. Copel, V. K. Paruchuri, V. S. Basker, R. Haight, D. Lim, R. Carruthers, T. Shaw, M. Steen, J. Sleight, J. Rubino, H. Deligianni, S. Guha, R. Jammy, and G. Shahidi, "Role of Oxygen Vacancies in  $V_{FB}/V_t$  stability of pFET metals on  $HfO_2$ ," in *Symp. VLSI Tech. Dig.*, pp. 230-231, 2005.
- [28] H. N. Alshareef, H. R. Harris, H. C. Wen, C. S. Park, C. Huffman, K. Choi, H. F. Luan, P. Majhi, B. H. Lee, R. Jammy, D. J. Lichtenwalner, J. S. Jur, and A. I. Kingon, "Thermally Stable N-Metal Gate MOSFETs Using La-Incorporated  $HfSiO$  Dielectric," in *Symp. VLSI Tech. Dig.*, pp. 10-11, 2006.
- [29] V. Narayanan, V. K. Paruchuri, N. A. Bojarczuk, B. P. Linder, B. Doris, Y. H. Kim, S. Zafar, J. Stathis, S. Brown, J. Arnold, M. Copel, M. Steen, E. Cartier, A. Callegari, P. Jamison, J. -P. Locquet, D. L. Lacey, Y. Wang, P. E. Batson, P. Ronsheim, R. Jammy, M. P. Chudzik, M. Jeong, S. Guha, G. Shahidi, and T. C. Chen, "Band-Edge High-Performance High- $\kappa$  /Metal Gate n-MOSFETs using Cap Layers Containing Group IIA and IIIB Elements with Gate-First Processing for 45 nm and Beyond," in *Symp. VLSI Tech. Dig.*, pp. 180-181, 2006.
- [30] Y. Zhao, M. Toyama, K. Kita, K. Kyuno, and A. Toriumi, "Moisture-absorption-induced permittivity deterioration and surface roughness enhancement of lanthanum oxide films on silicon," *Appl. Phys. Lett.*, vol. 88, no. 7, 072904, 2003.

- [31] W. P. Bai, S. H. Bae, H. C. Wen, S. Mathew, L. K. Bera, N. Balasubramanian, N. Yamada, M. F. Li, and D.-L. Kwong, "Three-layer laminated metal gate electrodes with tunable work functions for CMOS applications," *IEEE Electron Devices Lett.*, vol. 26, no. 4, pp. 231-233, 2005.
- [32] D.-G. Park, Z.J. Luo, N. Edleman, W. Zhu, P. Nguyen, K. Wong, C. Cabral, P. Jamison, B.H. Lee, A. Chou, M. Chudzik, J. Bruley, O. Gluschenkov, P. Ronsheim, A. Chakravarti, R. Mitchell, V. Ku, H. Kim, E. Duch, P. Kozlowski, C.D'Emic, V. Narayanan, A. Steegen, R. Wise, R. Jammy, R. Rengarajan, H. Ng, A. Sekiguchi, and C.H. Wann, "Thermally robust dual-work function ALD-MN<sub>x</sub> MOSFETs using conventional CMOS process flow," in *Symp. VLSI Tech. Dig.*, pp. 186-187, 2004.
- [33] H. Y. Yu, J. F. Kang, J. D. Chen, C. Ren, Y. T. Hou, S. J. Whang, M.-F. Li, D. S. H. Chan, K. L. Bera, C. H. Tung, A. Du, and D.-L. Kwong, "Thermally robust high quality HfN/HfO<sub>2</sub> gate stack for advanced CMOS devices," in *IEDM Tech. Dig.*, pp. 99-103, 2003.
- [34] H. R. Harris, H. Alshareef, H. C. Wen, S. Krishnan, K. Choi, H. Luan, D. Heh, C. S. Park, H. B. Park, M. Hussain, B. S. Ju, P. D. Kirsch, S. C. Song, P. Majhi, B. H. Lee, and R. Jammy, "Simplified manufacturable band edge metal gate solution for NMOS without a capping layer," in *IEDM. Tech. Dig.*, pp. 633-636, 2006.
- [35] C. Ren, D. S. H. Chan, X. P. Wang, Faizhal B. B., M.-F. Li, and Y.-C. Yeo, A. D. Trigg, A. Agarwal, N. Balasubramanian, J. S. Pan, P. C. Lim, A. C. H. Huan, and D.-L. Kwong, "Physical and electrical properties of lanthanide-incorporated tantalum nitride for n-channel metal-oxide-semiconductor field-effect-transistors," *Appl. Phys. Lett.*, vol. 87, no. 7, 073506, 2005.
- [36] T.-H. Cha, D.-G. Park, T.-K. Kim, S.-A. Jang, I.-S. Yeo, J.-S. Roh, and J.-W. Park, "Work function and thermal stability of Ti<sub>1-x</sub>Al<sub>x</sub>N<sub>y</sub> for dual metal gate electrodes," *Appl. Phys. Lett.*, vol. 81, no. 22, pp. 4192, 2002.
- [37] H. N. Alshareef, K. Choi, H. C. Wen, H. Luan, H. Harris, Y. Senzaki, P. Majhi, B. H. Lee, R. Jammy, S. Aguirre-Tostado, B. E. Gnade, and R. M. Wallace, "Composition dependence of the work function of Ta<sub>1-x</sub>Al<sub>x</sub>N<sub>y</sub> metal gates," *Appl. Phys. Lett.*, vol. 88, no. 7, 072108, 2006.
- [38] X. P. Wang, M.-F. Li, C. Ren, X. F. Yu, C. Shen, H. H. Ma, A. Chin, C. X. Zhu, N. Jiang, M. B. Yu, and D.-L. Kwong, "Tuning effective metal gate work function by a novel gate dielectric HfLaO for nMOSFETs," *IEEE Electron Device Lett.*, vol. 27, no. 1, pp. 31-33, 2006.
- [39] H.-J. Li, and M. I. Gardner, "Dual High-*k* Gate Dielectric With Poly Gate Electrode: HfSiON on nMOS and Al<sub>2</sub>O<sub>3</sub> Capping Layer on pMOS," *IEEE Electron Devices Lett.*, vol. 26, no. 7, pp. 441-444, 2005.
- [40] M. Kadoshima, A. Ogawa, H. Ota, K. Iwamoto, M. Takahashi, N. Mise, S. Migita, M. Ikeda, H. Satake, T. Nabatame, and A. Toriumi, "Symmetrical

threshold voltage in complementary metal-oxide-semiconductor field-effect transistors with  $\text{HfAlO}_x(\text{N})$  achieved by adjusting Hf/Al compositional ratio,” *J. Appl. Phys.*, vol. 99, no. 5, pp. 054506, 2006.

- [41] H. Y. Yu, J. A. Kittl, A. Lauwers, R. Singanamalla, C. Demeurisse, S. Kubicek, E. Augendre, A. Veloso, S. Brus, C. Vrancken, T. Hoffmann, S. Mertens, B. Onsia, R. Verbeeck, M. Demand, A. Rothchild, B. Froment, M. van Dal, K. De. Meyer, M. F. Li, J. D. Chen, M. Jurczak, P. P. Absil, and S. Biesemans, “Demonstration of a New Approach towards 0.25V Low-Vt CMOS using Ni-based FUSI,” in *Symp. VLSI Tech. Dig.*, pp. 120-121, 2006.
- [42] C. Cabral, Jr., J. Kedzierski, B. Linder, S. Zafar, V. Narayanan, S. Fang, A. Steegen, P. Kozlowski, R. Carruthers, and R. Jammy, “Dual workfunction fully silicided metal gates,” in *Symp. VLSI Tech. Dig.*, pp. 184-185, 2004.
- [43] X. P. Wang, M.-F. Li, H. Y. Yu, C. Ren, W. Y. Loh, C. X. Zhu, A. Chin, A. D. Trigg, Y.-C. Yeo, S. Biesemans, G. Q. Lo, and D.-L. Kwong, “Work function tunability by incorporating lanthanum and aluminum into refractory metal nitrides and a feasible integration process,” *8th International Conference on Solid-State and Integrated-Circuit Technology*, Shanghai, China, Oct. 23-26, 2006.
- [44] C. Ren, D. S. H. Chan, W. Y. Loh, S. Balakumar, A. Y. Du, C. H. Tung, G. Q. Lo, R. Kumar, N. Balasubramanian, and D.-L. Kwong, “Work function tuning of TaN by high-temperature metal intermixing technique for gate-first CMOS process,” *IEEE Electron Device Lett.*, vol. 27, no. 10, pp. 811-813, 2006.

## Chapter 5

# Evaluation of Reliability in MOSFETs with HfO<sub>2</sub> and HfLaO Gate Dielectrics

### 5.1 Introduction

With the continuous scaling of the planar CMOSFET, the replacement of the conventional SiO<sub>2</sub> gate dielectric with high-permittivity ( $k$ ) materials is required to suppress the exponential increase in gate leakage current [1]. Although a large amount of effort has been invested toward high- $k$  gate dielectrics, currently many critical problems still remain. One of them for high- $k$  integration is charge trapping and de-trapping, which causes the threshold voltage ( $V_{th}$ ) instability. Recently, it was demonstrated that severe charge trapping phenomena occurs in transistors with high- $k$  gate dielectrics under uniform static stress, i.e. the stress voltage ( $V_g$ ) is always applied and  $V_{ds} = 0$ , leading to concerns on the bias temperature instability (BTI) in such transistors [2-4]. However, in practical digital CMOS integrated circuits (ICs), MOSFETs typically operate under dynamic stress conditions, i.e.  $V_g$  and  $V_{ds}$  are opposite in terms of phase. It has been shown that the  $V_{th}$  shift under the dynamic stress exhibits better stability than that under the static stress for transistors with SiO<sub>2</sub> gate dielectric [5]. Therefore, understanding the dynamic BTI behavior in transistors with high- $k$  gate dielectrics is crucial for their introduction in practical digital ICs.

HfO<sub>2</sub> has been demonstrated as a promising high- $k$  dielectric candidate because of its relatively high permittivity ( $\sim 25$ ), large band gap ( $\sim 5.8$  eV) and relatively good thermal stability [6]. In this chapter, a comprehensive investigation of BTI degradation under both static and dynamic stresses is first performed for n- and p-MOSFETs with HfO<sub>2</sub> gate dielectrics deposited by metal-organic chemical vapor

deposition (MOCVD), including the dependence of the  $V_{th}$  shift on stress time, stress amplitude and stress mode (static stress or dynamic stress). We find the experimental evidence that BTI degradation in HfO<sub>2</sub> gate dielectric improves with the increase of stress frequency in both n- and p- MOSFETs under dynamic stresses, and hence the device lifetime is prolonged. In addition, to evaluate the feasibility of HfLaO dielectric further, its BTI characteristic has been also investigated by both static (DC) and transient (pulsed  $I_d$ - $V_g$ ) measurement techniques under dynamic stress, which shows a significant improvement as compared to that of HfO<sub>2</sub> dielectric.

## **5.2 Dynamic Threshold Voltage Instability in MOSFETs with HfO<sub>2</sub> Gate Dielectric and Its Impact on Device Lifetime**

### **5.2.1 Motivation**


As mentioned above, HfO<sub>2</sub> or HfO<sub>2</sub>-based gate dielectrics are extensively investigated as alternatives to future CMOS technology. However, their reliability must be satisfactorily demonstrated before any of them can be selected by the semiconductor industry.

In this part, a comprehensive investigation of BTI degradation under both static and dynamic stresses is performed for n- and p-MOSFETs with HfO<sub>2</sub> gate dielectric. We examine the dependence of the  $V_{th}$  shift on stress time, stress amplitude and stress mode (static stress or dynamic stress). Moreover, we report the experimental evidence that BTI degradation in HfO<sub>2</sub> gate dielectric improves, and hence the device lifetime prolongs, with the increase of stress frequency in both n- and p- MOSFETs under dynamic stresses. This is distinct from the case of SiO<sub>2</sub> gate dielectric, for which the improvement of BTI shows little dependence on stress frequency [5,7,8]. Lastly, we introduce a new physical model that accounts for carrier trapping/de-trapping and trap generation in the HfO<sub>2</sub> dielectric under stress, with simulation results in good agreement with all experiment data.

### 5.2.2 Experiments

MOSFETs were fabricated using a self-aligned process [9]. After a dilute HF-last RCA pre-gate cleaning, HfO<sub>2</sub> films with a physical thickness of ~50 Å were deposited on silicon substrates in a MOCVD cluster tool, followed by an in-situ post-deposition anneal (PDA) in N<sub>2</sub> ambient to improve the film quality. A HfN film (~50 nm) with 100 nm TaN as a capping layer was then deposited *ex-situ* by DC sputtering in a mixed Ar and N<sub>2</sub> gas ambient, and patterned using a Cl<sub>2</sub>-based etchant. For n- and p- channel MOSFETs, implantation of phosphorus and BF<sub>2</sub>, respectively, at a dose of 5x10<sup>15</sup> cm<sup>-2</sup> was performed to form the source/drain (S/D) regions. Rapid thermal anneal (RTA) in N<sub>2</sub> at 950 °C for 30 s was employed to activate the dopants. After patterning the Al interconnect, the MOSFETs were subjected to back side Al metallization and sintering in a forming-gas ambient (H<sub>2</sub>:N<sub>2</sub> = 1:10) at 420 °C for 30 mins.

The equivalent oxide thickness (*EOT*) of the HfO<sub>2</sub> gate dielectric is ~1.3 nm for both n- and p-MOSFETs, as obtained by *C-V* measurement with quantum mechanical correction. To simulate the actual stress condition in circuits, voltage stresses with square wave but with opposite phases at the gate and the drain were applied, as described in [5]. The values of *V<sub>th</sub>*, sub-threshold swing (*SS*), and transconductance (*G<sub>m</sub>*) were obtained from measurements of *I<sub>d</sub>-V<sub>g</sub>* which were periodically monitored during stressing. In order to minimize the effect of charge de-trapping in the static (DC) measurement technique, we tried to reduce the stress break-time when the stress was removed during the *I<sub>d</sub>-V<sub>g</sub>* measurement by a computer program (~2 sec in this experiment), and the schematic illustration for measure equipment is shown in **Fig. 5.1**. The measured *V<sub>th</sub>* from fresh devices were 0.5 V for n-MOSFETs and -0.45 V for p-MOSFETs.




**Fig. 5.1:** A square wave with 50% duty cycle is imposed at gate and drain terminals with opposite phases respectively, and drain current ( $I_d$ ) versus gate voltage ( $V_g$ ) is measured between the consecutive stress.

### 5.2.3 Experimental Results and Discussion

$V_{th}$  instability was first investigated under the static stress for both n- and p-channel MOSFETs at room temperature.  $V_{th}$  shift shows a power law dependence on stress time, as shown in **Figs 5.2 (a)** and **(b)**. It is also observed that  $V_{th}$  instability shows strong dependence on the stress voltages:  $V_{th}$  shifts more with an increase in stress voltages. Furthermore, from the insets of **Figs 5.2 (a)** and **(b)**, it is noted that there exist two different slopes ( $S$ ) in the time evolution of  $V_{th}$  under all the stress biases: a fast stage followed by a slow stage. Sub-threshold swing ( $SS$ ) was monitored during the stress to evaluate the correlation between  $V_{th}$  shift and interface state density. For both n- and p-MOSFETs, we observed that  $SS$  does not show any observable change with stress time in contrast to the case of  $SiO_2$  gate dielectric,

indicating that interface state generation plays no significant role in the  $V_{th}$  instability. This suggests that the BTI issue is primarily due to charge trapping in the bulk dielectric [2-4].






**Fig. 5.2:** The time evolution of the change in  $V_{th}$  ( $\Delta V_{th}$ ) follows a power law dependence on stress time for both (a) n-MOSFETs and (b) p-MOSFETs under various static inversion biases. There exist two components, a fast initial stage followed by a slow stage, as observed in the insets.

In the case of dynamic stresses, as shown in **Figs 5.3 (a) and (c)** for n- and p-MOSFETs respectively, although HfO<sub>2</sub> dielectrics exhibit significant  $V_{th}$  shifts after stress, a large portion of the  $V_{th}$  shift can be recovered in the passivation phase due to charge de-trapping, and the recovery of  $V_{th}$  shifts also has a quick initial stage followed by a slower stage. Moreover, in **Fig. 5.3 (b)**, we can notice that there are different slopes in the stress and passivation phase, and the slope in the stress phase is larger than that in the passivation phase, which can result in  $V_{th}$  shifts accumulate in every cycle. **Figures 5.3 (a), (c)** and the insets of **Fig. 5.2** also suggest that there could be two different kinds of traps in the HfO<sub>2</sub> gate dielectric: fast traps and slow traps with different frequency dependency. It should be noted that opposite  $V_{th}$  shifts are



observed for n- and p-MOSFETs under stresses in the inversion regime, and a smaller  $|V_{th}|$  shift in p-MOSFETs as compared to n-MOSFETs is obtained under the same gate stress amplitude.







**Fig. 5.3:** Time evolution of  $V_{th}$  shift for (a, b) n-, and (c) p-MOSFETs under dynamic stressing with a duty cycle of 50%. Figure 5.3(b) re-plots the data of each stress/passivation phase from Fig. 5.3(a) in the log-log scale. The  $V_{th}$  degradation/recover is due to charge trapping and de-trapping of two different kinds of traps in the HfO<sub>2</sub> gate dielectric, fast traps and slow traps, with different capture and emission rates of carriers. Fast traps appear as sharp rising or dropping edge of  $\Delta V_{th}$  evolution in the initial stage of each phase. In Fig. 5.3(a), the simulation results for n-MOSFETs  $V_{th}$  degradation/recover based on the model proposed in this work are shown.

An examination of the carrier separation results (**Fig. 5.4**) and the corresponding energy band diagrams under inversion bias (**Fig. 5.5**) reveals the nature of the current flowing through the gate dielectric. For n-MOSFETs under inversion, the gate leakage current ( $J_g$ ) is mainly dominated by electrons from the Si substrate. In other words, only electrons are available for trapping in the HfO<sub>2</sub> dielectric of n-MOSFETs. On the other hand, for p-MOSFETs under inversion, both electrons (from HfN gate) and holes (from the valence band of Si substrate) can be injected into HfO<sub>2</sub> and be trapped, with the hole current component larger than the electron component. Therefore, the  $V_{th}$  shift in p-MOSFETs is smaller and has an opposite polarity compared to that in n-MOSFETs due to the net charge trapping effect of both electrons and holes. We have also compared the  $G_m$  variation during stressing for n-


and p-MOSFETs and found that  $G_m$  degradation was larger for p-MOSFETs than for n-MOSFETs under the same absolute gate voltage (**Fig. 5.6**). This could also be explained by the analysis in **Fig. 5.5**: the remote Coulomb scattering centers [10] responsible for the  $G_m$  degradation are provided by both trapped electron and hole charges in the dielectric, therefore larger magnitude of  $J_{s/d}$  in p-MOSFETs will induce  $G_m$  degradation more seriously. However, the  $\Delta G_m/G_m$  variation is significantly smaller than  $\Delta V_{th}/V_{th}$  variation in both of static and dynamic stresses, and thus the  $V_{th}$  shift is taken as the limiting factor for the device lifetime projection subsequently.



**Fig. 5.4:** Carrier separation result of (a) n- and (b) p-MOSFETs under inversion biases.





**Fig. 5.5:** Schematic energy band diagram for (a) an n- and (b) a p-MOSFET under inversion biases, which illustrates the electron or hole leakage currents shown in the Fig. 5.4.




**Fig. 5.6:** Time dependence of  $G_m$  degradation for both n- and p-MOSFETs. Under the same static inversion bias, p-MOSFETs show higher  $G_m$  degradation. In addition, with the increase of stress frequency,  $G_m$  degradation is improved for p-MOSFETs.

**Figure 5.7** examines the frequency dependence of the  $V_{th}$  degradation. BTI degradation under dynamic stresses is improved over that under static stresses, and this improvement becomes more significant when the stress frequency is increased (up to 1 MHz as demonstrated in this work). This is in contrast to the case of SiO<sub>2</sub> gate dielectric where the dynamic NBTI results for p-MOSFETs are almost frequency independent [5,8]. Moreover,  $G_m$  degradation also improves with increasing of stress frequency as shown in **Fig. 5.6**. It is likely that both  $\Delta G_m$  and  $\Delta V_{th}$  are induced by the same physical origin of trapped charge in the HfO<sub>2</sub> dielectric. **Figure 5.8** shows that for n-MOSFETs under dynamic stress, a larger  $\Delta V_{th}$  is observed at 100°C than at room temperature, which is consistent with [3]. Based on  $V_{th}$  shift ( $\Delta V_{th} = 50$  mV as the device failure criterion), the 10-year lifetime projection for both n- and p-MOSFETs under various stress frequencies is shown in **Fig. 5.9**. Devices' lifetime is significantly prolonged with the increase of stress frequency. This suggests that BTI induced  $V_{th}$  shift may not be the limiting factor in digital ICs employing transistors with HfO<sub>2</sub> gate dielectric.






**Fig. 5.7:**  $V_{th}$  shift time evolution for (a) n-MOSFETs, and (b) p-MOSFETs, under static and dynamic stresses of different frequency. Insets of Fig. 5.7(a) and (b) show the  $\Delta V_{th}$  at the 1000<sup>th</sup> second, stressed under both static and dynamic stress of different frequencies for n- and p- MOSFETs respectively.



**Fig. 5.8:** Time evolution of  $V_{th}$  shift for n-MOSFETs under dynamic stressing at both room temperature and 100°C.




**Fig. 5.9:** Lifetime projection for n-MOSFETs and p-MOSFETs based on  $|\Delta V_{th}| = 50$  mV as the device failure criterion. To ensure a lifetime of ten years under static stress, the maximum operating voltage is 1.2 V or -1.5 V for n- or p-MOSFETs. When the operating frequency is 1 MHz, the maximum operating voltage is improved to 1.7 V and -2.2 V for n- or p-MOSFETs, respectively.

#### 5.2.4 Model for Dynamic BTI in $\text{HfO}_2$

Here we will only consider the model for the case of n-MOSFETs and it can be easily extended to p-MOSFETs in a complementary way. To explain the frequency-dependence of  $V_{th}$  shift in dynamic BTI, we set the number of trapped electrons during one stress cycle in the dynamic BTI experiment as  $\Delta n$ , and the stress time in one stress cycle as  $\Delta t$  (**Fig. 5.10**). When the stress cycle increases from  $T$  ( $T = 1/f$ , where  $f$  is the stress frequency) to  $2T$ , the number of trapped electrons increases from  $\Delta n_T$  to  $\Delta n_{2T}$ . Since  $\Delta V_{th}$  is reduced with the increase of frequency  $f$  when the stressing time is the same,  $\Delta n_{2T}$  must be larger than  $2\Delta n_T$ . This means that the  $\Delta n \sim \Delta t$  relationship should be described by a concave curve (CC), as shown in **Fig. 5.10**.

Further, the curve shall become convex (CX) for a sufficiently large  $\Delta t$ , so that  $\Delta n$  tends to saturate [3].




**Fig. 5.10:** Three possible cases of trapped electrons  $\Delta n$  versus stress time  $\Delta t$  in one cycle of stress phase. Only concave curve (CC) can explain the observed frequency dependence of dynamic BTI.

The basic rate equations for electron capturing is  $dn(t)/dt = [\rho_c(t) - n(t)]/\tau_c$  [3,11], where  $n(t)$ ,  $\rho_c(t)$ , and  $\tau_c$  are the trapped electron density, total electron trap density and capturing time constant, respectively. If the trap density  $\rho_c(t)$  is only a constant given by the pre-existing trap density  $N_{T0}$  [2-4,11], the solution of capturing equation gives  $\Delta n = (N_{T0} - n_0)(1 - e^{-\Delta t/\tau})$ , where  $n_0$  is the trapped electron density at  $\Delta t = 0$ . This corresponds to a convex curve (CX), or an approximately linear curve for small  $\Delta t$ . The experimentally observed frequency dependence of BTI can only be explained when the trap density  $\rho_c(t)$  increases with time  $t$ , giving rise to a concave curve (CC) for small  $\Delta t$ , as shown in **Fig. 5.11**. The recent experiment also suggested trap generation under stress [12]. We therefore propose pre-existing trap precursors in HfO<sub>2</sub> high- $k$  dielectric, which can trap electrons only when they are activated by stress



field, temperature or by carrier injection. This would lead to the effective trap density increases with time. A more sophisticated model to describe the frequency dependence of HfO<sub>2</sub> BTI degradation can be found elsewhere [13]. According to **Fig. 5.2**, we also consider traps having a distribution in the time constant domain,  $\rho_c(\tau_c)$  [3]. Further,  $\rho_c(\tau_c)$  with two peaks representing fast and slow traps is taken into account (**Figs. 5.2 & 5.3**). Following this model, simulation results match well with the experimental data, as substantiated in **Fig. 5.3 (a)** and **Fig. 5.11**.



**Fig. 5.11:** Simulation of static and dynamic BTI based on the physical model accounting for carrier trapping/de-trapping, and generation of new traps.

### 5.2.5 Summary

We performed a systematic investigation of the  $V_{th}$  instability in n- and p-MOSFETs with MOCVD HfO<sub>2</sub> dielectric under both static and dynamic stresses. The  $V_{th}$  evolution was found to exhibit a power law dependence on stress time with two components, a fast initial stage followed by a slow stage. For a given gate voltage amplitude and stress time, the BTI degradation is frequency dependent with reduced

degradation at higher stress frequency. As an operating frequency is 1 MHz, the operating voltage to ensure a 10-year BTI lifetime is 1.7 V and -2.2 V, respectively, for n- and p-MOSFETs with HfO<sub>2</sub> of 1.3 nm. Therefore, BTI induced  $V_{th}$  shift may not be a limiting factor in practical high-speed digital ICs employing such transistors. Moreover, a model that accounts for carrier trapping/de-trapping process and generation of new traps in HfO<sub>2</sub> dielectric under stress is proposed to explain the above-mentioned phenomena. The calculated results from the model are consistent with  $V_{th}$  shifts at different stress voltages for both static and dynamic stresses.

## **5.3 BTI Instability Investigation in MOSFETs with HfLaO Gate Dielectric**

### **5.3.1 Motivation**


As discussed in **Chapter 3**, HfLaO has shown some advantageous material and electrical characteristics, and may become another HfO<sub>2</sub>-based high-*k* candidate in future CMOS technology, especially for n-MOSFETs. Also, the similar results have been reported by other groups [14,15]. However, the BTI characteristics have not been investigated in detail thus far. Therefore, in this part, we provide a comprehensive investigation for the BTI characteristics of HfLaO dielectric as compared to those of HfO<sub>2</sub> dielectric, which is of paramount importance in evaluating the feasibility of this dielectric material.

### **5.3.2 Experiments**

N-MOSFETs with TaN/HfLaO gate stacks were fabricated, where the ratio of La to (La+Hf) in the HfLaO films was 0%, 15% and 50% determined by X-ray photoelectron spectroscopy (XPS). The detailed process conditions for these gate stacks can be found in **Chapter 3**.

The BTI characteristics of HfLaO and HfO<sub>2</sub> were evaluated by both static and transient measurement techniques under dynamic stress in this work, where the former denotes DC measurement technique as employed in the previous sub-section, a conventional technique to study the electrical instability of CMOS devices. The schematic diagram is show in **Fig. 12(a)**. The initial  $V_{th}$  was extracted from an initial  $I_d$ - $V_g$  measurement. Then a constant stress voltage was applied at gate electrode ( $V_g$ ) with different stress time, followed by a measurement of  $I_d$ - $V_g$  curve again to identify the  $V_{th}$  shift after the stress. It is to be noted that there is a delay time (~2 sec in this experiment) during the measurement of  $I_d$ - $V_g$ , in which no constant voltage stress was


applied. Since the charged traps due to the constant voltage stress could discharge during this delay time, a shorter delay time is desirable to minimize the impact of discharging. Therefore, we also employ an improved transient (or pulsed  $I_d-V_g$ ) measurement technique to accurately estimate fast charge trapping and de-trapping in HfO<sub>2</sub> and HfLaO dielectrics [16]. The schematic diagram is shown in **Fig. 5.12(b)**. The  $V_g$  and  $V_d$  biases can be simultaneously recorded in this technique by using a digital scope and converted into a  $I_d-V_g$  measurement. Compared to the static measurement technology mentioned above, the transient measurement technique reduces the delay time for  $I_d-V_g$  measurement down to the  $\mu\text{s}$  range, dependent on the falling and rising time of the applied pulse ( $\sim 5 \mu\text{s}$  in this experiment).



**Fig. 5.12:** Schematic diagrams for (a) static (DC), and (b) transient (pulsed  $I_d-V_g$ ) measurement techniques.

### 5.3.3 Results and Discussion


First, the  $V_{th}$  instability in HfO<sub>2</sub> and HfLaO gate dielectrics were examined by applying the static measurement technique. **Figures 5.13** summarizes the  $V_{th}$  shifts for all the gate stacks after 1000 s stress with different stress voltages ( $V_g$ ). Exponential voltage dependence of the  $V_{th}$  shifts can be observed for both HfO<sub>2</sub> and HfLaO dielectrics and they show similar voltage acceleration factors. More importantly, the  $V_{th}$  shift of HfO<sub>2</sub> can be suppressed after the incorporation of La and much lower (~10 times)  $V_{th}$  shift was achieved by HfLaO with 50% La as compared with HfO<sub>2</sub>.



**Fig. 5.13:**  $V_{th}$  shifts for TaN/HfLaO gate stacks with different La% after 1000 s stress with different stress voltages. Exponential voltage dependence can be observed for all the stacks with similar voltage acceleration factors. In addition, much lower (~10 times)  $V_{th}$  shift was achieved by HfLaO with 50% La as compared with HfO<sub>2</sub>.

In addition, to provide a more impartial comparison, the  $V_{th}$  shift was also compared for these gate stacks with a stress voltage as  $V_{th}+1.5$  V, as shown in **Fig. 5.14(a)**. It can be seen that  $V_{th}$  shift increases with stress time for all the gate stacks and shows a power law dependence on stress time. In addition, the data clearly show that  $V_{th}$  shift at the same stress time is reduced with the incorporation of La into HfO<sub>2</sub>


and has around 10 times lower  $V_{th}$  shift for HfLaO with 50% La than HfO<sub>2</sub>. Similarly, the reduced  $V_{th}$  shift for HfLaO dielectrics as compared with HfO<sub>2</sub> can also be found by a transient measurement technique, as shown in **Fig. 5.14(b)**.



**Fig. 5.14:** Comparison of the  $V_{th}$  shifts due to constant voltage stress of  $V_{th} + 1.5$  V in HfO<sub>2</sub> and HfLaO films measured by (a) static and (b) transient measurement techniques, respectively.

However, it should also be noted that the  $V_{th}$  shift measured by the transient measurement technique is always higher than that measured by the static measurement technique, as shown in **Figs. 5.15(a)**, **(b)** and **(c)**. This is due to the

conventional static (DC) measurement technique generally with longer delay time, which will underestimate the fast trapping and de-trapping effects in high- $k$  gate dielectrics compared to the pulsed  $I_d$ - $V_g$  measurement [2,16]. Even so, both results measured by the static and transient measurement technologies clearly show that the charge trapping induced  $V_{th}$  shifts in HfLaO films are much lower than that in HfO<sub>2</sub>. This indicates that the HfLaO films show better electrical stability and have lower bulk traps compared to HfO<sub>2</sub>, which is possibly due to the reduced oxygen vacancy density after the La incorporation into HfO<sub>2</sub>, as discussed in **Chapter 3**.



**Fig. 5.15:** Comparison of the  $V_{th}$  shifts for n-MOSFETs with (a) HfO<sub>2</sub>, HfLaO with (b) 15% and (c) 50% La gate dielectrics by employing static and transient measurement techniques at a constant voltage stress of  $V_{th} + 1.5$  V.

### 5.3.4 Summary

In this part, we compare the  $V_{th}$  shift between HfO<sub>2</sub> and HfLaO dielectrics by employing both static and transient measurement techniques under dynamic stress. The results show that with the incorporation of La into HfO<sub>2</sub>, the charge trapping induced  $V_{th}$  shift is obviously suppressed, indicating that the HfLaO films possess

better electrical stability and lower bulk traps as compared with HfO<sub>2</sub>.

## **5.4 Conclusion**

A systematic investigation of BTI induced  $V_{th}$  shift in n- and p-MOSFETs with HfO<sub>2</sub> dielectric under both static and dynamic stresses was first performed in this chapter. The  $V_{th}$  evolutions were found to exhibit a power law dependence on stress time with two components for HfO<sub>2</sub> dielectric, a fast initial stage followed by a slow stage. Moreover, for a given gate voltage amplitude and stress time, the BTI degradation is frequency dependent with reduced degradation at higher stress frequency so that the lifetime extracted under the static stress was underestimated. Therefore, BTI induced  $V_{th}$  shift may not be a limiting factor in practical high-speed digital ICs employing such transistors.

In addition, the reliability issue for HfLaO dielectrics in terms of BTI induced  $V_{th}$  shift was also investigated in this chapter. It is found that the  $V_{th}$  shifts, evaluated by either static or transient measurement technique, are obviously suppressed with the incorporation of La into HfO<sub>2</sub>. By combining its excellent electrical stability and other characteristics mentioned in **Chapter 3**, HfLaO may become another promising HfO<sub>2</sub>-based high- $k$  candidate in future CMOS technology.



## Reference:

- [1] *International Technology Roadmap of Semiconductors (ITRS)*, Semiconductor Industry Association (SIA), San Jose, CA. (<http://www.itrs.net/reports.html>)
- [2] A. Kerber, E. Cartier, L. Pantisano, M. Rosmeulen, R. Degraeve, T. Kauerauf, G. Groeseneken, H. E. Maes, U. Schwalke, "Characterization of the V<sub>T</sub>-instability in SiO<sub>2</sub>/HfO<sub>2</sub> gate dielectrics," in *Proc. IRPS*, pp. 41-45, 2003.
- [3] S. Zafar, A. Callegari, E. Gusev, and M. V. Fishetti, "Charge trapping in high k gate dielectric stacks," in *IEDM Tech. Dig.*, pp. 517-520, 2002.
- [4] K. Onishi, R. Choi, C. S. Kang, H.-J. Cho, Y. H. Kim, R. E. Nieh, J. Han, S. A. Krishnan, M. S. Akbar, and J. C. Lee, "Bias-temperature instability of polysilicon gate HfO<sub>2</sub> MOSFETs," *IEEE Trans. Electron Devices*, vol. 50, no. 6, pp. 1517-1521, 2003.
- [5] G. Chen, K. Y. Chuah, M. F. Li, D. S. H. Chan, C. H. Ang, J. Z. Zheng, Y. Jin, and D.-L. Kwong, "Dynamic NBTI of PMOS transistors and its impact on device lifetime," in *Proc. IRPS*, pp. 196-200, 2003.
- [6] G. D. Wilk, R. M. Wallace, and J M Anthony, "High-*k* gate dielectrics: current status and materials properties considerations," *J. Appl. Phys.*, vol. 89, no. 10, pp. 5243-5275, 2001.
- [7] W. Abadeer and W. Ellis, "Behavior of NBTI under AC dynamic circuit condition," in *Proc. IRPS*, pp. 17-21, 2003.
- [8] M. A. Alam, "A critical examination of the mechanics of dynamic NBTI for PMOSFETs," in *IEDM Tech. Dig.*, pp. 345-348, 2003.
- [9] H. Y. Yu, J. F. Kang, J. D. Chen, C. Ren, Y. T. Hou, S. J. Whang, M. F. Li, D. S. H. Chan, K. L. Bera, C. H. Tung, A. Du, D.-L. Kwong, "Robust high quality HfN/HfO<sub>2</sub> gate stack for advanced CMOS Devices," in *IEDM Tech. Dig.*, pp. 99-102, 2003.
- [10] L. Lucci, D. Esseni, J. Loo, Y. Ponomarev, L. Selmi, A. Abramo and E. Sangiorgio, "Quantitative assessment of mobility degradation by remote coulomb scattering in ultra-thin oxide MOSFETs," in *IEDM Tech. Dig.*, pp. 463-466, 2003.
- [11] A. Shanware, M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, H. Bu, M. J. Bevan, R. Khamankar, S. Aur, P. E. Nicollian, J. Mcpherson, L. Colombo, "Evaluation of the Positive Biased Temperature Stress Stability in HfSiON Gate Dielectrics," in *Proc. IRPS*, pp.208-212, 2003.
- [12] E. P. Gusev and C. P. D. Emic, "Charge detrapping in HfO<sub>2</sub> high- $\kappa$  gate dielectric stacks," *Appl. Phys. Lett.*, vol. 83, no. 25, pp. 5223-5225, 2003.
- [13] C. Shen, M. F. Li, X. P. Wang, H. Y. Yu, Y. P. Feng, A. T. -L. Lim, Y. C. Yeo, D. S.

- H. Chan, and D.L. Kwong, "Negative U traps in HfO<sub>2</sub> gate dielectrics and frequency dependence of dynamic BTI in MOSFETs," in *IEDM. Tech. Dig.*, pp. 733-736, 2004.
- [14] H. N. Alshareef, H. R. Harris, H. C. Wen, C. S. Park, C. Huffman, K. Choi, H. F. Luan, P. Majhi, B. H. Lee, R. Jammy, D. J. Lichtenwalner, J. S. Jur, and A. I. Kingon, "Thermally Stable N-Metal Gate MOSFETs Using La-Incorporated HfSiO Dielectric," in *Symp. VLSI Tech. Dig.*, pp. 10-11, 2006.
- [15] V. Narayanan, V. K. Paruchuri, N. A. Bojarczuk, B. P. Linder, B. Doris, Y. H. Kim, S. Zafar, J. Stathis, S. Brown, J. Arnold, M. Copel, M. Steen, E. Cartier, A. Callegari, P. Jamison, J. -P. Locquet, D. L. Lacey, Y. Wang, P. E. Batson, P. Ronsheim, R. Jammy, M. P. Chudzik, M. Jeong, S. Guha, G. Shahidi, and T. C. Chen, "Band-Edge High-Performance High- $\kappa$  /Metal Gate n-MOSFETs using Cap Layers Containing Group IIA and IIIB Elements with Gate-First Processing for 45 nm and Beyond," in *Symp. VLSI Tech. Dig.*, pp. 180-181, 2006.
- [16] C. Shen, M.-F. Li, X. P. Wang, Y.-C. Yeo, and D.-L. Kwong, "A Fast Measurement Technique of MOSFET Id-Vg Characteristics," *IEEE Electron Device Lett.*, vol. 27, no. 1, pp. 55-57, 2006.

# Chapter 6

## Conclusions and Recommendations

### 6.1 Summary and Conclusions

This work has sought to address some of the most pressing issues in advanced gate stack technology. As the time of writing this dissertation, the 65 nm CMOS technology is being introduced into production, and the 45 nm CMOS technology is under development at most leading semiconductor manufacturers. Concurrently, the whole semiconductor community is initiating the research and development efforts for the 32 nm technology node and beyond, where it is likely that some of the materials and process integration challenges discussed herein must be addressed. The task for finding replacement materials for SiON gate dielectric and poly-silicon gate electrode is by no means trivial. Numerous problems related to the material selection and the process integration of high- $k$  gate dielectrics and metal gates (MGs), such as the thermal stability, mobility degradation, charge trapping induced threshold voltage ( $V_{th}$ ) instability, and unacceptably high  $V_{th}$  induced by Fermi Level pinning (FLP) effect between dielectrics and electrodes, need to be addressed before a suitably advanced gate stack solution can be transferred to manufacturing.

As discussed in **Chapter 3**, a gate dielectric material HfLaO was investigated systematically for the first time. By incorporating La into HfO<sub>2</sub> film, the crystallization temperature and  $k$  value of the film are increased substantially, and better thermal stability subsequently. N-MOSFETs fabricated with HfLaO exhibit superior device characteristics compared to n-MOSFETs fabricated with pure HfO<sub>2</sub>, including an enhancement of ~70% for drive current and electron mobility and one order reduction of dielectric charge trapping induced  $V_{th}$  shift. We have also found the effective work function (EWF) of TaN (HfN or TiN) can be effectively tuned from Si

mid-gap to the conduction band edge of Si by optimizing the La composition in HfLaO to meet the n-MOSFET work function requirement. Simultaneously, the Si valence band edge EWF can be obtained by employing HfLaO and Pt (or Ru), which is very suitable for p-MOSFETs. All these excellent properties observed in HfLaO gate dielectric suggest that it could be a very promising candidate as the alternative gate dielectric for future CMOS application. In addition, to interpret the significant EWF shift for both n- and p-type MGs, a specific model based on the interfacial dipole theory between the gate electrode and the gate dielectric is proposed, wherein the effects of different electronegativities among materials involved in the gate stack and oxygen vacancy ( $V_O$ ) density in the dielectric film on the EWF of MGs are highlighted and it seems the effect caused by different electronegativities is more significant for n-type MGs and the effect of  $V_O$  is more obvious for p-type noble metals. Experimentally, this model has been demonstrated by other gate stacks including more MGs and lanthanide elements incorporated HfO<sub>2</sub> dielectrics. Therefore, this model regarding the metal-dielectric interface could be useful for work function tuning and interface engineering between MGs and high- $k$  dielectrics in future MOS devices.

In addition, we proposed two integration schemes for dual MG CMOS technology in **Chapter 4** and both of them belong to gate first integration process. The first scheme involves novel gate stacks to create wide enough EWF tunability by using a high-temperature metal inter-diffusion technique. In this process, HfLaO dielectric layer is employed to increase the tunable EWF range based on the results shown in **Chapter 3**. Furthermore, to avoid the gate dielectric from being exposed during the metal etching process, the original Ru capping layer is kept throughout the process flow. This addresses the etching damage issues associated with the conventional direct-etching integration scheme. More importantly, the EWF of the Ru layer can be modulated by a high-temperature metal inter-diffusion between Ru and upper TaN layer, and this diffusion process is compatible with the conventional gate-first CMOS process flow. By using this integration scheme, the EWF of these

gate stacks has a wide EWF tunable range from 3.9 eV to 5.2 eV. These results make TaN/Ru (for n-MOSFETs) and Ru (for p-MOSFETs) on HfLaO gate stacks promising candidates for future CMOS integration technology. The other novel integration scheme is proposed by positively utilizing unavoidable FLP effect in gate stacks involving high- $k$  dielectrics and gate electrodes (poly-Si or MGs). By incorporating La (or other lanthanide elements) and Al into selected  $MN_x$  (TaN, HfN or TiN), the EWF of  $MN_x$  clearly shifts to conduction band edge and valence band edge of Si respectively, which is very suitable for bulk-Si CMOS technology. This phenomenon is believed to be due to the change of interface states resulting from the incorporation of La or Al, and is independent of whether they are at gate electrode side or gate dielectric side. These proposed integration schemes may provide some useful discussions to address some of the major issues associated with the conventional integration schemes, and are believed to make a contribution to the development of the dual MG integration processes for future bulk-Si CMOS technology.

Finally in **Chapter 5**, a systematic investigation of bias temperature instability (BTI) induced  $V_{th}$  shift in n- and p-MOSFETs with HfO<sub>2</sub> dielectric under both static and dynamic stresses was first performed. The  $V_{th}$  evolution was found to exhibit a power law dependence on stress time with two components, a fast initial stage followed by a slow stage. For a given gate voltage amplitude and stress time, the BTI degradation is frequency dependent with reduced degradation at higher stress frequency. At an operating frequency is 1 MHz, the operating voltage to ensure a 10-year BTI lifetime is 1.7 V and -2.2 V, respectively, for n- and p-MOSFETs with HfO<sub>2</sub> of 1.3 nm. Therefore, BTI induced  $V_{th}$  shift may not be a limiting factor in practical high-speed digital ICs employing such transistors. Moreover, a model that accounts for carrier trapping/de-trapping process and generation of new traps in HfO<sub>2</sub> dielectric under stress is proposed for the first time to explain the above-mentioned phenomena. The calculated results from the model are consistent with  $V_{th}$  shifts at different stress voltages for both static and dynamic stresses. In addition, the reliability issue for HfLaO dielectrics in terms of BTI induced  $V_{th}$  shift was also

investigated in **Chapter 5**. It is found that the  $V_{th}$  shifts, evaluated by either static or transient measurement technique, are obviously suppressed with the incorporation of La into HfO<sub>2</sub>. By combining its excellent electrical stability and other characteristics mentioned in **Chapter 3**, HfLaO may become another promising HfO<sub>2</sub>-based high- $k$  candidate in future CMOS technology.

## **6.2 Recommendations for Future Work**

The work in this thesis has been very exploratory. More detailed investigation and more rigorous characterization will be necessary to further optimize the processes described in this thesis. Suggestions for future work will be directly or indirectly related to the concerns described earlier in this thesis.

In **Chapter 3**, the effects of different electronegativities among materials involved in the gate stack and  $V_O$  density in the dielectric film on the EWF of MGs has been highlighted and it seems the effect caused by different electronegativities is more significant for n-type MGs and the effect of  $V_O$  is more obvious for p-type noble metals. However, there is still no clear guideline to precisely engineer the EWF for MG and high- $k$  gate stacks, which would be an important question for discussion in future work. In addition, for the integration schemes proposed in **Chapter 4**, the etching and cleaning issues need to be well optimized in order to examine the feasibility of these gate stacks in short-channel transistor fabrication.

Moreover, Ni-based fully silicided (FUSI) gate electrodes have been investigated comprehensively for next generation CMOS technology due to their ability to eliminate poly-Si depletion and compatibility with the conventional CMOS process [1-5]. The initial Si gate in conventional Ni-based FUSI gate electrode is commonly deposited using a CVD tool. However, it was previously reported that flat band voltage ( $V_{fb}$ ) for both PVD n<sup>+</sup> and p<sup>+</sup> poly-Si/Hf-based dielectric gate stacks shifts in the same direction as compared to CVD poly-Si gates [6]. Another report shows that an inserted PVD Si layer before CVD Si deposition can effectively reduce

high leakage currents [7]. However, the impact of different Si deposition process on Ni-based FUSI gate/Hf-based dielectric stacks has not been investigated. In addition, the EWF tunability for MGs by incorporating La into HfO<sub>2</sub> has been experimentally demonstrated in **Chapter 3** and there is still no publications regarding the effect of HfLaO on EWF for the gate stacks involving FUSI gate electrode. Therefore, the effects of both Si deposition process and La incorporation on the performances of FUSI gate are also worthy to investigate in future research, such as EWF tunability and gate leakage current.

## Reference:

- [1] W. P. Maszara, Z. Krivokapic, P. King, J.-S. Goo, and M.-R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in *IEDM Tech. Dig.*, 2002, pp. 367–370.
- [2] Kedzierski. J, Boyd. D, Ronsheim. P, Zafar. S, Newbury. J, Ott. J, Cabral. C. Jr, Jeong. M, Haensch. W. "Threshold voltage control in NiSi-gated MOSFETs through silicidation induced impurity segregation (SIIS)," in *IEDM Tech. Dig.*, 2003, pp. 315–318.
- [3] Veloso. A, Anil, K.G, Witters. L, Brus. S, Kubicek. S, de Marneffe. J.-F, Sijmus. B, Devriendt. K, Lauwers. A, Kauerauf. T, Jurczak. M, Biesemans. S, "Work function engineering by FUSI and its impact on the performance and reliability of oxynitride and Hf-silicate based MOSFETs," in *IEDM Tech. Dig.*, 2004, pp. 855–858.
- [4] M. Terai, K. Takahashi, K. Manabe, T. Hase, T. Ogura, M. Saitoh, T. Iwamoto, T. Tatsumi, and H. Watanabe, "Highly Reliable HfSiON CMOSFET with Phase Controlled NiSi (NFET) and Ni<sub>3</sub>Si (PFET) FUSI Gate Electrode," in *Symp. VLSI Tech. Dig.*, 2005, pp. 68–69.
- [5] K. G. Anil, A. Veloso, S. Kubicek, T. Schram, E. Augendre, J.-F. de Marneffe, K. Devriendt, A. Lauwers, S. Brus, K. Henson, and S. Biesemans, "Demonstration of fully Ni-silicided metal gates on HfO<sub>2</sub> based high-k gate dielectrics as a candidate for low power applications," in *Symp. VLSI Tech. Dig.*, 2004, pp. 190–191.
- [6] Koyama. M, Kamimuta. Y, Ino. T, Nishiyama. A, Kaneko. A, Inumiya. S, Eguchi. K, Takayanagi. M, "Careful examination on the asymmetric V<sub>fb</sub> shift problem for poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the poly-Si interface with small EOT expense," in *IEDM Tech. Dig.*, 2004, pp. 499–502.
- [7] D. C. Gilmer, R. Hegde, R. Cotton, J. Smith, L. Dip, R. Garcia, V. Dhandapani, D. Triyoso, D. Roan, A. Franke, R. Rai, L. Prabhu, C. Hobbs, J. M. Grant, L. La, S. Samavedam, B. Taylor, H. Tseng, P. Tobin, "Compatibility of silicon gates with hafnium-based gate dielectrics," *Microelectronic Engineering*, vol. 69, pp. 138–144, 2003.



## List of Publications

### A) Journals

- [1] H. Y. Yu, C. Ren, Yee.-Chia. Yeo, J. F. Kang, X. P. Wang, H. H. H. Ma, M.-F. Li, D. S. H. Chan, and D.-L. Kwong, "Fermi Pinning Induced Thermal Instability of Metal Gate Work Functions," *IEEE Electron Device Lett.*, vol. 25, pp. 337, May. 2004.
- [2] C. Ren, H. Y. Yu, J. F. Kang, X. P. Wang, H. H. H. Ma, Y.-C. Yeo, D. S. H. Chan, M.-F. Li, and D.-L. Kwong, "A Dual-Metal Gate Integration Process for CMOS with Sub-1 nm EOT HfO<sub>2</sub> by Using HfN Replacement Gate," *IEEE Electron Device Lett.*, vol. 25, pp. 580, August 2004.
- [3] M. F. Li, G. Chen, C. Shen, X. P. Wang, H. Y. Yu, Y.-C. Yeo, and D.-L. Kwong, "Dynamic bias-temperature instability in ultrathin SiO<sub>2</sub> and HfO<sub>2</sub> metal-oxide-semiconductor field effect transistors and its impact on device lifetime," *Japanese J. Applied Physics*, Part 1, vol. 43, 11B, pp. 7807-7814, Nov. 2004.
- [4] C. Ren, H. Y. Yu, X. P. Wang, H. H. H. Ma, D. S. H. Chan, M.-F. Li, Y.-C. Yeo, C. H. Tung, N. Balasubramanian, A. C. H. Huan, J. S. Pan, and D.-L. Kwong, "Thermally Robust TaTbxN Metal Gate Electrode for n-MOSFETs Applications," *IEEE Electron Device Lett.*, vol. 26, pp. 75, February 2005.
- [5] J. F. Kang, H. Y. Yu, C. Ren, X. P. Wang, M.-F. Li, D. S. H. Chan, Y.-C. Yeo, X. Y. Liu, C. H. Tung, and D.-L. Kwong, "Improved electrical and reliability characteristics of HfN/HfO<sub>2</sub> Gated NMOS Transistor with 0.95 nm EOT fabricated using a gate-first process", *IEEE Electron Device Lett.*, vol. 26, pp. 237, April 2005.
- [6] X. P. Wang, M.-F. Li, C. Ren, X. F. Yu, C. Shen, H. H. H. Ma, Albert Chin, C. X. Zhu, Jiang Ning, M. B. Yu, and D.-L. Kwong, "Tuning Effective Metal Gate Work Function by a Novel Gate Dielectric HfLaO for nMOSFETs," *IEEE Electron Device Lett.*, vol. 27, pp. 31, January 2006.
- [7] C. Shen, M. F. Li, H. Y. Yu, X. P. Wang, Y.-C. Yeo, D. S. H. Chan, and D.-L. Kwong, "Physical Model for Frequency-Dependent Dynamic Charge Trapping in Metal-Oxide-Semiconductor Field Effect Transistors with HfO<sub>2</sub> Gate Dielectric," *Appl. Phys. Lett.*, 86, 093510 (2005).
- [8] C. Shen, M.-F. Li, X. P. Wang, Yee-Chia Yeo, and D.-L. Kwong, "A Fast Measurement Technique of MOSFET Id-Vg Characteristics," *IEEE Electron Device Lett.*, vol. 27, pp. 55, January 2006.
- [9] M.-F. Li, C. X. Zhu, C. Shen, X. F. Yu, X. P. Wang, Y. P. Feng, A. Y. Du, Y. C. Yeo, G. Samudra, Albert Chin, and D. L. Kwong, "NEW INSIGHTS IN Hf BASED HIGH-k GATE DIELECTRICS IN MOSFETs," *ECS Transactions*, vol. 1, issue. 5, pp. 717, 2006.

- [10] C. Ren, D. S. H. Chan, X. P. Wang, B. B. Faizhal, M.-F. Li, Y.-C. Yeo, A. D. Trigg, A. Agarwal, N. Balasubramanian, J. S. Pan, P. C. Lim, A. C. H. Huan, and D.-L. Kwong, "Physical and electrical properties of lanthanide-incorporated tantalum nitride for n-channel metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, 87, 073506 (2005).
- [11] S.-J. Ding, M. Zhang, W. Chen, David W. Zhang, L.-K. Wang, X. P. Wang, C. Zhu, and M.-F. Li, "High density and program-erasable metal-insulator-silicon capacitor with a dielectric structure of SiO<sub>2</sub>/HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> nanolaminate/Al<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, 88, 042905 (2006).
- [12] X. P. Wang, M. F. Li, Albert Chin, C. Zhu, Jun Shao, W. Lu, X. C. Shen, X. F. Yu, C. Ren, C. Shen, A. C. H. Huan, J. S. Pan, A. Y. Du, Patrick Lo, D. S. H. Chan, D.-L. Kwong, "Physical and electrical characteristics of high-*k* gate dielectric Hf(1-x)LaxOy," *Solid-State Electronics*, 50, p.986, 2006.
- [13] C. Shen, T. Yang, M.-F. Li, X. P. Wang, C. E. Foo, G. Samudra, Y.-C. Yeo, and D.-L. Kwong, "Fast V<sub>th</sub> instability in HfO<sub>2</sub> gate dielectric MOSFETs and Its impact on digital circuits," *IEEE Transaction on Electron Devices*, vol. 53, pp. 3001, December 2006.
- [14] X. P. Wang, H. Y. Yu, M. -F. Li, C. X. Zhu, S. Biesemans, Albert Chin, Y. Y. Sun, Y. P. Feng, Andy Lim, Y.-C. Yeo, W. Y. Loh, Patrick Lo, and D.-L. Kwong, "Wide V<sub>fb</sub> and V<sub>th</sub> Tunability for Metal Gated MOS Devices with HfLaO Gate Dielectrics," *IEEE Electron Device Lett.*, vol. 28, pp. 258, April 2007.
- [15] C. H. Wu, B. F. Hung, Albert Chin, S. J. Wang, X. P. Wang, M.-F. Li, C. Zhu, F. Y. Yen, Y. T. Hou, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "High-Temperature Stable HfLaON p-MOSFETs With High-Work-Function Ir<sub>3</sub>Si Gate," *IEEE Electron Device Lett.*, vol. 28, pp. 292, April 2007.
- [16] Andy E.-J. Lim, W. S. Hwang, X. P. Wang, Doreen M. Y. Lai, Ganesh S. Samudra, D.-L. Kwong, and Y.-C. Yeo, "Metal-Gate Work Function Modulation Using Hafnium Alloys Obtained by the Interdiffusion of Thin Metallic Layers," *Journal of The Electrochemical Society*, vol. 154, no. 4, pp. H309, 2007.
- [17] A. E.-J. Lim, R. T. P. Lee, X. P. Wang, W. S. Hwang, C. H. Tung, G. S. Samudra, D.-L. Kwong, and Y.-C. Yeo, "Yttrium- and terbium-based interlayer on SiO<sub>2</sub> and HfO<sub>2</sub> gate dielectrics for work function modulation of nickel fully-silicided gate in NMOSFETs," *IEEE Electron Device Lett.*, vol. 28, pp. 482, Jun. 2007.
- [18] M. Zhang, W. Chen, S.-J. Ding, X. P. Wang, David W. Zhang, and L.-K. Wang, "Investigation of atomic-layer-deposited ruthenium nanocrystal growth on SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> films," *J. Vac. Sci. Technol. A*, vol. 25, no. 4, pp. 775, Jul/Aug 2007.
- [19] J. D. Chen, X. P. Wang, M. -F. Li, S. J. Lee, M. B. Yu, C. Shen, and Y.-C. Yeo, "NMOS Compatible Work Function of TaN Metal Gate with Erbium Oxide Doped HfO<sub>2</sub> Dielectric," *IEEE Electron Device Lett.*, vol. 28, pp. 862, Oct. 2007.

- [20] **X. P. Wang**, Andy Lim, H. Y. Yu, M.-F. Li, C. Ren, W. Y. Loh, C. X. Zhu, Albert Chin, A. D. Trigg, Y.-C. Yeo, S. Biesemans, G. Q. Lo, and D. L. Kwong, "Work Function Tunability of Refractory Metal Nitrides by Lanthanum or Aluminum Doping for Advanced CMOS Devices," *IEEE Transaction on Electron Devices*, vol. 54, pp. 2871, November 2007.
- [21] **X. P. Wang**, M.-F. Li, H. Y. Yu, J. J. Yang, C. Zhu, A. Y. Du, W. Y. Loh, S. Biesemans, P.M. Liu, Steven Hung, Albert Chin, G. Q. Lo, and Dim-Lee Kwong, "Widely Tunable Work Function TaN/Ru Stacking Layer on HfLaO Gate Dielectric," *IEEE Electron Device Lett.*, vol. 29, pp. 50, Jan. 2008.
- [22] G. Zhang, **X. P. Wang**, S. K. Samanta, F. J. Ma, B. J. Cho, and W. J. Yoo, "Novel ZrO<sub>2</sub> Charge Trapping Layer in the SONOS Type Flash Memory Applications," *IEEE Transaction on Electron Devices*, vol. 54, pp. 3317, December 2007.

## B) Conference and workshop publications

- [1] S. Chen, H.Y. Yu, **X. P. Wang**, M.-F. Li, Y.-C. Yeo, D. S. H. Chan, L. K. Bera, D.-L. Kwong, "Frequency dependent dynamic charge trapping in HfO<sub>2</sub> and threshold voltage instability in MOSFETs", *Proceedings of the International Reliability Physics Symposium(IRPS-2004)*, Phoenix, AZ, Apr. 25-29, 2004, pp. 601-602.
- [2] **(Invited)** M. F. Li, G. Chen, C. Shen, **X. P. Wang**, H. Y. Yu, Y.-C. Yeo, and D.-L. Kwong, "Dynamic Bias-Temperature Instability in Ultrathin SiO<sub>2</sub> and HfO<sub>2</sub> Metal-Oxide-Semiconductor Field Effect Transistors and Its Impact on Device Lifetime," *International Workshop on Dielectric Thin Films for Future ULSI Devices: Science and Technology*, Tokyo, May 26-28, 2004.
- [3] X. F. Yu, C. X. Zhu, **X. P. Wang**, M. F. Li, Albert Chin, A. Y. Du, W. D. Wang, and D. L. Kwong, "High mobility and excellent electrical stability of MOSFETs using a novel HfTaO gate dielectric," *IEEE Sym. VLSI Tech. 2004 (VLSI-2004)*, Honolulu, HI, Jun. 15-17, 2004, pp. 110-111.
- [4] J. F. Kang, R. Chi, H. Y. Yu, **X. P. Wang**, M.-F. Li, D. S. H. Chan, Y.-C. Yeo, Y. Y. Wang, and D.-L. Kwong, "A novel dual-metal gate integration process for sub-1 nm EOT HfO<sub>2</sub> CMOS devices," *2004 International Conference on Solid-State Devices and Materials (SSDM-2004)*, Tokyo, Japan, Sep. 15-17, 2004, pp. 198-199.
- [5] **(Invited)** M. F. Li, H. Y. Yu, Y. T. Hou, J. F. Kang, **X. P. Wang**, C. Shen, C. Ren, Y.-C. Yeo, C. X. Zhu, D. S. H. Chan, A. Chin, and D. L. Kwong, "Selected topics on HfO<sub>2</sub> gate dielectrics for future ULSI CMOS devices," *7<sup>th</sup> International Conference on Solid-State and Integrated-Circuit Technology (ICSICT-2004)*, Beijing, Oct. 18-21, 2004, pp. 366-371.
- [6] **(Invited)** J. F. Kang, H. Y. Yu, C. Ren, **X. P. Wang**, M. -F. Li, D. S. H. Chan, X. Y. Liu, R. Q. Han, Y. Y. Wang, and D. -L. Kwong, "Characteristics of Sub-1 nm

- CVD HfO<sub>2</sub> Gate Dielectrics with HfN Electrodes for Advanced CMOS Applications,” *7<sup>th</sup> International Conference on Solid-State and Integrated-Circuit Technology (ICSICT-2004)*, Beijing, China, Oct. 18 - 21, 2004.
- [7] C. Shen, M. F. Li, X. P. Wang, H. Y. Yu, Y. P. Feng, A. T.-L. Lim, Y.-C. Yeo, D. S. H. Chan, and D.-L. Kwong, "Negative U traps in HfO<sub>2</sub> gate dielectrics and frequency dependency of dynamic BTI in MOSFETs," *IEEE International Electron Device Meeting Technical Digest (IEDM-2004)*, San Francisco, CA, Dec. 13-15, 2004, pp. 733-736.
- [8] **(Invited)** M. F. Li, C. Zhu, Y. C. Yeo, H. Y. Yu, X. P. Wang, C. Shen, and D. L. Kwong, "Investigation of high-K/metal gate for future nano scale CMOSFETs," *International Conference on Materials for Advanced Technologies (ICMAT-2005)*, Singapore, July 15 – 17, 2005.
- [9] X. P. Wang, M.F. Li, Albert Chin, C. Zhu, Ren Chi, X.F. Yu, C. Shen, A.Y. Du, D.S.H. Chan, and Dim-Lee Kwong, "A New Gate Dielectric HfLaO with Metal Gate Work Function Tuning Capability and Superior NMOSFETs Performance," *2005 International Semiconductor Device Research Symposium (ISDRS-2005)*, Bethesda, Maryland, USA, December 7-9, 2005.
- [10] X. P. Wang, C. Shen, M.-F. Li, H. Y. Yu, Y. Sun, Y. P. Feng, A. Lim, W. S. Hwang, A. Chin, Y.-C. Yeo, P. Lo, and D.-L. Kwong, "Dual metal gates with band-edge work functions on novel HfLaO high-k gate dielectric," *IEEE Sym. VLSI Tech. 2006 (VLSI-2006)*, Honolulu, HI, Jun. 13-15, 2006, pp. 12-13.
- [11] A. E.-J. Lim, W.-S. Hwang, X.-P. Wang, D.-L. Kwong, and Y.-C. Yeo, "Work Function Modulation Using Thin Interdiffused Metal Layers for Dual Metal-Gate Technology," *2006 International Conference on Solid State Devices and Materials (SSDM-2006)*, Yokohama, Japan, Sep. 13-15, 2006.
- [12] X. P. Wang, M.-F. Li, H. Y. Yu, C. Ren, W. Y. Loh, C. X. Zhu, A. Chin, A. D. Trigg, Y.-C. Yeo, S. Biesemans, P. Lo, and D.-L. Kwong, "Work function tunability by incorporating lanthanum and aluminum into refractory metal nitrides and a feasible integration process," *8<sup>th</sup> International Conference on Solid-State and Integrated-Circuit Technology (ICSICT-2006)*, Shanghai, China, Oct. 23 - 26, 2006.
- [13] **(Invited)** Ming-Fu Li, X. P. Wang, H.Y. Yu, C.X. Zhu, Albert Chin, A.Y. Du, J. Shao, W. Lu, X.C. Shen, Patrick Lo, and D.L. Kwong, "A Novel High-*k* Gate Dielectric HfLaO for Next Generation CMOS Technology," *8<sup>th</sup> International Conference on Solid-State and Integrated-Circuit Technology (ICSICT-2006)*, Shanghai, China, Oct. 23 - 26, 2006.
- [14] C. H. Wu, B. F. Hung, Albert Chin, S. J. Wang, W. J. Chen, X. P. Wang, M.-F. Li, C. Zhu, Y. Jin, H. J. Tao, S. C. Chen, and M. S. Liang, "High Temperature Stable [Ir<sub>3</sub>Si-TaN]/HfLaON CMOS with Large Work-Function Difference," *IEEE International Electron Device Meeting Technical Digest (IEDM-2006)*, San Francisco, CA, Dec. 11-13, 2006.

- [15] (**Keynote speech**) M.-F. Li, C. X. Zhu, X. P. Wang, X. F. Yu, “Novel Hafnium-Based Compound Metal Oxide Gate Dielectrics for Advanced CMOS Technology,” *Extended Abstracts of the 12th Workshop on Gate Stack Technology and Physics*, Mishima, Japan, Feb. 2007.
- [16] W. S. Hwang, C. Shen, X. P. Wang, Daniel S. H. Chan, and B. J. Cho, “A Novel Hafnium Carbide (HfCx) Metal Gate Electrode for NMOS Device Application,” *IEEE Sym. VLSI Tech. 2007 (VLSI-2007)*, Kyoto, Japan, Jun. 12-16, 2007, 9A-2.
- [17] A. E.-J. Lim, R. T. P. Lee, X. P. Wang, W. S. Hwang, C.-H. Tung, D. M. Y. Lai, G. Samudra, D.-L. Kwong, and Y.-C. Yeo, "Band edge NMOS work function for nickel fully-silicided (FUSI) gate obtained by the insertion of novel Y-, Tb-, and Yb-based interlayers," *37th European Solid-State Device Research Conference (ESSDERC)*, Munich, Germany, Sep. 11-13, 2007.
- [18] X. P. Wang, J. J. Yang, H. Y. Yu, M.-F. Li, J. D. Chen, R. L. Xie, C. X. Zhu, A. Y. Du, P. C. Lim, Andy Lim, Y. Y. Mi, Doreen M. Y. Lai, W. Y. Loh, S. Biesemans, G. Q. Lo, and D.-L. Kwong, “Practical Solutions to Enhance EWF Tunability of Ni FUSI Gates on HfO<sub>2</sub>,” *2007 International Conference on Solid State Devices and Materials (SSDM-2007)*, Tsukuba, Japan, Sep. 18-21, 2007.
- [19] X. P. Wang, M.-F. Li, H. Y. Yu, J. J. Yang, C. X. Zhu, W. S. Hwang, W. Y. Loh, A. Y. Du, J. D. Chen, Albert Chin, S. Biesemans, G. Q. Lo, and D.-L. Kwong, “Highly Manufacturable CMOSFETs with Single High-*k* (HfLaO) and Dual Metal Gate Integration Process,” *2007 International Conference on Solid State Devices and Materials (SSDM-2007)*, Tsukuba, Japan, Sep. 18-21, 2007.

### C) Patents

- [1] X. P. Wang, M. F. Li, C. X. Zhu, W. Y. Loh, and D. L. Kwong, “CMOS Device with Lanthanide-Based Oxide/Metal Gate Stack and Fabrication of Such,” Filed by IME&NUS, Singapore.