## SCHOTTKY SOURCE/DRAIN TRANSISTOR INTEGRATED WITH HIGH-K AND METAL GATE FOR SUB-TENTH NM TECHNOLOGY

LI RUI

NATIONAL UNIVERSITY OF SINGAPORE

2008

### SCHOTTKY SOURCE/DRAIN TRANSISTOR INTEGRATED WITH HIGH-K AND METAL GATE FOR SUB-TENTH NM TECHNOLOGY

### LI RUI

(B. Sc., Univ. of Science and Technology of China, CHINA)

### A THESIS SUBMITTED FOR THE DEGREE OF DOCTOR OF PHILOSOPHY

### DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING

### NATIONAL UNIVERSITY OF SINGAPORE

2008

## ACKNOWLEDGMENTS

I wish to express my sincere appreciation to my supervisors Dr. Sung-Joo Lee (Department of Electrical and Computer Engineering) and Dr. Dong-Zhi Chi (Institute of Materials Research and Engineering) for their continuous encouragement, advice and support throughout this research project.

I would like to thank Dr. Shiyang Zhu from the Institute of Microelectronics for his helpful advice and guidance during the first year of my PhD study. My gratitude also goes to Dr. Minghui Hong and Dr. Wendong Song from the Laser Microprocessing Lab for their great help on laser annealing.

I gratefully acknowledge all of my lab fellows for their help on research, learning, and many other aspects during the past a few years: Fei Gao, Sung Jin Whang, Nan Wu, Qingchun Zhang, Xiongfei Yu, Chi Ren, Moon Sig Joo, Jinghao Chen, Sung Jung Kim, Yingqian Wang, Chen Shen, Jingde Chen, Xinpeng Wang, Yan Song, Rinus Tek-Po Lee, Kian Ming Tan, Wan Sik Hwang, Andy Eu-Jin Lim, Zerlinda Tan, Chia Ching Yeo, Debora Poon, Samanta Santanu Kumar, Eric Yeow-Hwee Teo, Jia Fu, Wei He, Hui Zang, Gang Zhang, Yi Tong, Jing Pu, Hoon-Jung Oh, Yu Fu Yong, Patrick Tang, Wai Linn O-Yan, Boon Tech Lau and many others from the Silicon Nano Device Lab; In particular, I wish to express my sincere thanks to Fei Gao, Sung Jin Whang, Rinus Tek-Po Lee, Kian Ming Tan, Wan Sik Hwang, Chen Shen, for their innumerable helpful discussion and constructive suggestions on device fabrications, characterizations as well as data analyses in this project. The financial support from the National University of Singapore is also gratefully acknowledged.

My special recognition goes to Jidong Huang for his help. He has always been with me during the most difficult moments in this journey.

Finally, I would like to thank my parents for their love, constant support and encouragement in all of my life.

# CONTENTS

ACKNOWLEDGMENTS	I
CONTENTS	
SUMMARY	V
List of Figures and Tables	VII
List of Symbols and Abbreviations	
Chapter 1	
Introduction	
1.1 Introduction to MOSFET	
1.2 High-k gate dielectrics and metal gate	
1.3 High mobility channel materials	
1.4 Schottky barrier source/drain MOSFET	10
1.4.1 Motivation	
1.4.2 Operation principles	
1.4.3 Literature review	
1.5 Thesis organization	
References	
Chapter 2	
Device fabrication and characterization	
2.1 Device fabrication process	30
2.1.1 Fabrication process for metal-germanide Schottky source/drain Ge	
MOSFETs integrated with TaN/Hf $O_2$ gate stack	30
2.1.2 Fabrication process for metal germanide/Ge Schottky diodes	
2.2 Device characterization	
2.2.1 Chemical and physical properties	
2.2.2 Electrical properties	
References:	
Chapter 3	
Metal germanide Schottky source/drain Ge channel p-MOSFETs integrated with	
TaN/HfO <sub>2</sub> gate stack	58
3.1 Ni- and Pt-germanides investigation for Ge channel p-SSDT application	
3.1.1 Experiment introduction	
3.1.2 Results and discussion	
3.2 Metal germanide Schottky source/drain Ge pMOSFETs integrated with	
TaN/HfO <sub>2</sub> gate stack	67
3.2.1 Experiment introduction	67
3.3 Process integration issues in Schottky source/drain Ge p-MOSFETs integra	ted
with TaN/HfO <sub>2</sub> gate stack	
3.2.1 Simulation of NiGe Schottky source/drain Ge p-MOSFET with diffe	rent
spacer thickness	
3.2.2 A robust, self-aligned Pt germanide process	
3.4 Conclusion	

References:	83
Chapter 4	87
Metal germanides with low electron barrier height for Ge n-MOSFET application	87
4.1 REM metal (Er, Yb) germanide/p-Ge (100) contacts and Er- germanide Scl	nottky
S/D Ge n-MOSFETs	
4.1.1 Introduction	88
4.1.2 Experiment	88
4.1.3 Results and discussion	
4.1.4 Conclusion	95
4.2 Ni-Ge barrier height modulation by Sb segregation	96
4.2.1 Introduction	
4.2.2 Experiment	97
4.2.3 Result and discussion	98
4.2.4 Conclusion	105
References:	106
Chapter 5	
Laser application in metal germanide formation as an alternative annealing method.	109
5.1 Introduction	109
5.2 Experiment	110
5.2.1 Laser annealed Pt-germanide/n-type Ge (100) Schottky contacts	110
5.2.2 Laser annealed Pt-germanide Schottky source/drain Ge p-MOSFET	
integrated with TaN/HfO <sub>2</sub> gate stack	110
5.3 Results and discussion	112
5.3.1 Electrical and material characterization of laser annealed Pt-germani	de/n-
type Ge (100) Schottky contacts	112
5.3.2 Electrical characterization of laser annealed Pt-germanide Schottky	S/D
Ge p-MOSFET	119
5.4 Conclusion	122
References:	123
Chapter 6	125
Conclusion	125
6.1 Conclusion	125
6.2 Suggestions for future work	128
References:	
Appendix I: List of Publications	131

## SUMMARY

As complementary metal-oxide semiconductor (CMOS) transistors scale beyond 45 nm technology node, several key innovations become more and more attractive in different aspects, including: high-k gate dielectric and metal gate to provide the possibility that equivalent oxide thickness scales to less than 1 nm, high mobility channel materials for increment of carrier saturation velocity, and Schottky barrier source/drain structure for shallow and sharp junction with low resistance. This project explores the feasibility of integration of germanide Schottky source/drain Ge channel MOSFET with high-k gate dielectric and metal gate for sub-tenth nm technology application.

The comprehensive knowledge on metal germanide properties is essential for the successful replacement of doped source/drain with metal germanide Schottky source/drain. Therefore systematic studies on Ni- and Pt- germanide for Ge p-MOSFET application have been carried out. Both the germanides offer promising merits: low effective hole barrier height, morphological stability, low resistance and abrupt junction with germanium. Ge p-MOSFETs with Ni- or Pt- germanide Schottky source/drain are also successfully fabricated on n-Ge-substrate with chemical vapor deposition (CVD)-HfO<sub>2</sub>/TaN gate stack. Improved junction forward and reverse current were obtained from Ni- and Pt- germanide source/drain junction compared to conventional B-doped  $p^+/n$  junction. In addition, the higher drive-on current and lower drive-off current were also obtained from Pt-germanide MOS field effect transistor (MOSFET) than conventional Ge-pMOSFET.

Exploration of metal germanide for Ge n-MOSFET application has been focused in two material groups: i) rare earth metal germanide, such as Er- and Yb- germanide, which has a low metal work function, and ii) NiGe with modified electron barrier height. By introducing an interfacial Sb layer, NiGe was found to show low resistivity and low electron barrier height simultaneously, which make NiGe with such modification a good ohmic contact material to  $n^+$  source/drain regions as well as a promising Schottky source/drain candidate for Ge n-MOSFETs.

Laser annealing was introduced as an alternative germanide source/drain formation technique to conventional rapid thermal annealing, providing the advantages of local selective heating of specific regions and reduced thermal budget. A smooth and uniform Pt-germanide film has been obtained through laser annealing, with effective hole barrier height as low as 0.12~0.14 eV. A Ge p-MOSFET with Pt-germanide Schottky source/drain formed by laser annealing was successfully demonstrated with well-behaved output and transfer characteristics.

# List of Figures and Tables

Figure 1.1 Figure 1.2	Technology and transistor feature size and transistor cost versus year (after [1.2]). Schematic illustration of a complementary MOSFET (CMOSFET).	2 3
Figure 1.3	Schematics of a CMOS inverter where $V_{dd}$ and $V_s$ serve as the source and drain	4
Figure 1.4	voltages, respectively. Sketch of a typical MOSFET structure on a bulk (B) substrate, in which L and W represent the channel length and width, respectively. When the channel is inverted with a voltage applied on the gate (G), carriers can flow from the source (S) to drain (D) forming the drive current of the MOSFET.	5
Figure 1.5	XTEM of a PtSi source/drain device with 27 nm channel length, 19 Å gate oxide, and $n^+$ poly gate (after [1.31]).	13
Figure 1.6	Band diagrams of (a) Schottky barrier PMOS device and (b) conventional impurity-doped source/drain MOS device.	14
Figure 2.1	A sketch of single mask ring-shaped MOSFET where G, S and D presenting gate, source and drain regions, respectively.	31
Figure 2.2	A typical fabrication process flow of a Schottky source/drain MOSFET in this project.	41
Figure 2.3	A typical fabrication process flow of a metal germanide/Ge Schottky diode in this project.	44
Figure 2.4	A schematic sketch of spectroscopic ellipsometer.	45
Figure 2.5	A typical collinear four-point probe set up.	47
Figure 2.6	Sample of irregular shape with four contacts at arbitrary places along the circumference.	48
Figure 2.7	Schottky barrier energy band diagram on an n-type substrate.	49
Figure 3.1	Schottky contact structure cross section view (a) as metal deposited (b) after RTA and germanide formation, and (c) top view of contacts.	60
Figure 3.2	XRD results of Ni- and Pt-germanides formed from (a) 30 nm Ni, (b) 10 nm Ni, (c) 30 nm Pt, and (d) 10 nm Pt on Ge and annealed at 300~500°C for one minute.	61
Figure 3.3	SEM images of Ni- and Pt-germanides formed by (a) 30 nm Ni at 500°C, (b) 30 nm Pt at 500°C, (c) 10 nm Ni at 450°C, (d) 10 nm Ni at 500°C, (e) 10 nm Pt at 450°C and (f) 10 nm Pt at 500°C.	62
Figure 3.4	Sheet resistance of Ni- and Pt-germanides formed from 10 and 30 nm Ni and Pt at 300~500°C, respectively.	63
Figure 3.5	HRTEM pictures of (a) NiGe and (b) PtGe <sub>2</sub> formed at 400°C.	64
Figure 3.6	Richardson plots of forward current of (a) NiGe/n-Ge (100) and (b) PtGe <sub>2</sub> /n-Ge (100) contacts with inset temperature dependent $I - V$ curves.	65
Figure 3.7	HRTEM image of the TaN/HfO <sub>2</sub> /n-Ge (100) gate stack of a fully processed Schottky source/drain Ge p-MOSFET.	68
Figure 3.8	(a) capacitance-voltage and (b) current-voltage characteristics of TaN/HfO <sub>2</sub> /n-Ge (100) gate stack.	69
Figure 3.9	Forward and reverse current at junctions of Ni- & Pt-germanide source/drain and B-doped $p^+/n$ junction.	69
Figure 3.10	Output characteristics of (a) NiGe and (b) PtGe <sub>2</sub> Schottky source/drain Ge p-MOSFETs; and transfer characteristics of (c) NiGe and (d) PtGe <sub>2</sub> Schottky source/drain Ge p-MOSFETs.	73
Figure 3.11	Simulated output characteristics ( $I_d - V_d$ ) of NiGe Schottky p-MOSFETs with	75
Figure 3.12	gate length of (a) 8 $\mu$ m and (b) 50 nm for different spacer thickness. XPS data of (A) Ge 2p3/2 and (B) N 1s spectra for Pt/Ge substrate with RTA at	77

Figure 3.13	400°C for 1 minute [curve (a)], and the substrate with RTA and nitridation without [curve (b)] or with [curve (c)] substrate bias. Figure 3.13 Surface morphology (by SEM) of Pt/Ge substrates with RTA and (a) one min nitridation without bias, (b) one min nitridation with bias, (c) one min nitridation without bias and wet etch for one min, and (d) one min nitridation with bias and wet etch for 5 minutes.	80
Figure 4.1	XRD results of (a) Er germanide formed by 50nm W/30 nm Er/p-Ge (100) after RTA at 300°C, 400°C and 500°C, respectively, and (b) Er germanide in (a) after W removal by RIE.	91
Figure 4.2	Sheet resistance of 30 nm Er/p-Ge (100) after annealing at temperature from 250°C to 500°C.	92
Figure 4.3	Current-voltage ( $I - V$ ) characteristics at room temperature for (a) 50 nm W/ 30 nm Er/p-Ge (100) and (b) 50 nm W/ 30 nm Yb/p-Ge (100) contacts after anneal at 350°C and 400°C, respectively.	93
Figure 4.4	(a) output characteristics and (b) transfer characteristics of Er germanide Schottky source/drain Ge n-MOSFET.	95
Figure 4.5	Process flow for fabricating low Schottky barrier height diodes using Sb segregation and device final structure after fabrication.	99
Figure 4.6	XRD profiles of 30 nm Ni/n-Ge (100) and 30 nm Ni/15 nm Sb/n-Ge (100) after RTA at 300°C and 400°C, respectively.	100
Figure 4.7	SIMS depth profile of Ni, Ge and Sb for the device with 30 nm Ni and 15 nm Sb interlayer annealed at (a) 300°C and (b) 400°C, respectively.	102
Figure 4.8	Current-voltage $(I - V)$ characteristics at room temperature for NiGe/n-Ge (100) diodes with and without Sb interlayer annealed at (a) 300°C and (b) 400°C,	104
	respectively, and (c) rectification ratio $R_c (I_f / I_r)$ as a function of Sb interlayer	
Figure 4.9	thickness ( $T_{sb}$ ). Electrical resistivity of Ni/n-Ge (100) as a function of Sb interlayer thickness after annealing at 400°C.	105
Figure 5.1	A schematic sketch of the laser annealing experimental setup and transistor structure.	112
Figure 5.2	SEM images of Pt/Ge by laser annealing at (a) $0.10 \text{ J/cm}^2$ for 1pulse, (b) $0.18 \text{ J/cm}^2$ for 1pulse, (c) $0.18 \text{ J/cm}^2$ for 10 pulses, (d) $0.20 \text{ J/cm}^2$ for 1pulse, (e) $0.22 \text{ J/cm}^2$ for 1pulse and by RTA at (f) 400°C.	114
Figure 5.3	XRD results of Pt germanide formed by laser annealing at a laser fluence of (a) $0.10 \sim 0.22$ J/cm <sup>2</sup> for 1 pulse, (b) $0.10 \sim 0.18$ J/cm <sup>2</sup> for 10 pulses, and (c) $0.12$ J/cm <sup>2</sup> for 10 pulses, $0.14$ J/cm <sup>2</sup> for 10 pulses, $0.16$ J/cm <sup>2</sup> for 5 pulses and $0.20$ J/cm <sup>2</sup> for 1 pulse, respectively.	116
Figure 5.4	(a) TEM and (b) high resolution TEM pictures of Pt germanide formed by laser annealing at $0.14 \text{ J/cm}^2$ for 5 pulses.	117
Figure 5.5	Ideality factor $n$ value of Pt germanide/ n-type Ge (100) contacts annealed at laser fluence from 0.10 to 0.16 J/cm <sup>2</sup> with different pulse number, as well as as- deposited Pt/n-type Ge (100) contact.	119
Figure 5.6	Capacitance-voltage ( $C-V$ ) and current-voltage ( $I-V$ ) characteristics of TaN/HfO <sub>2</sub> /Ge gate stack of Ge p-MOSFET with laser annealing Pt germanide Schottky source/drain.	121
Figure 5.7	Output (a) and transfer (b) characteristics of Ge p-MOSFET with laser annealing Pt germanide Schottky source/drain.	122

Table 1.1	Near-term high-performance logic technology requirements in ITRS 2005 [1.7]	8
Table 1.2	Properties of common semiconductor materials (Si, Ge, GaAs, InAs, and InSb).	9

 $\mu_{electron}$  and  $\mu_{hole}$  represent electron mobility and hole mobility respectively.

- Table 1.3
   Introduction of roadmap challenges addressed by Schottky barrier MOSFET 11 (SBMOS). Most of the categories have multiple line items in the detailed roadmap tables. The box color for a given year and category above reflects the worst case, considering all of the roadmap line items within each category. (red) = manufacturable solution not known; (yellow) = manufacturable solutions are known; = manufacturable solutions exist and being optimized (after [1.24]).
- Table 1.4Table 1.4 Summary of sub-250-nm-gate length Schottky barrier NMOS and<br/>PMOS literature. The column labeled "Technology" has a comma-separated list<br/>for each row with the format "Type, device structure, source/drain silicide type,<br/>source/drain engineering type". (N=NMOS, P=PMOS; B= bulk, S= SOI, F=<br/>FinFET; 1= standard, 2= interfacial layer) [1.23].
- Table 1.5 Table 1.5 Summary of barrier heights of various metal germanide/Ge contacts and 20 pure metal/Ge contacts in the literature.  $\phi_m$  is the metal work function,  $\phi_{be}$  is barrier height for electron,  $\phi_{bh}$  is barrier height for hole, and S is slope parameter.
- Table 2.1 A comparison between Schottky barrier height measurements by I V and 52 I T methods.
- Table 3.1
   Summary of Rs values for samples with different treatments before and after
   81

   diluted aqua regia etching.
   81
- Table 4.1 Ideality factor (*n*),  $\phi_{bh}$  and  $\phi_{be}$  for Er-Ge/p-Ge (100) and Yb-Ge/p-Ge (100) 94 contacts after RTA at 350°C and 400°C, respectively.
- Table 5.1Calculated effective electron barrier height of Pt germanide/n-type Ge (100)118contacts annealed at different laser fluence and pulse numbers.

# List of Symbols and Abbreviations

A	Area of the capacitor
$A^{*}$	Richardson's constant
Å	Angstrom
CET	capacitive equivalent thickness
CMOS	Complementary metal-oxide-semiconductor
C <sub>inv</sub>	Gate to channel capacitance under inversion per unit area
DHF	Diluted HF solution
$D_s$	Density of interface states
$\sigma$	Thickness of interfacial layer
$\boldsymbol{\mathcal{E}}_{0}$	Permittivity of the vacuum ( $8.85 \times 10^{-3} fF / \mu m$ )
$E_{C}$	Conduction band edge of semiconductor
$E_{_V}$	Valence band edge of semiconductor
$E_{F}$	Fermi level of semiconductor
EOT	Equivalent oxide thickness
ER	Etching rate
$\phi_{b}$	Barrier height of the metal/Ge contacts
$\phi_{_m}$	metal work function
$\pmb{\phi}_{bh}$	Hole barrier height from metal to semiconductor
$\pmb{\phi}_{be}$	Electron barrier height from metal to semiconductor
HRTEM	High resolution TEM
IC	Integrated circuit
ICP	Inductively coupled plasma
ITRS	International Technology Roadmap for Semiconductors
Ι	Current
$I_d^n$	Drive current of nMOSFETs
$I_d^p$	Drive current of pMOSFETs

$I_d$	Drive current of MOSFETs
$I_{d,sat}$	MOSFET saturation current
$I_{f}$	Diode forward current
$I_{o\!f\!f}$	MOSFET off-state current
$I_{on}$	MOSFET on-state current
$I_s$	Diode saturation current
$I_r$	Diode reverse current
Κ	Boltzmann constant
k	Relative permittivity (dielectric constant) of dielectric
$k_{{\scriptscriptstyle high-k}}$	Relative permittivity of the high-k gate dielectric
L	Length of transistor channel
LPCVD	Low-pressure chemical vapor deposition
MIGS	Metal-induced gap states
MOSFET	Metal-oxide-semiconductor field effect transistor
MOCVD	Metal-organic chemical vapor deposition
n	Ideality factor
μ	Channel carrier mobility
$\mu_{\scriptscriptstyle electron}$	Mobility of electron
$\mu_{\scriptscriptstyle hole}$	Mobility of hole
ρ	Resistivity of material
PC	Photocurrent
PDA	Post deposition anneal
PECVD	Plasma Enhanced Chemical Vapor Deposition
PR	Photo-resist
PVD	Physical vapor deposition
q	Electronic charge
QMCV	Quantum-Mechanical CV simulator
$R_s$	Sheet resistance,
REM	rear earth metal
RIE	Reactive Ion Etch

RTA	Rapid thermal annealing
RTO	Rapid thermal oxidation
RTP	Rapid thermal process
S	Slope parameter of $\phi_b$ as function of $\phi_m$
SEM	Scanning Electron Microscopy
SIA	Semiconductor Industry Association
SIMS	Secondary ion mass spectrometry
SSDT	Schottky Source and Drain Transistor
S/D	Source/drain
GOI	Ge-On-Insulator
Т	Temperature
TEM	Transmission Electron Microscopy
$t_{high-k}$	Physical thickness of the high-k gate dielectric
t <sub>inv</sub>	CET of the gate dielectric
$t_{poly}$	CET contribution from poly depletion effect from the poly-Si gate
t <sub>QM</sub>	CET contribution from quantum mechanical effect from the channel.
$t_{ox}$	EOT of the gate dielectric
$ar{ au}$	Average switching response time of the IC
V	Voltage
$V_{d}$	Drain voltage
$V_{f}$	Forward voltage bias to diode
$V_{g}$	Voltage applied to the transistor gate
$V_{_{th}}$	Threshold voltage of transistor
$V_r$	Reverse voltage bias to diode
$V_{\scriptscriptstyle FB}$	Flatband voltage
W	Width of the transistor channel
XPS	X-ray photoelectron spectroscopy
XRD	X-Ray Diffraction

# Chapter 1 Introduction

As the beginning of this thesis, in this chapter I will start with a brief introduction to metal-oxide-semiconductor field effect transistor (MOSFET) and its scaling trend. The challenges associated with MOSFET scaling down will be discussed. Subsequently, to overcome the challenges, high-k gate dielectric, metal gate and Schottky source/drain structure will be introduced respectively. Finally the objectives to be achieved in this project and organization of this thesis will be given.

### **1.1 Introduction to MOSFET**

Since the invention of the integrated circuit (IC) some forty years ago, engineers and researchers around the world have been continuously working on realization of better circuit performance with a smaller chip size and lower manufacturing cost. Actually, the semiconductor industry has been very successful in providing continuous achievements on system performance improvement year after year. In 1992, the Semiconductor Industry Association (SIA) published the international technology roadmap for semiconductors (ITRS) which basically affirms the development to follow closely with Moore's law [1.1], i.e. the number of transistors per unit area on IC doubles approximately every 18 months. It was also pointed out by Moore that reduction of cost per function is the driving force behind the exponential increase in transistor density. This exponential reduction in cost per function, which driving improvement of microprocessor performance and growth of the information technology and semiconductor industry, however, leads to the shrinking of the transistor feature size approaching its fundamental limits in the traditional silicon-based IC technology today. The dramatic decrease in transistor feature size and cost per transistor during the last three decades are shown in Fig 1.1.




Figure 1.1 Technology and transistor feature size and transistor cost versus year (after [1.2]).




Figure 1.2 Schematic illustration of a complementary MOSFET (CMOSFET).

Among various semiconductor devices, the most important device used in modern circuits is the MOSFET. A schematic illustration of a complementary metal-oxide-semiconductor (CMOS) consists of an n-MOSFET and a p-MOSFET is shown in Fig. 1.2.

One of the most important parameter to evaluate the performance of an IC is the dynamic response (i.e. charging and discharging) of load capacitance, associated with a specific circuit element and the supply voltage provide to the element at a representative (clock) frequency. A common element employed to examine such switching time effects is a CMOS inverter where the input signal is attached to the gates and the output signal is connected to both an NMOS and a PMOS transistor as shown in Fig. 1.3. The switching time is limited by both the fall time required to discharge the load capacitance by the NMOS drive current and the rise time required to charge the load capacitance by the PMOS drive current. The average switching response time ( $\bar{\tau}$ ) of an inverter is given by [1.3]

$$\bar{\tau} \propto \frac{1}{I_d^n + I_d^p} \tag{1.1}$$

where  $I_d^n$  and  $I_d^p$  are the drive current of n- and p-MOSFETs, respectively. The performance of an IC then can be characterized through this switching response time. It is easily seen that to achieve a decrease in  $\overline{\tau}$  (higher switching speed, better IC performance), increase in the drive current  $I_d$  of the n- and p-MOSFETs is required. Therefore, the improvement of IC performance can be taken as linked to the enhancement of drive current  $I_d$  associated with the MOSFETs.




Figure 1.3 Schematics of a CMOS inverter where  $V_s$  and  $V_{dd}$  serve as the source and drain voltages, respectively.




Figure 1.4 Sketch of a typical MOSFET structure on a bulk (B) substrate, in which L and W represent the channel length and width, respectively. When the channel is inverted with a voltage applied on the gate (G), carriers can flow from the source (S) to drain (D) forming the drive current of the MOSFET.

Figure 1.4 shows a sketch of a typical MOSFET structure on a bulk substrate. When a voltage is applied on the gate to invert the channel and a potential drops between source and drain, carriers flow from the source to drain and form the drive current of the transistor. The saturation drive current  $I_{d sat}$  is given by [1.4]

$$I_{d,sat} = \frac{W}{L} \mu C_{inv} \frac{(V_g - V_{th})^2}{2}$$
(1.2)

where

- *W*: the width of the transistor channel
- L: the length of transistor channel
- $\mu$ : the channel carrier mobility
- $C_{inv}$ : the capacitance density associated with the gate dielectric when the underlying channel is in the inverted state
- $V_{g}$ : the voltage applied to the transistor gate

 $V_{th}$ : the threshold voltage of transistor.

According to Eq. (1.2), to achieve an increase of drive current  $I_{d,sat}$  for a given power supply voltage can be taken as to modify the values of the parameters in the right side of the equation. However, increase of the term  $(V_g - V_{th})$  is limited in range due to reliability considerations and room temperature operation constraints. Increase of the channel width W is contrary to the scaling of device dimension. The channel length L has been continually reduced and is approaching its fundamental limits today. Therefore, the remaining approaches to enhance the drive current  $I_{d,sat}$  and eventually improve MOSFET performance are increases of either the gate dielectric capacitance density  $C_{inv}$ or the channel carrier mobility  $\mu$ , or both of them.

### **1.2** High-k gate dielectrics and metal gate

The MOS gate structure in a transistor (see Fig. 1.4) can be simplified as a parallel plate capacitor. The gate capacitance  $C_{inv}$  can be given by [1.5]

$$C_{inv} = \frac{k \cdot \mathcal{E}_0 \cdot A}{t_{inv}}$$
(1.3)

where

- k: the relative permittivity (i.e. dielectric constant) of dielectric ( $\kappa = 3.9$  for SiO<sub>2</sub>)
- $\varepsilon_0$ : the permittivity of free space (8.85×10<sup>-3</sup> *fF* /  $\mu m$ )
- *A* : the area of the capacitor

 $t_{inv}$ : the capacitive equivalent thickness (CET) of the gate dielectric.

With a traditional ploy-Si gate,  $t_{inv}$  consists of the following three CET components:

$$t_{inv} = t_{poly} + t_{ox} + t_{QM} \tag{1.4}$$

where

- $t_{poly}$ : contribution from poly depletion effect from the poly-Si gate
- $t_{OM}$ : contribution from quantum mechanical effect from the carriers channel.
- $t_{ox}$ : the main part of  $t_{inv}$  attributes to the gate dielectric, also known as equivalent oxide thickness (EOT).

Therefore, an increase of  $C_{inv}$  requires the decrease in  $t_{inv}$ . Among the three CET components of  $t_{inv}$ ,  $t_{QM}$  is attributed to intrinsic mechanism which cannot be eliminated;  $t_{poly}$  comes from the poly-Si gate, thus can be eliminated by replacing poly-Si gate with metal gate. One of the most widely studied metal gate materials, Tantalum Nitride (TaN), was used as metal gate in this project. The down scaling of  $t_{ox}$ , the main component of  $t_{inv}$ , has been continuous during the past several decades with the thinning of the physical thickness of SiO<sub>2</sub> gate dielectric. However, it is known that a minimum thickness of 7 Å for SiO<sub>2</sub> is required to maintain its bulk properties, such as its band gap. Furthermore, when gate leakage current is taken into consideration, the practical limit for SiO<sub>2</sub> thickness scaling becomes 10-12 Å [1.6], which makes industry face a great challenge on high performance device scaling after 2007 as shown in Table 1.1.

Year of Production	2006	2007	2008	2009	2010	2011	2012	
DRAM 1/2 Pitch (nm) (contacted)	70	65	57	50	45	40	36	
MPU/ASIC Metal1 1/2 Pitch (nm) (contacted)	78	68	59	52	45	40	36	
MPU Physical Gate Length (nm)	28	25	23	20	18	16	14	
EOT for extended planar bulk (Å)	11	11	9	7.5	6.5	5	5	
Effective NMOS $I_{d,sat}(\mu A/\mu m)$ (extended planar bulk) ( $I_{d,sat}$ of PMOS is ~ 40-50%)	1130	1200	1570	1810	2050	2490	2300	
Mobility Enhancement Factor for $I_{d,sat}$ (extended planar bulk)	1.10	1.10	1.12	1.11				
Manufacturable solutions exist, and are being optimized								

Table 1.1. Near-term high-performance logic technology requirements in ITRS 2005 [1.7].

Manufacturable solutions are known

Manufacturable solutions are NOT known

Fortunately, the application of high-k gate dielectrics in recent decade allows people to use physically thicker dielectric film therefore reduce the gate direct tunneling current while maintains the same EOT of a thin SiO<sub>2</sub> gate dielectric. The physical thickness of an alternative high-k dielectric to achieve the equivalent capacitance density with  $t_{ax}$  of a SiO<sub>2</sub> can be obtained from the expression

$$t_{high-k} = \frac{t_{ox}(EOT)}{3.9} \cdot k_{high-k}$$
(1.5)

where

contribution from quantum mechanical effect from the carriers channel.  $t_{QM}$ :

 $t_{high-k}$ : the physical thickness of the high-k gate dielectric

 $k_{high-k}$ : the relative permittivity of the high-k gate dielectric

In the past few years, a number of studies has been carried out on high-k metal oxides and several promising high-k gate dielectric candidates have been identified, such as  $La_2O_3$ ,  $HfO_2$  and Hf-based pseudo-binary alloys (HfSiO, HfSiON, HfTaO, and HfLaO). In this project,  $HfO_2$  was used as gate dielectric for its higher k value, relatively simple formation techniques and good interface with Ge after substrate passivation.

### **1.3** High mobility channel materials

As stated in Section 1.1, another way to enhance the drive current  $I_{d,sat}$  and eventually improve MOSFET performance is to increases the channel carrier mobility  $\mu$ . Novel channel materials such as germanium and III-V semiconductors provide potential solution for mobility enhancement by replacing conventional silicon channel. Table 1.2 lists the properties of common semiconductor materials.

	Si	Ge	GaAs	InAs	InSb
$\mu_{electron} ({ m cm}^2/{ m Vs})$	1400	3900	8000	33000	77000
$\mu_{hole}$ (cm <sup>2</sup> /Vs)	470	1600	340	460	1000
Bandgap (eV)	1.12	0.66	1.42	0.36	0.17
Melting point (K)	1685	1231	1510	1215	798

Table 1.2 Properties of common semiconductor materials (Si, Ge, GaAs, InAs, and InSb).  $\mu_{electron}$  and  $\mu_{hole}$  represent electron mobility and hole mobility respectively.

From Table 1.2, it is noted that germanium is the only material that offers mobility enhancement for both electron and hole with appropriate bandgap and melting points compared to other semiconductor materials, making it an attractive channel material for both NMOS and PMOS devices application. However, although the first MOSFET and IC were fabricated on Ge half century ago [1.8], the poor properties of germanium oxides and lack of good quality gate dielectric greatly hindered the development of Ge MOS device. Until recent years, Ge MOS devices with various high-k gate dielectrics were reported with the progress in high-k deposition and surface passivation techniques [1.9]-[1.12]. Ge pMOSFET with an EOT of 6-10 Å has also been demonstrated [1.13].

### 1.4 Schottky barrier source/drain MOSFET

### 1.4.1 Motivation

The idea of completely replacing doped source/drain with metal was first proposed by Nishi in 1966 in a Japanese patent which was issued four years later [1.14]. The first paper on the topic, however, was published in 1968 by Lepselter and Sze [1.15], focusing on a PMOS bulk device employing PtSi for the source/drain regions. Although a variety of Schottky barrier MOS devices were studied in the 1980s [1.16]-[1.20], the poor performance due to device architecture and process technology issues, hindered the progress of Schottky barrier MOSFET until the advantages of Schottky barrier MOSFET for device scaling were realized by Tucker [1.21] and Snyder [1.22] in 1994. In recent years, Schottky barrier MOSFET have received tremendous attention due to its numerous

benefits in making CMOS technology scalable to sub-10-nm gate length dimensions

[1.23], which will be briefly introduced as following.

Table 1.3 Introduction of roadmap challenges addressed by Schottky barrier MOSFET (SBMOS). Most of the categories have multiple line items in the detailed roadmap tables. The box color for a given year and category above reflects the worst case, considering all of the roadmap line items within each category. (red) = manufacturable solution not known; (yellow) = manufacturable solutions are known; = manufacturable solutions exist and being optimized (after [1.24]).

Roadmap Challenge	Roadmap	2005	2007	2010	SBMOS
Technology Node (nm) [DRAM ½ Pitch ]		80	65	45	
MPU Physical Gate Length (nm) [High-performance logic]		32	25	18	Help
Gate dielectric requirements	Front End				Help
Source-drain shallow implant requirements	Front End				Solve
Source-drain junction resistivity requirements	Front End				Solve
Source-drain lateral abruptness requirements	Front End				Solve
Gate requirements (e.g. metal gates)	Front End				Help
Channel doping requirements	Front End				Help
Sub-threshold leakage current requirements (High performance and Low operating power)	Process Integration				Help
Mobility/Transconductance requirements and technologies (e.g. strained silicon)	Process Integration				Help
MOS RF Device requirements (e.g. fT)	Proc. Int.				Help
Soft error rates	Design				Help

Figure 1.5 shows an XTEM (cross-sectional transmission electron microscope) image of a 27 nm channel length PtSi source/drain device with 19 Å gate oxide. It is obvious that in a Schottky barrier MOSFET, the metallic source/drain replace doped source/drain and form a Schottky barrier with the semiconductor substrate and channel region. Table 1.3 summarized the impact of Schottky barrier MOSFET in a variety of general ITRS roadmap categories, including "Process Integration, Devices and Structures", "Front End Processes" and "Design.". ITRS roadmap indicates predicts that there is no known solution to meet the requirements for the source/drain parasitic

resistance, shallow implant and lateral abruptness within the next two years. By replacing doped source/drain with metal silicide source/drain, challenge for the source/drain resistance can be easily solved since the metal silicide has low sheet resistance and the contact resistance is very low in metal-to-metal contacts. Without the difficulties in achieving shallow implant, the junction depth in metal silicide source/drain can be easily controlled from metal-Si reaction with atomically sharp interface (see Fig. 1.5). Since Schottky barrier source/drains require no impurity doping, the carrier concentration is no longer limited by the dopant solid solubility in the substrate material, which has been a bottleneck for some high mobility substrate material such as germanium and GaAs. On the other hand, the implantless Schottky barrier MOSFET process also eliminates the high-temperature 1000° C spike or flash anneals to activate the source/drain dopants. Instead, the formation temperature of metallic source/drain is usually less than 600° C, which enables the integration of other new critical materials into CMOS process flows, such as high-k gate dielectrics, metal gate, strained silicon and germanium. The properties of these new materials tend to degrade upon high-temperature anneal in doped source/drain technology, but are more stable when the process thermal budget is less than 600° C [1.25]-[1.30]. With the elimination of implantation, the manufacturing process becomes simpler and cost is also reduced especially for short channel devices.




Figure 1.5 XTEM of a PtSi source/drain device with 27 nm channel length, 19 Å gate oxide, and  $n^+$  poly gate (after [1.31]).

Another advantage of Schottky barrier MOS device is the latchup immunity. In the1980s, Sugino and Swirhun first realized that Schottky barrier MOSFET can naturally eliminate parasitic bipolar gain [1.19] [1.32]-[1.34], due to the reduction in theoretical emitter efficiency at the source by eight orders of magnitude from 10<sup>4</sup> for a conventional MOS device to 10<sup>-4</sup> for a Schottky barrier MOS device. Therefore a Schottky barrier MOS device is inherently radiation tolerant. Consequently, circuits manufactured with Schottky barrier MOSFET technology will benefit from unconditional latchup immunity and substantially reduced soft error rates, thereby improving field level product reliability for both memory and logic applications, especially as device dimensions scale into the sub-50 nm regime [1.35].

### **1.4.2** Operation principles

The operation principles are fundamentally different between Schottky barrier source/drain MOSFET and doped source/drain MOSFET although technically these two kinds of devices have many similarities in the fabrication process. The main difference is the nature of the junction between the source/drain regions to the semiconductor substrate: the junction is a metal/semiconductor Schottky diode in Schottky barrier MOSFET, while it is a PN junction in doped source/drain MOSFET.




Figure 1.6 Band diagrams of (a) Schottky barrier PMOS device and (b) conventional impurity-doped source/drain MOS device.

Band diagrams of germanide Schottky barrier source/drain p-MOSFET and conventional impurity-doped source/drain Ge p-MOSFET are shown in Figure 1.6. In the Schottky barrier PMOS device in Fig. 1.6 (a), the Fermi level of the source and drain germanide are attached to the Ge band gap close to the valence band in the "off" and "on" state respectively. The band diagrams for Schottky barrier PMOS and conventional MOS are quite similar except at the source and drain region, where the metal germanide Fermi level is replaced by the germanium bands in conventional PMOS, and the Schottky barrier PMOS bands have a built in Schottky barrier at the source and drain interface with the channel. In the off-state, the built-in Schottky barrier and substrate doping combine to limit electron and hole thermal emission into the channel. Compared to a Schottky barrier MOS device, a conventional MOS device requires a much higher channel doping concentration to achieve the same effective barrier to thermal emission in the off-state. Therefore to achieve a given off-state leakage current, channel doping in Schottky barrier MOSFET can be reduced compared to conventional MOS. As the gate voltage become more negative and the Schottky barrier MOS device is turned on, a gate induce electric field renders the source barrier virtually transparent and carriers are injected into the channel region. The net field emission current through the source Schottky barrier is exponentially sensitive to the electric field intensity at the source.

The band diagrams for a Schottky barrier NMOS device are the mirror image of those of PMOS as shown in Fig. 1.6. Similar discussion on device operation principles can also be applied.

### 1.4.3 Literature review

During the past ten years, the development of Schottky barrier MOSFET technology has advanced significantly in the aspects of device architectures, Schottky barrier height engineering and integration of new silicide materials such as  $ErSi_x$  and  $YbSi_x$  into device-fabrication process flows [1.36]-[1.38]. Table 1.4 summarized the

Schottky barrier NMOS and PMOS in the literature with gate length less than 250 nm. As one can see, high-performance Schottky barrier NMOS using thin dopant-segregation junctions and PMOS with a PtSi source/drain have been demonstrated. However, the oncurrent of these devices does not yet meet the ITRS requirements. Naturally, integration of Schottky barrier source/drain with other unconventional approaches (see Eq. 1.2) needs to be considered for further enhancement of the device on-current.

Among these unconventional approaches, Schottky barrier MOSFET fabricated on high mobility channel materials has received more and more attentions since past a few years. Germanium is one of the most promising channel materials as it offers mobility enhancement for both electron and hole with appropriate bandgap and melting points as shown previously. However, on the road to Schottky source/drain transistors, the metal Fermi level pinning is always a big challenge in work function and Schottky barrier tuning, especially at metal/germanium interface. This is the reason why low Schottky barrier is difficult to achieve, and extremely low work function metals such as Yb, Er have to be used for NMOS. A simulation work shows that for typical Schottky source and drain transistor, it is the carrier tunneling through the metal-semiconductor barrier height that limits the on-current. Thus only a negative metal-semiconductor barrier height could deliver the on-current of a ballistic MOSFET [1.40]. However, this simulation ignored the Schottky barrier lowering, phonon- and defect-assisted tunneling, band structure effects, etc, which could increase the transmission of the barrier. Recently, simulation studies suggest a finite positive barrier of 0.06-0.1 eV is needed for Schottky barrier PMOS and NMOS to make Schottky barrier CMOS technology speed performance competitive with doped source/drain technology [1.41] [1.42].

Table 1.4 Summary of sub-250-nm-gate length Schottky barrier NMOS and PMOS literature. The column labeled "Technology" has a comma-separated list for each row with the format "Type, device structure, source/drain silicide type, source/drain engineering type". (N=NMOS, P=PMOS; B= bulk, S= SOI, F= FinFET; 1= standard, 2= interfacial layer) [1.23].

#	Year	Technology	Lg [nm]	Gate type	EOT [Å]	V <sub>ds</sub> [V]	V <sub>gs</sub> [V]	<i>I</i> on [μΑ/μm]	<i>I<sub>off</sub></i> [nA/μm]	$I_{on}/I_{off}$	Swing [mV/dec]	gm [mS/mm]
1	1999	N,B,ErSi,1	35	Au/Cr	35	2.0	2.0	45	7500	6	-	20
2	2004	N,B,CoSi,1	65	-	60	1.5	3.0	350	2000	175	320	-
3	1999	N,S,ErSi,1	25	Au/Cr	35	2.0	2.0	75	3.75x10 <sup>4</sup>	2	-	9.5
4	2000	N,S,ErSi,1	15	N <sup>+</sup>	40	1.5	1.2	190	19	104	150	-
5	2004	N,S,ErSi,1	50	N <sup>+</sup>	50	1.0	3.0	120	10	1.2x10 <sup>4</sup>	-	-
6	2004	N,S,ErSi,1	25	Au/Cr	35	1.5	2.0	11	2000	6	-	-
7	2004	N,S,CoSi,1	65		60	1.5	3.0	25	70	357	1500	
8	2005	N,S,CoSi,2	50	-	25	2.0	2.0	1670	100	$1.7 x 10^4$	-	-
9	1997	P,B,TiGeSi,1	250	Al	70	-2.0	-2.0	350		-	70	210
10	1997	P,B,PtGeSi,1	250	Si/Al	70	-2.0	-2.0	250		-	78	145
11	1999	P,B,PtSi,1	27	P <sup>+</sup>	19	-1.2	-1.2	350	1.0x10 <sup>4</sup>	35	-	-
12	1999	P,B,PtSi,1	40	P+	19	-1.2	-1.2	350	1.5x10 <sup>4</sup>	23	-	-
13	2002	P,B,PtGeSi,1	50	N <sup>+</sup>	20	-1.5	-1.5	339	1.0x10 <sup>4</sup>	34	-	285
14	2004	P,B,PtSi,1	25	$N^+$	20	-1.1	-2.6	314	168	1869	117	500
15	2005	P,B,PtSi,1	25	$N^+$	18	-1.1	-1.8	460	168	2700	117	500
16	2005	P,B,PtSi,1	25	N <sup>+</sup>	18	-1.1	-1.8	629	6149	102	-	558
17	2005	P,B,PtSi,1	60	$N^+$	18	-1.2	-1.7	311	12	2.6x10 <sup>4</sup>	96	400
-18	2005	P,B,PtSi,1	80	$N^+$	18	-1.4	-1.7	300	6	5.0x10 <sup>4</sup>	91	417
-19	2004	P,F,NiSi,2	25	$P^+$	40	-1.0	-2.0	250	2.5x10 <sup>-4</sup>	1.0x10 <sup>9</sup>	83	-
20	1999	P,S,PtSi,1	35	Au/Cr	35	-1.2	-1.2	70	167	420	-	216
21	1999	P,S,PtSi,1	56	Au/Cr	35	-1.2	-1.2	60	20	3000	-	220
22	2000	P,S,PtSi,1	38	Au/Cr	35	-1.5	-1.5	168	457	368	-	175
23	2000	P,S,PtSi,1	25	Au/Cr	35	-1.5	-1.5	293	8879	33	-	431
24	2000	P,S,PtSi,1	20	N <sup>+</sup>	40	-1.5	-1.2	270	1	5.0 x10 <sup>4</sup>	100	-
25	2004	P,S,PtSi,1	25	Au/Cr	35	-1.5	-2.0	16	30	533	-	-

Heine, in 1965, pointed out that any intrinsic electron states which may be present on a free semiconductor surface will be replaced by metal-induced gap states (MIGS) when a metal is deposited on that surface [1.43] [1.44]. Besides MIGS, for a surface which is imperfect, defects such as steps or vacancies may lead to additional localized states. The energy levels associated with these defects may lie in the band gap of the semiconductor. Both of them may present at metal-semiconductor interface in densities sufficient to cause strong pinning of the metal Fermi level.

Table 1.5 summarized measured barrier height values of the metal germanide/Ge contacts and pure metal/Ge contacts in the literature. The dependence of the barrier height on the metal work function is reflected by the equation

$$\phi_b = S \cdot \phi_m + C \tag{1.6}$$

where

- *S* : slope parameter
- $\phi_{h}$ : the barrier height of the metal/Ge contacts
- $\phi_m$ : the metal work function
- *C*: a constant

The value of S is a direct reflection of interface states density  $D_s$  given by

$$S = \frac{1}{1 + (q^2 D_s \sigma) / (\varepsilon \varepsilon_0)}$$
(1.7)

where

- q: the electronic charge
- $\sigma$ : the thickness of interfacial layer
- $\varepsilon$ : the absolute permittivity of interfacial layer
- $\varepsilon_0$ : the permittivity of free space

In an ideal metal/semiconductor system, according to the Schottky-Mott theory, Schottky barrier height can be controlled by the metal work function. However, the low values of *S* in Table 1.5 indicate a high density of interface states at the metal/Ge interface and the Fermi level is pinned at between 0.54 and 0.61 eV below the conduction-band edge, independent of the contacting metallization [1.45].

The lowest values of  $\phi_{bh}$  and  $\phi_{be}$  in Schottky source/drain Si MOSFET technology are achieved both ~ 0.27 eV by using PtSi [1.23] [1.37] and YbSi<sub>2-x</sub> [1.46] for PMOS and NMOS device respectively. The strong Fermi level pinning near valence band of germanium in metal/Ge contacts makes it much easier to achieve lower  $\phi_{bh}$  ( $\phi_{bh} < 0.1$ eV) compared to in metal/Si case, implying Schottky source/drain Ge PMOS device is promising to be realized with improved performance than Schottky source/drain Si PMOS device. However, the Fermi level pinning at metal/Ge interface also provides high  $\phi_{be}$  for NMOS device, which is a great challenge to the realization of NMOS device.

Various attempts have been carried out to alleviate the Fermi level pinning phenomenon. M. Tao [1.47]-[1.49] and D. Udeshi [1.50] demonstrated that, by terminating dangling bonds and relaxing strained bonds on the silicon (001) surface with a monolayer of selenium, low Schottky barriers can be obtained. Dan Grupp *et al.* [1.51] has proposed x-junction structure by inserting thin insulator between metal and semiconductor to reduce pinning while still maintaining high conductance. Another way to modify barrier height is to introduce a thin, highly doped interfacial region at metal/semiconductor interface by shallow ion implantation, epitaxial growth or diffusion form a doped layer [1.45]. However, the low  $\phi_{be}$  in metal/Ge contacts has not yet been reported so far in the literature.

Metal	$\phi_m$ (eV)	Contact	$\phi_{be}$ (eV)	$\phi_{bh}$ (eV)	S	Ref.
Pt	5.65	Pt/Ge	0.62	0.04		
		Pt <sub>2</sub> Ge/Ge	0.61	0.05		
		PtGe/Ge	0.62	0.04		
		PtGe <sub>2</sub> /Ge	0.62	0.04		
Ni	5.15	Ni/Ge	0.57	0.09		
		Ni <sub>2</sub> Ge/Ge	0.58	0.08	0.02	[1.39]
		NiGe/Ge	0.59	0.07		[1.39]
Pd	5.12	Pd/Ge	0.61	0.05		
		Pd <sub>2</sub> Ge/Ge	0.61	0.05		
		PdGe/Ge	0.61	0.05		
Er	3.12	Er/Ge	0.54	0.12		
		ErGe <sub>2</sub> /Ge	0.52	0.14		
Ni	5.15	Ni/Ge	0.44	0.22	0.40	[1.53]
Pb	4.20	Pb/Ge	0.38	0.28		
Au	4.70	Au/Ge	0.54	0.12		
Pd	5.12	Pd/Ge	—	_	0.16	[1.55]
Ni	5.15	Ni/Ge	—	_		
Ag	4.26	Ag/Ge	0.54	0.12	0.11	[1.56]
		Ge/Ag	0.48	0.18		
Ni	5.15	Ni/Ge	0.49	0.17		
		Ge/Ni	0.49	0.17		

Table 1.5 Summary of barrier heights of various metal germanide/Ge contacts and pure metal/Ge contacts in the literature.  $\phi_m$  is the metal work function,  $\phi_{be}$  is barrier height for electron,  $\phi_{bh}$  is barrier height for hole, and S is slope parameter.

### **1.5** Thesis organization

As discussed in Section 1.2 to Section 1.4, high-k gate dielectric, metal gate, high mobility germanium channel and Schottky barrier source/drain structure are all attractive elements for future CMOS technology in different aspects. Therefore the main objective of this project is to explore the feasibility of integration of germanide Schottky

source/drain MOSFET with high-k gate dielectric (HfO<sub>2</sub>) and metal gate (TaN) for subtenth nm technology.

Following this introduction chapter, Chapter 2 describes the typical fabrication process of a metal-germanide Schottky source/drain MOSFET integrated with HfO<sub>2</sub> highk dielectric and TaN metal gate, as well as that of a metal-germanide/Ge Schottky diode in this project. Some techniques for characterization of physical and electrical properties of MOSFET are also briefly introduced at the later part of this chapter.

Chapter 3 and 4 focus on the studies of material and electrical properties of several novel germanides, including Ni-, Pt-, Er- and Yb- germanides, and the successful demonstration of metal-germanide Schottky source/drain n- and p-MOSFETs. A simulation work on the impact of spacer thickness on MOSFET drive current and a robust self-aligned Pt-germanide process are also shown. Chapter 5 describes the second part of this PhD project which focuses on demonstration of Ge pMOSFET with Pt-germanide Schottky source/drain formed by laser annealing.

Finally, Chapter 6 summarizes the results drawn from this project and suggests recommendations for the future work.

#### References

- [1.1] G. E. Moore, "Progress in digital integrated electronics," Electron Device Meeting, 1975 International, vol. 21, pp. 11, 1975.
- [1.2] S.E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffman, C.-H. Jan, C. Kenyon, J. Klaus, K. Kuhn, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, and Y.E.-Mansy, "A 90-nm Logic Technology Featuring Strained-Silicon," IEEE Trans. Electron Devices, vol.51, pp.1790, 2004.
- [1.3] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-k gate dielectrics: Current status and materials properties considerations," J. Appl. Phys. vol. 89, pp. 5243, 2001.
- [1.4] Y. Taur and T. H. Ning, "Fundamentals of Modern VLSI Devices," Cambridge University Press, 1988.
- [1.5] R. Rios, and N. D. Arora, "Determination of ultra-thin gate oxide thicknesses for CMOS structures using quantum effects," Tech. Dig. Int. Electron Devices Meet. 1994, pp. 613, 1994.
- [1.6] R. Chau, J. Kavalieros, B. Roberds, R. Schenker, D. Lionberger, D. Barlage, B. Doyle, R. Arghavani, A. Murthy, and G. Dewey, "30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays," Tech. Int. Electron Devices Meet. 2000, pp. 45, 2000.
- [1.7] International technology roadmap for semiconductors (ITRS) 2005 Edition.
- [1.8] J. Bardeen and W. H. Brattain, "The transistor, a semiconductor triode," Phys.

Rev., pp. 230, 1948.

- [1.9] W.P. Bai, N. Lu, J. Liu, A. Ramirez, D.L. Kwong, D. Wristers, A. Ritenour, L. Lee, and D. Antoniadis, "Ge MOS Characteristics with CVD HfO<sub>2</sub> gate dielectric and TaN Gate Electrode," Digest of Technical Papers Symposium on VLSI Technology, 2003.
- [1.10] H. Shang, H. O. Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A. Cordes, H. –S. P. Wong, E. C. Jones, and W. E. Haensch, "High Mobility p-channel Germanium MOSFETs with a Thin Ge Oxynitride Gate Dielectric," Tech. Dig. Int. Electron Devices Meet. 2002, pp. 441, 2002.
- [1.11] C. O. Chui, H. Kim, D. Chi, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat,
   "A Sub-400° C Germanium MOSFET Technology with high-k Dielectric and Metal Gate," Tech. Dig. Int. Electron Devices Meet. 2002, pp. 437, 2002.
- [1.12] C.O. Chui, S. Ramanathan, B.B. Triplett, P.C. McIntyre, and K.C. Saraswat,
   "Germanium MOS Capacitors Incorporating Ultrathin High-k Gate Dielectric,"
   IEEE Electron Device Letters, Vol, 23, p.473 (2002);
- [1.13] S. J. Whang, S. J. Lee, Fei Gao, Nan Wu, C. X. Zhu, Ji Sheng Pan, Lei Jun Tang and D. L. Kwong, "Germanium p- & n-MOSFETs fabricated with novel surface passivation (plasma- PH<sub>3</sub> and thin AlN) and TaN/HfO<sub>2</sub> Gate stack," IEDM Tech. Dig., pp. 307, 2004.
- [1.14] Y. Nishi, "Insulated gate field effect transistor and its manufacturing method," Patent 587 527, 1970.
- [1.15] M. P. Lepselter and S. M. Sze, "SB-IGFET: An insulated-gate field-effect transistor using Schottky barrier contacts for source and drain," Proc. IEEE, vol.

56, pp. 1400, 1968.

- [1.16] C. J. Koeneke and W. T. Lynch, "Lightly doped Schottky MOSFET," IEDM Tech. Dig., pp. 466, 1982.
- [1.17] T. Mochizuki and K. D. Wise, "An n-channel MOSFET with Schottky source and drain," IEEE Electron Device Lett., vol. EDL-5, pp. 108, 1984.
- [1.18] C. S. Oh, Y. H. Koh, and C. K. Kim, "A new P-Channel MOSFET structure with Schottky-Clamped source and drain," IEDM Tech. Dig., pp. 609, 1984.
- S. E. Swirhun, E. Sangiorgi, A. J. Weeks, R. M. Swanson, K. C. Saraswat, and R.
   W. Dutton, "A VLSI-suitable Schottky-barrier CMOS process," IEEE Trans.
   Electron Devices, vol. ED-32, pp. 194, 1985.
- [1.20] M. Kimura and T. Matsudate, "A new type of Schottky tunnel transistor," IEEE Electron Device Lett., vol. 15, pp.412, 1994.
- [1.21] J. R. Tucker, C. Wang, J. W. Lyding, T. C. Shen, and G. C. Abeln, "Nanometer scale MOSFETs and STM patterning on Si," Proc. Int. Conf. Solid State Devices Mater., pp. 322, 1994.
- [1.22] J. P. Snyder, "The physics and technology of platinum silicide source and drain field effect ransistors," Ph.D. dissertation, Stanford Univ., Stanford, CA, 1996.
- [1.23] J. M. Larson and J. P. Snyder, "Overview and Status of Metal S/D Schottky-Barrier MOSFET Technology," IEEE Trans. Electron Devices, vol. 53, pp. 1048, 2006.
- [1.24] John Larson and John Snyder, "Schottky Barrier CMOS" Spinnaker Semiconductor, 2003 (private communication).
- [1.25] G. B. Alers, D. J. Werder, Y. Chabal, H. C. Lu, E. P. Gusev, E. Garfunkel, T.

Gustafsson and R. S. Urdahl, "Intermixing at the tantalum oxide/silicon interface in gate dielectric structures," Appl. Phys. Lett., vol. 73, pp. 1517, 1998.

- [1.26] G. D. Wilk, R. M. Wallace and J. M. Anthony, "High-k gate dielectrics: Current status and materials properties considerations," J. Appl. Phys., vol. 89, 5243, 2001.
- [1.27] L. Miotti, K. P. Bastos, R. P. Pezzi, G. V. Soares, C. Driemeier, E. B. O. da Rosa,
  I. J. R. Baumvol and J. Morais, "Thermal stability of nitrided high-k dielectrics," Physica Status Solidi A, vol. 201, pp. 870, 2004.
- [1.28] K. Kita, M. Sasagawa, K. Tomida, K. Kyuno and A. Toriumi, "Oxidation-Induced Damages on Germanium MIS Capacitors with HfO<sub>2</sub> Gate Dielectrics," Extended Abstracts of 2003 International Conference on Solid State Devices and Materials (SSDM), pp.292, 2003.
- [1.29] Q. C. Zhang, N. Wu, D. M. Y. Lai, Y. Nikolai, L. K. Bera and C. X. Zhu, "Germanium incorporation in HfO<sub>2</sub> dielectric on germanium substrate," J. Electrochemical Society, vol. 153, pp. 207, 2006.
- [1.30] S. Y. Zhu, H. Y. Hu, J. D. Chen, S. J. Whang, J. H. Chen, C. Shen, C. X. Zhu, S. J. Lee, M. F. Li, and D. S. H. Chan, "Low temperature MOSFET technology with Schottky barrier S/D, high-k gate dielectric and metal gate electrode," Solid State Electron., vol. 48, pp. 1987, 2004.
- [1.31] C. Wang, J. P. Snyder and J. R. Tucker, "Sub-40 nm PtSi Schottky source/drain metal-oxide-semiconductor field-effect transistors," Appl. Phys. Lett., vol. 74, pp. 1174, 1999.
- [1.32] M. Sugino, L. A. Akers, and M. E. Rebeschini, "CMOS latch-up elimination using Schottky barrier PMOS," International Electron Devices Meeting, Tech.

Dig., pp. 462, 1982.

- [1.33] M. Sugino, L. A. Akers, and M. E. Rebeschini, "Latchup-free Schottky-barrier CMOS," IEEE Trans. Electron Dev., vol. ED-30, pp. 110, 1983.
- [1.34] S. Swirhun, E. Sanqiorqi, A. Weeks, R. M. Swanson, K. C. Saraswat, R. W. Dutton, "Latchup free CMOS using guarded Schottky barrier PMOS," International Electron Devices Meeting, Tech. Dig., pp. 402, 1984.
- [1.35] "Design," in International Technology Roadmap for Semiconductors, pp. 7, 2001.
- [1.36] H. Iwai, T. Ohguro, S. I. Ohmi, "NiSi salicide technology for scaled CMOS," Microelectronic Engineering, vol. 60, pp. 157, 2002.
- [1.37] S. Y. Zhu, H. Y. Hu, J. D. Chen, S. J. Whang, J. H. Chen, C. Shen, C. X. Zhu, S. J. Lee, M. F. Li and D. S. H. Chan, "Low temperature MOSFET technology with Schottky barrier S/D, high-k gate dielectric and metal gate electrode," Solid State Electron., vol. 48, pp. 1987, 2004.
- [1.38] W. Saitoh, S. Yamagami, A. Itoh, and M. Asada, "35 nm metal gate SOI-p-MOSFETs with PtSi Schottky S/D," in Proc. Device Res. Conf., pp. 30, 1999.
- [1.39] E. D. Marshall, C. S. Wu, C. S. Pai, D. M. Scott and S. S. Lau, "Metal-germanium contacts and germanide formation," Mater. Res. Soc. Sym. Proc., vol. 47, pp. 161, 1985.
- [1.40] J. Guo and L. S. Mark, "A computational study of thin-body, double-gate, Schottky barrier MOSFETs," IEEE Trans. Electron Devices, vol. 49, pp. 1897, 2002.
- [1.41] D. Connelly, C. Faulkner, and D. E. Grupp, "Optimizing Schottky S/D offset for 25-nm dual-gate CMOS performance," IEEE Electron Device Lett., vol. 24, pp.

411, 2003.

- [1.42] S. Xiong, T. J. King and J. Bokor, "A comparison study of symmetric ultrathinbody double-gate devices with metal S/D and doped S/D," IEEE Trans. Electron Devices, vol. 52, pp. 1859, 2005.
- [1.43] S. G. Louie and M. L. Cohen, "Self-Consistent Pseudopotential Calculation for a Metal-Semiconductor Interface," Phys. Rev. Lett., vol. 35, pp. 866, 1975.
- [1.44] J. Tersoff, "Schottky Barrier Heights and the Continuum of Gap States," Phys. Rev. Lett., vol. 52, pp. 465, 1984.
- [1.45] C. C. Han, E. D. Marshall, F. Fang, L. C. Wang, and S. S. Lau, "Barrier height modification of metal/germanium Schottky diodes," J. Vac. Sci. Technol., vol. B6, pp. 1662, 1988.
- [1.46] S. Y. Zhu, J. D. Chen, M. F. Li, S. J. Lee, C. X. Zhu, A. Du, C. H. Tung, A. Chin and D. L. Kwong, "N-type Schottky barrier source/drain MOSFET using Ytterbium silicide," IEEE Electron Device Lett., vol. 25, 565, 2004.
- [1.47] M. Tao, D. Udeshi, N. Basit, E. Maldonado, and W. P. Kirk, "Removal of dangling bonds and surface states on silicon (001) with a monolayer of selenium," App. Phys. Lett., vol. 82, pp. 1559, 2003.
- [1.48] M. Tao, S. Agarwal, D. Udeshi, N. Basit, E. Maldonado, and W. P. Kirk, "Low Schottky barriers on n-type silicon (001)," App. Phys. Lett., vol. 83, pp. 2593, 2003.
- [1.49] M. Tao, D. Udeshi, S. Agarwal, E. Maldonado, and W. P. Kirk, "Negative Schottky barrier between titanium and n-type Si(001) for low-resistance ohmic contacts," Solid State Electronics, vol. 48, pp. 335, 2004.

- [1.50] D. Udeshi, E. Maldonado, Y. Xu, M. Tao, and W. P. Kirk, "Thermal stability of ohmic contacts between Ti and Se-passivated n-type Si(001)," J. App. Phys., vol. 95, pp. 4219, 2004.
- [1.51] D. Connelly, C. Faulkner, P. A. Clifton, and D. E. Grupp, "Fermi-level depinning for low-barrier Schottky source/drain transistors," Appl. Phys. Lett., vol. 88, pp. 012105, 2006.
- [1.52] K. Ikeda, Y. Yamashita, N. Sugiyama, N. Taoka, and S. I. Takagi, "Modulation of NiGe/Ge Schottky barrier height by sulfur segregation during Ni germanidation," App. Phys. Lett., vol. 88, pp. 152115, 2006.
- [1.53] J. Knoch, M. Zhang, Q. T. Zhao, St. Lenk, S. Mantl and J. Appenzeller, "Effective Schottky barrier lowering in silicon-on-insulator Schottky-barrier metal-oxide-semiconductor field-effect transistors using dopant segregation," App. Phys. Lett., vol. 87, pp. 263505, 2005.
- [1.54] A. Thanailakis and D. C. Northrop, "Metal-germanium Schottky barriers," Solid-State Electronics, vol. 16, pp. 1383, 1973.
- [1.55] H. L. Malm, "Properties of metal surface barriers on high purity germanium," IEEE Transaction on Nuclear Science, vol. ns-22, pp. 140, 1975.
- [1.56] D. Rioux and G. Margaritondo, "Semiconductor-on-metal Schottky barriers: Ge on Ni and Ag," Solid State Communications, vol. 80, pp. 15, 1991.

# **Chapter 2**

## **Device fabrication and characterization**

For decades, conventional technology has been developed on Si-based CMOS process flow where SiO<sub>2</sub> was successfully integrated due to the high-quality Si-SiO<sub>2</sub> interface, thermodynamic and electrical stability as well as superior electrical isolation properties. However, the thermodynamically unstable and water-soluble properties of Ge oxides (GeO and GeO<sub>2</sub>) [2.1] and the low melting temperature of Ge (937° C) present significant challenges in the process integration and greatly hinder the processing and application of Ge MOS devices, in particular Schottky source/drain MOSFETs.

The use of Schottky contact in electronic devices can be traced back by almost four decennia when Pt [2.2], Cu [2.2], Mo [2.2] and W [2.3] silicides were used for manufacturing planar Schottky diodes with enhanced rectifying characteristics. Today, metal silicides have become an inseparable part of an electronic device because they meet the basic requirements: low specific resistivity, low contact resistance to both type of Si, high thermal stability, good processibility, and excellent process compatibility with standard Si technology [2.4] [2.5]. Since Nishi first proposed the idea of completely replacing doped source/drain with metal in 1966 [2.6], silicide source/drain Schottky barrier MOSFET structure has draw more and more attention throughout decades as one solution for the source/drain shallow implant, junction resistivity and lateral abruptness requirements forecasted by ITRS [2.7]-[2.10]. However, the development of germanide Schottky source/drain MOSFET is relatively lagged, partly due to the incompatibility with Si technology and until 2005, Ni [2.11] and Pt [2.12] germanide Schottky source/drain Ge p-MOSFETs were first demonstrated with the process-induced hole between gate and source/drain for isolation by lateral encroachment of the gate electrode [2.11] and back gate structure [2.12], respectively.

In this chapter, fabrication of a typical top-gate self-aligned metal-germanide Schottky source/drain MOSFET integrated with HfO<sub>2</sub> high-k dielectric and TaN metal gate will be shown first, followed by descriptions of some critical process steps in detail. Some techniques for characterization of physical and electrical properties of MOSFET will be briefly introduced at the final part of this chapter.

## 2.1 Device fabrication process

# 2.1.1 Fabrication process for metal-germanide Schottky source/drain Ge MOSFETs integrated with TaN/HfO<sub>2</sub> gate stack

Our MOSFETs fabrication is a self-aligned single-mask process, patterned in ring-shaped patterns, as shown in Figure 2.1. The fabrication of ring-shaped MOSFETs is usually on one mask level so it provides a rapid and simple way for MOSFETs fabrication, while most electrical characteristics of MOSFETs, such as the output and transfer characteristics, junction and gate properties, mobilities, and so on, can be easily measured, making it a preferred choice for novel material studies. Additionally, in principle, material properties of source/drain regions and impact of germanide source/drain on device performances should be the same regardless the channel length of a device is in micrometer scale or nanometer scale. The gate length is  $5 \sim 20 \,\mu\text{m}$  and the

width is 400  $\mu$ m in our experiments, with an additional square area of 100  $\times$  100  $\mu$ m<sup>2</sup> for probing. The sketch of a single mask ring-shaped MOSFET from top view is shown in Figure 2.1.




Figure 2.1 A sketch of single mask ring-shaped MOSFET where G, S and D presenting gate, source and drain regions, respectively.

The typical Schottky source/drain MOSFET fabrication process used in this project includes following steps:

1) Substrate pre-gate cleaning (see Fig. 2.2 (a)): The standard Si substrate cleaning process is known to consist of SC-1 (NH<sub>4</sub>OH :  $H_2O_2$  :  $H_2O=1:1:5$ ), SPM (sulfuricperoxide mixture with  $H_2SO_4$  :  $H_2O_2 = 4:1$ ) and DHF (diluted HF with HF :  $H_2O=1:100$ ) cleaning, rinsed by de-ionize (DI) water. However, because germanium can be rapidly etched by both SC-1 and SPM, for Ge substrate pregate cleaning, only DHF cleaning (5 min) and DI water rinsing were adopted, with N<sub>2</sub> gun blowing to dry.

- 2) Substrate surface treatment before high-k gate dielectric deposition (see Fig. 2.2 (b)): Besides the hygroscopic and water-soluble properties of Ge oxides, distorted C-V characteristics from Ge MOS capacitor with GeO<sub>2</sub> as the gate dielectric also indicate the high density of interface states and interface traps [2.13] [2.14]. Degradation of device performance has been reported due to the presence of Ge oxides which usually form during high-k dielectric deposition and post process [2.15]-[2.18]. As a result, Ge substrate surface treatment before high-k gate dielectric deposition becomes a critical step to passivate interface states and traps and suppress Ge oxidation. Among various attempts on passivation technique exploration, plasma-PH<sub>3</sub> and thin AlN turned out to be the most promising for both Ge p- & n-MOS devices [2.19] [2.20]. In this project, plasma-PH<sub>3</sub> was generally used due to the in-situ process with high-k gate dielectric deposition in MOCVD (metal organic chemical vapor deposition). This process was carried out at 430° C for 60 sec, with a flow of mixed gas  $PH_3:N_2 = 1:100$  of 300 sccm, working pressure of 323 mTorr and RF (radio frequency) power of 200 W.
- 3) High-k gate dielectric deposition and PDA (Post-Deposition Anneal) (see Fig. 2.2 (c)): The high-k gate dielectric used for this project is HfO<sub>2</sub> due to its high k value (~25) and acceptable conduction band offset. After the surface plasma-PH<sub>3</sub> treatment, the deposition of HfO<sub>2</sub> is carried out in MOCVD by reaction between Hf(OC(CH<sub>3</sub>)<sub>3</sub>)<sub>4</sub> and O<sub>2</sub>. The PDA procedure is in-situ performed in N<sub>2</sub> ambient with working pressure of 200 Torr at 400° C for 1 min.
- 4) Metal gate electrode deposition (see Fig. 2.2 (d)): the metal gate electrode of TaN is deposited at a rate of 9 nm/min by reactive sputtering of Ta in N<sub>2</sub> and Ar

ambient (N<sub>2</sub>: 5 sccm, Ar: 25 sccm) at a working pressure of 3 mTorr with DC and RF power of 450 W and 12 W, respectively.

- 5) Photolithography process (see Fig. 2.2 (e)): the process in this project used only one mask to pattern gate and source/drain region at the same time. During lithography process, a layer of PR (photo-resist) is spun-on the wafer surface with a highest spin rate at 5000 r/sec. After soft baked at 95° C for one min, wafer was loaded into mask aligner where UV light exposure with the mask shown in Fig. 2.1 was carried out, followed by post exposure baking at 95° C for one min. Finally after a develop procedure and hard baking (115° C for 10 min), the wafer is patterned with gate region covered with PR and source/drain region open.
- 6) Gate RIE (Reactive Ion Etch) and PR removal (see Fig. 2.2 (f)): the gate stack is defined and patterned by Cl<sub>2</sub> plasma dry etching procedure in Lam Etcher. The etching removes all TaN in source/drain region and stops on HfO<sub>2</sub> dielectric layer with Ge substrate untouched. The un-crystallized HfO<sub>2</sub> layer can be removed by DHF in later step. The residual PR is removed by a combustion procedure in Asher at 170° C for 10 min with O<sub>2</sub> gas flow of 10 sccm, RF power of 250 W and working pressure of 300 mTorr.
- 7) Spacer material deposition and spacer etching (see Fig. 2.2 (g)): Spacer formation is one of the most important steps in Schottky source/drain MOSFET fabrication, which makes metal gate and metal source/drain electrically isolated. A thin sidewall spacer helps minimize source/drain-to-gate underlap so that the Schottky source/drain to the channel region is in close proximity to the gate electrode and the source/drain junction parasitic resistance induced by underlap can be reduced.

The optimized thickness of the spacer should be about 10 nm [2.21]. In the literature study, the thin sidewall spacer is mostly formed by RTO (rapid thermal oxidation) of poly-Si gate electrode with thickness of 10 - 15 nm [2.22] [2.23] [2.25] [2.26] or Si oxide/nitride by LPCVD (Low-pressure chemical vapor deposition) [2.27] followed by an anisotropic sidewall spacer etch. However, neither of these two approaches is applicable in this project due to the TaN metal gate used and the thermal stability consideration of HfO<sub>2</sub>/Ge. Instead, Si nitride by PECVD (Plasma Enhanced Chemical Vapor Deposition) is mostly used as spacer material in this project [2.28] [2.29] considering its efficiency and simpler process. Considering the DHF cleaning before the deposition of source/drain metal, during which PECVD Si nitride will be isotropically etched at a rate of  $\sim$ 15 nm/min, a relatively thick Si nitride ( $\sim$ 30 nm) is deposited. The spacer etching is carried out first in Lam Etcher where  $20 \sim 25$  nm Si nitride is dry etched in Cl<sub>2</sub> plasma, followed by dipping into DHF to remove the residue 10~5 nm Si nitride (Fig. 2.2 (g) - I).

Besides the Si nitride, HfN sidewall hole and  $AlN_x/SiO_2$  stacked spacer were also tried in experiments for this project. To form HfN sidewall hole, the gate electrode should be deposited a layer of HfN prior to TaN deposition. During source/drain pre-metal deposition cleaning, the HfN interlayer is laterally etched by DHF at a rate of ~30 nm /min and a hole is created in gate edge at HfN interlayer, which will act as spacer (shown in Figure 2.2 (g) – II). This approach simplifies the Schottky source/drain MOSFET fabrication further, and wellbehaved silicide and germanide Schottky MOSFETs have been demonstrated in this way [2.30] [2.31]. However, the difficulty in the control of lateral encroachment of HfN makes this process unpredictable. On the other hand, AlNx/SiO<sub>2</sub> stacked spacer shown in Fig. 2.2 (g) – III is formed by deposition of ~ 6 nm SiO<sub>2</sub> by e-beam evaporation and ~ 4 nm AlN by reactive sputtering in consequence, followed by anisotropic dry etching, where AlN protects spacer from being etched during DHF etch in the next step due to its low etching rate in DHF and SiO<sub>2</sub> plays a role of dry etching stop layer to prevent over etching of Ge substrate. This stacked spacer turned out to be successful and PtGe p-MOSFET was demonstrated in this way [2.32].


- 8) Source/drain pre-metal deposition cleaning and metal deposition (see Fig. 2.2 (h)): to remove Si nitride etch residue and native oxides in the source/drain region, wafer is dipped into DHF (HF: H<sub>2</sub>O=1: 50) for 40 seconds. Metal is deposited by sputter or e-beam evaporator with the base pressure is kept around  $5 \times 10^{-7}$  mTorr.
- 9) Germanidation process (see Figure 2.2 (i)): metal germanides are formed by RTA (rapid thermal annealing) carried out in RTP (rapid thermal process) chamber in N<sub>2</sub> ambient at various temperature. In this project, laser annealing was also applied for germanidation process, and will be elaborated in Chapter 5.
- 10) Removal of unreacted metal (see Figure 2.2 (j)): the aim for this step is to selectively remove unreacted metal, especially metal on spacer that can cause electrical short between the gate and source/drain, while leaving formed germanide intact, known as selective etching. The most important factor is the high etching selectivity of the chemical solution, i.e., selectivity = etching rate of metal: etching rate of metal germanide. Due to the fast etching rate of germanium


and germanide in SC-1 and SPM, such solutions widely used in Si technology however should be avoid in this project. It is found diluted HNO<sub>3</sub> (HNO<sub>3</sub>: H<sub>2</sub>O= 1: 20 by volume) has a high selectivity for metal such as Ni, Er, Yb to corresponding germanides with a metal etching rate of  $10 \sim 12$  nm/min. On the other hand, Pt is known to be the most difficult metal to etch and usually is etched by heated aqua regia (HCl: HNO<sub>3</sub> = 3: 1) [2.32]. However, during experiments in this project, the following relationship was found:


ER (etching rate) of Pt-germanide > ER of Pt > ER of Pt silicide


As a result, although aqua regia is widely used in Pt-silicide Schottky MOSFETs fabrication process [2.22] [2.23], it is not compatible for a Pt-germanide MOSFETs process. Instead, dry etching by Cl<sub>2</sub> is applied to remove Pt (deposited by e-beam evaporation) during which Pt-germanide and Pt are etched at a comparable rate. Since the thickness of Pt-germanide formed is double of the thickness of Pt deposited, source/drain region can still have remaining Pt-germanide after Pt dry etching. However, sputtered Pt film turns out to be more difficult to etch by RIE compared to evaporated Pt film, and can only be removed by wet chemical etching.

11) Backside ohmic contact (see Figure 2.2 (k)): as the last step, 100 nm Al is deposited by e-beam evaporator at the wafer backside to form ohmic contact at a deposition rate of 1 angstrom/sec with a base pressure of  $5 \times 10^{-7}$  mTorr.











(g) – II



(g) – III






Figure 2.2 A typical fabrication process flow of a Schottky source/drain MOSFET in this project.

#### 2.1.2 Fabrication process for metal germanide/Ge Schottky diodes

The fabrication of germanide/Ge Schottky diodes contains fewer steps compared to the fabrication of Schottky MOSFETs. It includes the following steps:


- 1) Substrate cleaning and field isolation material deposition (see Fig. 2.3 (a)): after dipped into DHF for 1 min to remove native oxides, Ge wafer is loaded into PECVD chamber and ~ 100 nm  $Si_3N_4$  is deposited at 250° C. The deposition rate of  $Si_3N_4$  is kept at 1 nm/sec.
- 2) Photolithography (see Fig. 2.3 (b)): the same procedure as MOSFET photolithography which is elaborated earlier in this chapter is applied for diode fabrication using the same single mask.
- 3) Diode etching and PR removal (see Fig. 2.3 (c)): the diode pattern is etched by RIE. 80~90 nm Si<sub>3</sub>N<sub>4</sub> is removed in Cl<sub>2</sub> plasma ambient and the remaining Si<sub>3</sub>N<sub>4</sub>

is removed by DHF at a etching rate of 15 nm/min. PR is removed in Asher at 170  $^{\circ}$  C for 10 minutes with O<sub>2</sub> gas flow of 10 sccm, RF power of 250 W and working pressure of 300 mTorr.


- 4) Pre-metal-deposition-cleaning and metal deposition (see Fig. 2.3 (d))
- 5) Germanidation and selective etch (see Fig. 2.3 (e))
- 6) Backside ohmic contact (see Fig. 2.3 (f))

Steps 4-6 follow the same procedure as MOSFETs fabrication steps 8-11.


(a)




(b)




(c)





(e)








Figure 2.3 A typical fabrication process flow of a metal germanide/Ge Schottky diode in this project.

## **2.2 Device characterization**

The physical and electrical properties of a device during process and after full fabrication are characterized by various techniques. This part will categorize and introduce briefly the techniques that are most frequently used in this project.

#### 2.2.1 Chemical and physical properties

#### 1) Spectroscopic ellipsometer

Ellipsometer is a true contactless, noninvasive technique measuring changes in the polarization state of light reflected from a surface. It is used predominantly to determine the thickness of thin films on highly absorbing substrates in industry. In this project, we are using a commercially available spectroscopic ellipsometer (SE800 from SENTECH Instruments GmbH), with a resolution of  $\sim 0.1$  nm applicable to material that is able to be penetrated by the light with wavelength roughly from 250 nm to 650 nm. A schematic sketch is shown in Figure 2.4. The physical thickness of dielectrics, such as  $HfO_2$ ,  $SiO_2$ ,  $Si_3N_4$  etc, and thin metal film (thickness less than 30 nm) is measured by this technique.




Figure 2.4 A schematic sketch of spectroscopic ellipsometer.

## 2) SEM (Scanning Electron Microscopy)

In SEM, an electron beam incident on the sample with electron energy of typically 10-30 KeV, produces a magnified image of the sample [2.34]. Compared to optical microscopes, SEM provides much larger magnifications and much higher depth of

field, making it widely used to view the surface of the device or to determine device dimensions. In this project SEM is mainly used for a direct evaluation of film morphology.

#### 3) TEM (Transmission Electron Microscopy) & HRTEM (High resolution TEM)

In spite of the complicated sample preparation procedure, TEM provides the extremely high resolution; especially HRTEM gives structural information on the atomic size level and has become very important for interface analysis. In this project, TEM and HRTEM were used in studies of germanide film texture and properties of germanide/Ge and HfO<sub>2</sub> dielectric/Ge interfaces.

#### 4) XRD (X-Ray Diffraction)

XRD is a nondestructive technique that requires little sample preparation and gives structural crystal information over entire semiconductor wafers. In this project, Bruker D8 GADDS X-ray diffraction is used for germanide crystallization study and phase identification.

#### 5) XPS (X-Ray Photoelectron Spectroscopy)

XPS is primarily used for identifying chemical species at the sample surface (the emitted photoelectrons originate from the upper 0.5-5 nm of the samples), allowing all elements except hydrogen and helium to be detected. We are using a JEOL XPS (JPS-9010MX) in this project.

#### 6) SIMS (Secondary Ion Mass Spectrometry)

SIMS is one of the most powerful and versatile analytical techniques for semiconductor characterization. It is element specific and is capable of detecting all elements. Dynamic SIMS is used for a depth profile which is obtained by record of the intensity of one peak for one particular mass as a function of sputter time when the sample is sputtered at a higher sputter rate ( $\sim 10 \ \mu m$  per hour).

#### 2.2.2 Electrical properties

#### 1) Sheet resistivity measurement

The four-point probe technique is the most common method for resistivity measurement which was originally proposed by Wenner in 1916 [2.34] and adopted for semiconductor wafer resistivity measurement by Valdes in 1954 [2.35]. The four probes are generally collinear, i.e., arranged in-line with equal probe spacing, as illustrated in Figure 2.5, where two probes carry current and the other two carry voltage. After considering the correction factors, the sheet resistivity can be derived from

$$\rho = \frac{\pi \cdot t}{\ln(2)} \cdot \frac{V}{I} = 4.352 \cdot t \cdot \frac{V}{I}$$
(2.1)

where  $\rho$  is the sheet resistivity ( $\mu \Omega \cdot cm$ ), *t* is the film thickness, *V* and *I* are voltage applied between two probes and current flowing through the other probes, respectively.




Figure 2.5, A typical collinear four-point probe set up.

However, resistivity measured by this method is geometry-dependent and quite sensitive to boundary conditions, especially in the case of small size samples with irregular area. Van der Pauw method has been demonstrated to be more effective in resistivity measurement for this case [2.36], where four probes contact with sample at arbitrary places along the circumference as shown in Figure 2.6. The sheet resistivity is determined as [2.37]

$$\rho = \frac{\pi}{\ln 2} \cdot \frac{R_1 + R_2}{2} \cdot f(\frac{R_1}{R_2}) \cdot t \tag{2.2}$$

where  $f(\frac{R_1}{R_2})$  is Van der Pauw correction factor as a function of the ratio of  $\frac{R_1}{R_2}$ 

 $(R_1 > R_2)$  with  $R_1 = \frac{V_{CD}}{I_{AB}}$  and  $R_2 = \frac{V_{DA}}{I_{BC}}$ . In our project, the size of germanide samples is

within  $5 \times 5 \text{ mm}^2 - 8 \times 8 \text{ mm}^2$  with irregular shape, so the resistivity and sheet resistance of germanide films are measured using this method.




Figure 2.6 Sample of irregular shape with four contacts at arbitrary places along the circumference.

## 2) Metal/Ge Schottky barrier height measurement

The Schottky barrier height is one of the key parameters in a metal/semiconductor contact. Numerous techniques have been developed to extract barrier heights accurately such as the current-voltage (I - V), current-temperature (I - T), capacitance-voltage (C - V) and photocurrent (PC) techniques. In this project, the Schottky barrier heights of germanide/Ge contacts were extracted by I - V and I - T method, which will be briefly introduced below.




Figure 2.7 Schottky barrier energy band diagram on an n-type substrate.

The band diagram of a Schottky barrier diode on an n-type substrate is shown in Figure 2.7, where  $E_C$ ,  $E_V$  and  $E_F$  represent the conduction band, valence band and semiconductor Fermi level, respectively. Due to image force barrier lowering and other factors, the actual electron barrier height  $q\phi_{be}$  is less than the ideal barrier height  $q\phi_{be0}$ . The thermionic current-voltage relationship of the Schottky barrier diode is given by [2.38]

$$I = I_s \left( \exp(\frac{qV}{nkT}) - 1 \right) \tag{2.3}$$

or

$$I = I_s \exp(\frac{qV}{nkT})[1 - \exp(\frac{-qV}{kT})]$$
(2.4)

where  $I_s$  is the saturation current given by

$$I_s = AA^*T^2 \exp(\frac{-q\phi_{be}}{kT})$$
(2.5)

A is the diode area,  $A^*$  is the Richardson's constant, T is the measurement temperature, k is the Boltzmann constant, q is the electron charge,  $\phi_{be}$  is the effective electron barrier height and n is the ideality factor. In ideal case, the value of n should be unity. But in real case n is larger than unity due to mostly unknown effects making the device nonideal such as the presence of a thick interfacial layer, the recombination of electrons and holes in the depletion region or the nonuniformity over entire Schottky diode. Recombination current is most important at low forward voltages and leads n approach 2.

The I-V method is most commonly used in barrier height measurement, in which barrier height  $\phi_b$  is calculated from the saturation current  $I_s$ . According to Eq. (2.4), the following equation can be derived:

$$f(V) = \frac{I}{(1 - \exp(\frac{-qV}{kT}))} = I_s \exp(\frac{qV}{nkT})$$
(2.6)

Further we can get

$$\log(f) = \log I_s + \frac{qV}{nkT}$$
(2.7)

So  $I_s$  can be determined by an extrapolation of the  $\log(f)$  versus V curve to V = 0while n can be determined from the slope. According to Eq. (2.5) the barrier height  $\phi_{be}$ can be calculated from

$$\phi_{be} = \frac{kT}{q} \ln(\frac{AA^*T^2}{I_s})$$
(2.8)

The I-T method utilizes Richardson plot, i.e., a plot of  $\ln(\frac{I}{T^2})$  versus  $\frac{1}{T}$  at a

constant forward bias voltage  $V = V_0$ . According to Eq. (2.3) and Eq. (2.5), for  $V >> \frac{kT}{q}$ 

$$\ln(\frac{I}{T^{2}}) = \ln(AA^{*}) - \frac{q(\phi_{Be} - V/n)}{kT}$$
(2.9)

The Richardson plot has a slope of  $-\frac{q(\phi_{be} - V/n)}{k}$  and an intercept  $\ln(AA^*)$  on the vertical axis. So the barrier height is given by

$$\phi_{be} = \frac{V_0}{n} - \frac{k}{q} \cdot \frac{d[\ln(I/T^2)]}{d(1/T)}$$
(2.10)

where *n* is determined by the I - V method.

Method		Advantage	Disadvantage
I-V	Fitting forward current	Widely used, simple	<ul> <li>Uncertain A<sup>*</sup></li> <li>Contact resistance</li> </ul>
	Fitting reverse current	Less affected by contact resistance	<ul> <li>Uncertain A<sup>*</sup></li> <li>Image effect should be considered</li> </ul>
	I-T	A <sup>*</sup> is not used	• Assumption: $\phi_B$ is temperature independent.

Table 2.1 A comparison between Schottky barrier height measurements by $I - V$ and	ł
I-T methods.	

A comparison between Schottky barrier height measurements via the two methods is summarized in Table 2.1. The uncertain value of Richardson constant  $A^*$  that is frequently observed varying greatly with processing conditions is the main disadvantage for I-V method. On the other hand, using I-T method to determine barrier height does not involve  $A^*$  value, however, it is accurate based on the assumption that barrier height is temperature independent. Both of the two methods are used to analysis the germanide/Ge diodes in our project, and the results will be discussed in Chapter 3.

#### **References:**

- [2.1] J. Oh and J. C. Campbell, "Thermal desorption of Ge native oxides and the loss of Ge from the surface," J. Electron. Mater. vol. 33, pp. 364, 2004.
- [2.2] D. Kahng and M. P. Lepselter, "Planar epitaxial silicon Schottky barrier diodes," Bell Syst. Tech. J., vol. 44, pp.1525, 1965.
- [2.3] C. R. Crowell, J. C. Sarace, and S. M. Sze, Trans. Metallurgical Soc., AIME, vol. 233, pp. 478, 1965.
- [2.4] C. M. Osburn, J. Y. Tsai, and J. Sun, "Metal silicides: Active elements of ULSI contacts," J. Electron. Mater. vol. 25, pp. 1725, 1996.
- [2.5] Shi-Li Zhang and Mikael Ostling, "Metal Silicides in CMOS Technology: Past, Present, and Future Trends," Critical Reviews in Solid State and Material Science, vol. 28, pp. 1, 2003.
- [2.6] Y. Nishi, "Insulated gate field effect transistor and its manufacturing method," Patent 587 527, 1970.
- [2.7] C. J. Koeneke, S. M. Sze, R. M. Levin, and E. Kinsbron, "Schottky MOSFET for VLSI," in Technical Digest of International Electron Device Meeting, pp. 367, 1981.
- [2.8] B. -Y. Tsui and M. -C. Chen, "A novel process for high-performance Schottky barrier PMOS," J. Electronchem. Soc., vol. 136, pp. 1456, 1989.
- [2.9] S. Y. Zhu, H. Y. Hu, J. D. Chen, S. J. Whang, J. H. Chen, C. Shen, C. X. Zhu, S. J. Lee, M. F. Li and D. S. H. Chan, "Low temperature MOSFET technology with Schottky barrier S/D, high-k gate dielectric and metal gate electrode," Solid State Eletron., vol. 48, pp. 1987, 2004.

- [2.10] Larson, John M.; Snyder, John P. "Overview and status of metal S/D Schottkybarrier MOSFET technology," IEEE, Tran. Electron. Dev., vol. 53, pp. 1048, 2006.
- [2.11] S. Y. Zhu, R. Li, S. J. Lee, M. F. Li, A. Du, J. Singh, C. X. Zhu, A. Chin and D. L. Kwong, "Germanium pMOSFETs with Schottky-barrier Germanide S/D, high-k gate dielectric and metal gate," IEEE, Electron. Dev. Lett., vol. 26, pp. 81, 2005.
- [2.12] T. Maeda, K. Ikeada, S. Nakaharai, T. Tezuka, N. Suqiyama, Y. Moriyama and S. Takaqi, "High mobility Ge-on-insulator p-channel MOSFETs using Pt germanide Schottky source/drain," IEEE, Electron. Dev. Lett., vol. 26, pp. 102, 2005.
- [2.13] M. D. Jack, J. Y. M. Lee, H. Lefevre, "D. L. T. S. Measurements of A Germanium M-I-S Interface," J. Electron. Mater. vol. 10, pp. 571, 1981.
- [2.14] O. J. Gregory, E. E. Crisman, L. Pruitt, D. J. Hymes, and J. J. Rosenberg, "Eletrical Characterization of Some Native Insulators on Germanium," J. Electron. Mater. vol. 10, pp. 307, 1981.
- [2.15] C. O. Chui, S. Ramanathan, B. B. Triplett, P. C. Mcintyre, and K. C. Saraswat, "Germanium MOS Capacitors Incorporating Ultrathin High-k Gate Dielectric," IEEE Electron Device Lett., vol. 23, pp. 473, 2002.
- [2.16] K. Kita, M. Sasagawa, K. Tomida, K. Kyuno and A. Toriumi, "Oxidation-Induced Damage on Germanium MIS Capacitors with HfO<sub>2</sub> Gate Dielectrics," Extended Abstract of the 2003 International Conference on Solid State Device and Materials, Tokyo, 2003, pp. 292, 2003.

- [2.17] K. –I. Seo, P. C. Malntyre, S. Sun, D-I. Lee, P. Pianetta, and K. C. Saraswat,
   "Chemical States and Electronic Structure of a HfO<sub>2</sub>/Ge (001) interface," Appl.
   Phy. Lett. vol. 87, pp. 042902, 2005.
- [2.18] M. Toyama, K. Kita, K. Kyuno, and A. Toriumi, "Advantages of Ge (111) surface for High Quality HfO<sub>2</sub>/Ge Interface," Extended Abstracts of the 2004 International Conference on Solid State Devices and Materials, pp. 226, 2004.
- [2.19] S. J. Whang, S. J. Lee, Fei Gao, Nan Wu, C. X. Zhu, Ji Sheng Pan, Lei Jun Tang and D. L. Kwong, "Germanium p- & n-MOSFETs fabricated with novel surface passivation (plasma- PH<sub>3</sub> and thin AlN) and TaN/HfO<sub>2</sub> Gate stack," Technical Digest of International Electron Device Meeting, pp. 307, 2004.
- [2.20] F. Gao, S. J. Lee, J. S. Pan, L. J. Tang, D. –L. Kwong, "Surface passivation using ultrathin AlN<sub>x</sub> film for Ge-metal-oxide-semiconductor devices with Hafnium oxide gate dielectric," Appl. Phy. Lett., vol. 86, pp. 113501, 2005.
- [2.21] C. J. Koeneke, S. M. Sze, R. M. Levin and E. Kinsbron, "Schottky MOSFET for VLSI," in Technical Digest of International Electron Device Meeting, 1981, pp. 367-370.
- [2.22] M. Fritze, C. L. Chen, S. Calawa, D. Yost, B. Wheeler, P. Wyatt, C. L. Keast, J. Snyder, and J. Larson, "High-Speed Schottky-Barrier pMOSFET With  $f_T = 280$  GHz," IEEE Electron Dev. Lett., vol. 25, pp. 220, 2004.
- [2.23] John P. Snyder, C. R. Helms and Yoshio Nishi, "Experimental investigation of a PtSi source and drain field emission transistor," Appl. Phys. Lett., vol. 67, pp. 1420, 1995.

- [2.24] C. Wang, John P. Snyder and J. R. Tucker, "Sub-40 nm PtSi Schottky source/drain metal-oxide-semiconductor field-effect transistors," Appl. Phys. Lett., vo. 74, pp. 1174, 1999.
- [2.25] M. Jang, J. Oh, S. Maeng, W. Cho, S. Lee, K. Kang and K. Park, "Characteristics of erbium-silided n-type Schottky barrier tunnel transistors," Appl. Phys. Lett., vol. 83, pp. 2611, 2003.
- [2.26] M. Jang, Y. Kim, J. Shin, S. Lee and K. Park, "A 50-nm-gate-length erbiumsilicided n-type Schottky barrier metal-oxide-seminconductor field-effect transistor," Appl. Phys. Lett., vol. 84, pp. 741, 2004.
- [2.27] J. Kedzierski, P. Xuan, V. Subramanian, J. Bokor, T-J. King and C. Hu, "A 20 nm gate-length ultra-thin body p-MOSFET with silicide source/drain," Superlattices and Microstructures, vol. 28, pp. 445, 2000.
- [2.28] F. Gao, S. J. Lee, R. Li, S. J. Whang, B. J. Cho, S. Balakumar, C. –H. Tung, D. Z. Chi, and D. L. Kwong, "SiGe on Insulator MOSFET Integrated with Schottky Source/Drain and HfO<sub>2</sub>/TaN Gate Stack," Electrochemical and Solid-State letters, vol. 9, pp. G222, 2006.
- [2.29] R. Li, S. J. Lee, M. H. Hong, D. Z. Chi and D. L. Kwong, "Pt-Germanide Formed by Laser Annealing and Its Application for Schottky Source/Drain Metal-Oxide-Semiconductor Field-Effect Transistor Integrated with TaN/Chemical Vapor Deposition HfO<sub>2</sub>/Ge Gate Stack," Japanese Journal of Applied Physics (accepted).
- [2.30] S. Zhu, J. Chen, M.-F. Li, S. J. Lee, J. Singh, C. X. Zhu, A. Du, C. H. Tung, A. Chin and D. L. Kwong, "N-type Schottky barrier source/drain MOSFET using Ytterbium silicide," IEEE Electron Device Letters, vol. 25, pp. 565, 2004.

- [2.31] S. Zhu, R. Li, S. J. Lee, M. F. Li, A. Du, J. Singh, C. X. Zhu, A. Chin and D. L. Kwong, "Germanium pMOSFETs With Schottky-Barrier Germanide S/D, Highk Gate Dielectric and Metal Gate," IEEE Electron Dev. Lett., vol. 26, pp. 81, 2005.
- [2.32] R. Li, S. J. Lee, H. B. Yao, D. Z. Chi, M. B. Yu and D. L. Kwong, "Pt-Germanide Schottky Souce/Drain Germanium p-MOSFET with HfO<sub>2</sub> Gate Dielectric and TaN Gate Electrode," IEEE Electron Dev. Lett., vol. 27, pp. 476, 2006.
- [2.33] Kirt R. Williams, K. Gupta and M. Wasilik, "Etch Rates for Micromachining Processing – Part II," Journal of Microelectromechanical Systems, vol. 12, pp. 761, 2003.
- [2.34] F. Wenner, "A Method of Measuring Earth Resistivity," Bulletin of the Bureau of Standards, vol. 12, pp. 469, 1915.
- [2.35] L. B. Valdes, "Resistivity Measurements on Germanium for Transistors," Proc. IRE, vol. 42, pp. 420, 1954.
- [2.36] L. J. van der Pauw, "A Method of Measuring Specific Resistivity and Hall Effect of Discs of Arbitrary Shape," Phil. Res. Rep. vol. 13, pp. 1, 1958.
- [2.37] A. A. Ramadan, R. D. Gould and A. Ashour, "On the Van der Pauw method of resistivity measurements", Thin Solid Films, vol. 239, pp. 272, 1994.
- [2.38] D. K. Schroder, Semiconductor Material and Device Characterization, 2<sup>nd</sup> Edition, Arizona State University, Tempe, Arizona.

# **Chapter 3**


# Metal germanide Schottky source/drain Ge channel p-MOSFETs integrated with TaN/HfO<sub>2</sub> gate stack

Germanium-channel MOSFETs have recently attracted tremendous attentions for future high performance CMOS devices due to its higher carrier mobility. Successful demonstration of high-k dielectric deposition on Ge substrate using surface passivation techniques [3.1]-[3.3] enhances the feasibility of Ge-MOSFETs. However, it is also pointed out that the limited thermal stability of Ge/high-k/metal gate stack and difficulties in achieving highly doped source/drain due to the poor activation and solid solubility limits of dopants may deteriorate the performance improvement of Ge MOSFET [3.4]-[3.6]. Schottky source/drain structure is an attractive alternative to conventional doped source/drain to overcome these challenges. In addition to providing advantages of low resistivity, atomically sharp junction, and a simpler implantless fabrication process, the successful integration with low-temperature Schottky source/drain structure is critical for the full potential of Ge/high-k/metal gate stack to be realized. However, most of previous researches on Schottky source/drain transistor have been performed on Si-based devices using metal-silicides [3.7]-[3.9], and some reports on metal-germanides were performed with impractical device structures [3.10][3.11]. In this chapter, comprehensive studies on material and electrical properties of Ni- and Pt- germanide contacts on n-type Ge are carried out, and the low temperature self-aligned Schottky source/drain p-MOSFETs integrated with HfO<sub>2</sub>/TaN gate stack are also demonstrated.

# **3.1** Ni- and Pt-germanides investigation for Ge channel p-SSDT application

# 3.1.1 Experiment introduction

N-type (Sb-doped) (100) Ge wafers with a resistivity of 2.0–3.2  $\Omega$ -cm were used in this study. Wafers were dipped in diluted HF for 5 min to remove native oxide, and loaded into sputter system where Ni and Pt films with thickness of 10 and 30 nm were deposited, respectively. A shadow mask was used to form the Schottky contact with diodes diameter of ~1 mm. After metal deposition, samples were loaded into RTP and annealed at 300~500°C in N<sub>2</sub> ambient. Samples with diode structure were loaded into sputter system again and ~100 nm Al was deposited at wafer backside to form ohmic contact. The as-deposited and final contact structure as well as contact top view are illustrated in Fig. 3.1. SEM, HRTEM and XRD were applied to examine surface morphology, interface quality and crystallinity of Ni- & Pt-Ge after annealing, respectively, and the Schottky contacts were characterized by a Hewlett-Packard 4156A semiconductor parameter analyzer.






Figure 3.1 Schottky contact structure cross section view (a) as metal deposited (b) after RTA and germanide formation, and (c) top view of contacts.

## 3.1.2 Results and discussion

Figure 3.2 shows XRD scans of Ni- & Pt-germanide as a function of RTA germanidation temperature. Results show that at the annealing temperature ranging from 300 to 500°C, only single phase of NiGe was observed for Ni-germanide formed from 10 nm and 30 nm as-deposited Ni on Ge. Ge peak is detected from 10 nm Ni sample when temperature increases to 500°C. On the other hand, the formation of three different phases (PtGe, Pt<sub>2</sub>Ge<sub>3</sub>, and PtGe<sub>2</sub>) and their transition of phases with increasing temperature are observed for Pt-germanides. The transition from the metal-rich phase PtGe to Ge-rich phase PtGe<sub>2</sub> with increased temperature shows that the Pt-Ge phase growth obeys the ordered Cu<sub>3</sub>Au rule, which was proposed by d'Heurle in 1986 [3.12], and the reaction between Pt and Ge is diffusion controlled. It is also found that the transition to the PtGe<sub>2</sub>, which shows the lowest resistivity of ~ 25  $\mu\Omega$ ·cm (confirmed in Fig. 3.4), occurs at lower temperature for thinner Pt film (10 nm) and on patterned diode samples rather than on blanket Ge substrate.

The morphological stability of Ni- & Pt-germanides was investigated by SEM selectively shown in Fig. 3.3. For germanides formed by Ni and Pt with 30 nm thickness, no significant agglomeration is observed as shown in Fig. 3.3 (a) and (b). However, an apparent agglomeration after 450°C (Fig. 3.3 (c)) and increased agglomeration after 500°C (Fig. 3.3 (d)) were observed for Ni-germanide from 10 nm Ni sample. Pt-germanide from 10 nm Pt exhibited no agglomeration up to 500°C (Fig. 3.3 (e) and (f)), suggesting better morphology than Ni-germanide.




Figure 3.2 XRD results of Ni- and Pt-germanides formed from (a) 30 nm Ni, (b) 10 nm Ni, (c) 30 nm Pt, and (d) 10 nm Pt on Ge and annealed at 300~500°C for one minute.




Figure 3.3 SEM images of Ni- and Pt-germanides formed by (a) 30 nm Ni at 500°C, (b) 30 nm Pt at 500°C, (c) 10 nm Ni at 450°C, (d) 10 nm Ni at 500°C, (e) 10 nm Pt at 450°C and (f) 10 nm Pt at 500°C.

The sheet resistance of Ni- & Pt-germanides formed at different temperatures is shown in Fig. 3.4. Constant sheet resistance of 3.4 ohm/sq was measured for NiGe (30nm Ni) formed at 300~500°C, which corresponds to resistivity of ~16  $\mu\Omega$ ·cm. A dramatic increase at 450°C for NiGe (10 nm Ni sample) is attributed to the significant agglomeration of NiGe as shown in Figure 3.3 (c). Recent research [3.13] has pointed out that by additional Ti incorporation, the agglomeration of NiGe can be significantly alleviated for thin Ni film (<10 nm) so that the process window of NiGe in Ge technology can be widened. On the other hand, the Pt-germanide film formed from 10 nm and 30 nm Pt respectively, both show a rapid decrease in sheet resistance above 350°C. This can be explained by the phase transition of Pt-germanide from PtGe phase to PtGe<sub>2</sub> phase as RTA temperature increases, as can be seen in Fig. 3.2 (c) and (d). No significant increase in sheet resistance was observed for Pt-germanide film with both thicknesses up to 500°C, indicating better thermal stability of PtGe<sub>2</sub> compared to NiGe with comparable germanide film thickness.





Figure 3.4 Sheet resistance of Ni- and Pt-germanides formed from 10 and 30 nm Ni and Pt at 300~500°C, respectively.



(a)




Figure 3.5 HRTEM pictures of (a) NiGe and (b) PtGe<sub>2</sub> formed at 400° C.

HRTEM analysis was also used to study the Ni- & Pt-germanides after RTA at 400°C, as shown in Figure 3.5. Results show that uniform, epitaxial growth of NiGe and PtGe<sub>2</sub> germanide films are formed with smooth and sharp interfaces on Ge.




Figure 3.6 Richardson plots of forward current of (a) NiGe/n-Ge (100) and (b) PtGe<sub>2</sub>/n-Ge (100) contacts with inset temperature dependent I - V curves.

Figure 3.6 shows the Richardson plots of forward current of the Ni- & Pt-germanide Schottky diodes formed at 400°C with the temperature dependent I - V curves as inset figure. From the I - T method mentioned in Chapter 2, calculated effective  $q\phi_{be}$  of Ni and Pt-germanides are 0.74 eV and 0.76 eV, respectively, even larger than Ge bandgap of 0.66 eV. Pt-germanides formed at 300~500°C exhibited similar  $q\phi_{be}$  with ideality factor of  $n = 1.0 \sim 1.1$ , in spite of their different phases.

On the other hand, according to Eq. (2.8) in the I - V method of barrier height measurement in Chapter 2, where Richardson constant  $A^* = 50$  A cm<sup>-2</sup>K<sup>-2</sup> for n-Ge (100) [3.14] [3.15], the  $q\phi_{be}$  of NiGe/n-Ge and PtGe<sub>2</sub>/n-Ge diodes extracted from the room temperature I - V curves are 0.58 eV and 0.62 eV, respectively. A higher  $q\phi_{be}$  therefore a lower  $q\phi_{bh}$  obtained for PtGe suggests that PtGe could be more promising for Ge p-MOSFETs application than NiGe. A further discussion will be carried out in Chapter 3.3 and Chapter 4.2. The much higher barrier heights obtained from the I - T method is most likely due to the presence of temperature dependent barrier height, i.e.,  $q\phi_{be} \approx q\phi_{be}(T = 0K) - \beta T$ , which means that  $q\phi_{be}$  values of 0.74 and 0.76 eV determined from Richardson plots more or less reflect  $q\phi_{be}$  values at T = 0K, rather than the value at measured temperatures [3.15]. The band gap of Ge decreases with increasing temperature is given by [3.16]

$$E_g(T) = 0.7437 - \frac{0.0004774 \times T^2}{235 + T} \text{ (eV)}$$
(3.1)

So the assumption of I - T method that the barrier height is temperature independent is not satisfied, leading to an inaccurate value of  $q\phi_{be}$ .

# **3.2 Metal germanide Schottky source/drain Ge pMOSFETs** integrated with TaN/HfO<sub>2</sub> gate stack

## **3.2.1 Experiment introduction**

The fabrication of Schottky source/drain Ge MOSFETs follows the procedure described in previous chapter. After dipped in diluted HF to remove native oxide, n-type (Sb-doped) (100) germanium wafers were loaded into multi-cluster CVD system, where Ge substrate received plasma PH<sub>3</sub> treatment at 400° C to improve the interface quality [3.4], followed by in-situ MOCVD HfO<sub>2</sub> deposition and post anneal at 400° C. ~100 nm TaN was deposited as gate electrode by reactive sputtering. After gate patterning, ~30 nm Si<sub>3</sub>N<sub>4</sub> spacer was deposited by PECVD at 250° C. Before source/drain metal deposition, wafer received DHF clean again to remove native oxide and Si<sub>3</sub>N<sub>4</sub> residue at source/drain region. ~30 nm Ni and Pt were respectively deposited by sputter, followed by rapid thermal anneal in N<sub>2</sub> ambient at 400° C to form germanide at source/drain. Unreacted Ni and Pt were removed with diluted HNO<sub>3</sub> and diluted aqua regia solution respectively. Finally, ohmic contacts were formed on the backside of the substrates by deposition of Al film.

## **3.2.2 Results and discussion**

The HRTEM image of TaN/HfO<sub>2</sub>/n-Ge (100) gate stack of the p-MOSFETs fabricated with conventional self-aligned process is shown in Fig. 3.7. Owing to the low-temperature process (highest temperature is 400°C), the conformal MOCVD HfO<sub>2</sub> film remained amorphous maintaining ultra thin interfacial layer which is mainly formed

during HfO<sub>2</sub> deposition [3.4]. The C-V curve measured at 1 MHz and gate leakage current of the TaN/HfO<sub>2</sub>/Ge gate stack are shown in Fig. 3.8. By using a software developed by the UC Berkeley Device Group, and taking into account of quantum confinement effects, the EOT can be extracted. The extracted EOT is ~ 2.9 nm and the leakage current at 1 V is about 2 × 10<sup>-6</sup> A/cm<sup>2</sup>, which is consistent with the HfO<sub>2</sub> physical thickness of ~ 8 nm.





Figure 3.7 HRTEM image of the TaN/HfO<sub>2</sub>/n-Ge (100) gate stack of a fully processed Schottky source/drain Ge p-MOSFET.






Figure 3.8 (a) capacitance-voltage and (b) current-voltage characteristics of  $TaN/HfO_2/n-Ge$  (100) gate stack.





Figure 3.9 Forward and reverse current at junctions of Ni- & Pt-germanide source/drain and B-doped  $p^+/n$  junction.


I-V curves measured from NiGe/n-Ge and PtGe<sub>2</sub>/n-Ge Schottky contacts at source/drain after SSDT fabrication as well as germanium p<sup>+</sup>/n junction (Boron 1×10<sup>16</sup>)

cm<sup>-2</sup>, 35 KeV, forming gas anneal at 400° C, 10 min) are shown in Fig. 3.9. Since limited dopant solid solubility in Ge and un-efficient activation, compared to p<sup>+</sup>/n junction, Ni- & Pt germanide/n-Ge Schottky diodes have comparable reverse current, but much higher forward current, which can be attribute to the higher density of available electrons in metal-germanide than in doped source/drain. PtGe<sub>2</sub>/n-Ge junction exhibits lower reverse current compared to NiGe/n-Ge due to higher electron barrier height between PtGe<sub>2</sub>/n-Ge (0.51 eV for NiGe/n-Ge and 0.60 eV for PtGe<sub>2</sub>/n-Ge extracted from Fig. 3.9 using I - V method in Chapter 2). It is noted that rectification character of the NiGe/n-Ge and PtGe<sub>2</sub>/n-Ge Schottky contacts degraded after transistor fabrication compared to diodes made by shadow mask (0.56 eV for NiGe/n-Ge and 0.63 eV for PtGe<sub>2</sub>/n-Ge), which will be discussed later.

Figure 3.10 shows the output characteristics  $(I_d - V_d)$  and transfer characteristics  $(I_d - V_g)$  of NiGe and PtGe<sub>2</sub> Schottky source/drain Ge p-MOSFET with channel width/length = 400/8 µm. The drain current at  $V_d = V_g - V_{th} = -1$  V is ~ - 2.3 and - 3.5 µA/µm, and the  $I_{on}/I_{off}$  ratio obtained at  $V_d = -0.1$  V is ~ 10<sup>3</sup> and 10<sup>4</sup> for NiGe and PtGe<sub>2</sub> Schottky source/drain MOSFETs, respectively. The main reason for the  $I_{on}$  increase and  $I_{off}$  reduction in PtGe<sub>2</sub> SSDT than that of NiGe SSDT, is believed to be ~ 0.1 eV higher  $\phi_{be}$  of PtGe<sub>2</sub>/n-Ge contact than that of NiGe/n-Ge contact by using the same I - V method to extract  $\phi_{be}$ . Moreover, compared to the conventional Ge p-MOSFET with boron-doped source/drain [3.4], PtGe<sub>2</sub> source/drain p-MOSFET provides a comparable  $I_{on}$  but 80% decrease in  $I_{off}$  with similar effective hole mobility, suggesting no degradation induced by Schottky contact at the source/drain. Further reduction of  $I_{off}$ 

can be achieved by using ultrathin Ge/SiGe on insulator substrates where the contact areas can be dramatically reduced.








Figure 3.10 Output characteristics of (a) NiGe and (b) PtGe<sub>2</sub> Schottky source/drain Ge p-MOSFETs; and transfer characteristics of (c) NiGe and (d) PtGe<sub>2</sub> Schottky source/drain Ge p-MOSFETs.

# 3.3 Process integration issues in Schottky source/drain Ge p-MOSFETs integrated with TaN/HfO<sub>2</sub> gate stack

# **3.2.1** Simulation of NiGe Schottky source/drain Ge p-MOSFET with different spacer thickness

Since spacer is one of the most important parts in a Schottky source/drain transistor, which physically and electrically isolated metal source/drain and metal gate, simulation was carried out to investigate the suitable spacer thickness based on the assumptions: (1) no pinning at metal/Ge interface; (2) metal work function equals to metal germanide work function; (3) no contact resistance, all the resistance come from channel and under spacer region; and (4) no degradation of carrier mobility. The work function of NiGe source/drain used in this simulation is 5.15 eV, Ge substrate doping concentration is  $1 \times 10^{16}$  cm<sup>-3</sup> and gate lengths are 8µm and 50nm, respectively, with SiO<sub>2</sub> of 5 nm as gate dielectric. The simulation is programmed by Argarwal Naveen (Silicon Nano Device Laboratory, National University of Singapore) with Synopsys Medici.

Simulated output characteristics  $I_d - V_d$  curves of NiGe Schottky p-MOSFETs with gate length of 8 µm and 50 nm are shown in Fig. 3.11 (a) and (b), respectively. As can be seen, the channel conductance in linear region of  $I_d - V_d$  curve increases with spacer thickness decreases in both cases. Especially, the dependence becomes more significant when channel length is comparable to spacer thickness in dimension, such as in short channel transistor.

However, simulation results also show that long channel (gate length of 8  $\mu$ m, Fig. 3.12 (a)) transistor with spacer thickness less than 10nm experiences high off current at

high  $V_d$ . As such, a spacer with thickness of 10~20 nm seems to be appropriate for long channel device and has been applied in this study. For short channel transistor, generally a thicker spacer helps to reduce punch through effect which results in high off current, however, with a trade-off of  $I_d$  as shown in Fig. 3.11 (b).




Figure 3.11 Simulated output characteristics ( $I_d - V_d$ ) of NiGe Schottky p-MOSFETs with gate length of (a) 8 µm and (b) 50 nm for different spacer thickness.

## 3.2.2 A robust, self-aligned Pt germanide process

It is well known that one of the most critical process steps for the formation of Pt germanide Schottky source/drain Ge MOSFETs is the selective removal of unreacted Pt after germanide formation. In literature Pt germanide process usually integrated with unconventional back gate configuration structure where a buried oxide and the substrate work as gate dielectric and gate electrode of the transistor by lift-off process [3.10]. Reactive ion etching (dry etching) process is also used which removes both uncreative Pt and Pt germanide without selectivity [3.17] [3.18]. However, there is no report available on conventional self-aligned wet etching process for the formation of Pt germanide Schottky source/drain. This is mainly due to the fact that the Pt etching solution, aqua regia, aggressively etches Pt germanide at an even faster rate than Pt, leading to nonuniformity and low yield of well-behaved PtGe<sub>2</sub> Schottky source/drain transistors shown earlier in this chapter. Later, enlightened by the studies [3.19] on formation of a protective SiO<sub>x</sub> surface hard mask on Pt silicide by surface oxidation of Pt silicide, a study on surface nitridation treatment, i.e. plasma nitridation of Pt germanide, was carried out and found that the formed GeN<sub>x</sub> can effectively protect Pt germanide from being etched during aqua regia wet etching process, which is believed to be a promising method to realize the robust self-aligned selective wet etching process for Pt germanide Schottky source/drain Ge MOSFETs formation.

The Ge wafers used in this experiment were also n-type Sb doped (100) wafers with a resistivity of  $2.0 \sim 3.2 \ \Omega \cdot cm$ . After DHF cleaning, ~30 nm pure Pt was deposited on the wafers by sputter and received a RTA process in N<sub>2</sub> ambient at 400° C for 1 minute to form PtGe<sub>2</sub>. Some Pt germanide samples were subjected to plasma nitridation

process with a power supply of 400 W, a fluence of N<sub>2</sub> at 120 sccm and a chamber pressure at 4 mTorr with a temperature of ~150° C in an inductively coupled plasma (ICP) chamber for one min, without or with substrate bias at 100 W. XPS with a standard Al Xray source was used to analyze the chemical states of the samples. All of the XPS spectra were collected at a take-off angle of 30°, with beam energy of the X-ray source at 10 KeV, and the path energy of the photoelectron analyzer at 30 KeV with a step size of 0.1 eV. After being dipped in diluted aqua regia (HCl:HNO<sub>3</sub>:H<sub>2</sub>O=3:1:7) at 80° C, the surface morphology and sheet resistance (Rs) of the samples were characterized by SEM and a four-point probe using the van der Pauw method with a correction factor [3.20] as discussed in Chapter 2, respectively.




Figure 3.12 XPS data of (A) Ge 2p3/2 and (B) N 1s spectra for Pt/Ge substrate with RTA at 400° C for 1 minute [curve (a)], and the substrate with RTA and nitridation without [curve (b)] or with [curve (c)] substrate bias.

To understand both the effects of RTA and nitridation treatment on Pt/Ge samples, the Ge 2p3/2 [Fig. 3.12 (A)] and N 1s XPS [Fig. 3.12 (B)] spectra were obtained for a ~30 nm Pt/n-Ge (100) substrate with RTA at 400°C for 1 minute [curve (a)], and the Pt/Ge substrates with the same RTA treatment followed by a ICP plasma nitridation treatment for 1 minute without [curve (b)] or with [curve (c)] substrate bias at 100 W. Previously, we have shown [3.21] that after being anneal in N<sub>2</sub> ambient at 400°C for 1 minute, the ~30 nm Pt has fully reacted with the Ge substrate to form a layer of ~60 nm single phase PtGe<sub>2</sub> with a sharp PtGe<sub>2</sub>/Ge interface on the Ge substrate. Therefore, the peaks located at ~1217 eV and ~1220 eV in curve (a) are attributed to the Ge-Pt bond and Ge-O bond [3.22] on the sample surface, respectively. The oxygen is believed to be introduced by the residual O<sub>2</sub> in the RTA chamber, which reacts with Ge substrate to form GeO<sub>x</sub> on sample surface during RTA.

For the sample with the RTA followed by nitridation treatment for one min without substrate bias, the Ge 2p3/2 spectrum [Fig. 3.12 (A) curve (b)] is dominated by Ge-Pt peak with a significant enhancement on its intensity while the intensity of Ge-O peak becomes negligible as compared to the counter parts in curve (a) for the sample with RTA only. Also, there is absence of indications of any N-N bond (~399 eV) [3.22] and Ge-N bond (~397.4 eV) [3.22] in curve (b) of Fig. 3.12 (B), as the same of the RTA sample. These may be attributed to the decomposition of Ge-O bonds while unsuccessful formation of Ge and Pt nitridation products during the plasma nitridation treatment, which leaves the sample surface to be mainly covered by Ge-Pt bonds and Ge dangling bonds.

However, when the sample is subjected to the RTA followed by nitridation treatment for one min with substrate bias at 100 W, curves fitting of the Ge 2p3/2 spectrum reveal two peaks: one at ~1219 eV with a relatively strong intensity, another at  $\sim$ 1217 eV with a weak intensity which is attributed to Ge-Pt bond as also observed in spectra for the samples with RTA only [curves (a)] and RTA followed by nitridation without substrate bias [curves (b)]. The peak at  $\sim 1219$  eV that dominates the Ge 2p3/2spectrum is attributed [3.22] to Ge-N bond corresponding to the occurrence of  $GeN_x$  on sample surface. In ICP etching process, it is well known that a substrate bias greatly enhances the extraction of ions from the plasma above the substrate surface. Therefore, it is believed that additional supply of 100 W substrate bias helps sample to extract much more nitrogen ions in the plasma to bombard the PtGe<sub>2</sub> surface in comparison with the situation in the nitridation process without substrate bias, which results in the formation of a very thin layer of  $GeN_x$  covering the substrate. The existence of  $GeN_x$  is also confirmed by the observation of N-Ge peak (~397.4 eV) [3.22] in the N 1s spectrum as shown in curve (c) of Fig. 3.12 (B).

Figure 3.13 shows the surface morphology of Pt/Ge samples with the RTA and nitridation treatment before and after wet etch by a diluted aqua regia for 1 or 5 minutes. For the sample with nitridation without substrate bias, it is clear that the substrate surface has been aggressively attacked after being etched for one minute, leaving a high density of large-area pits as shown in Fig.3.13 (c). In contrast, as Fig. 3.13 (d) indicates, for the sample treated by nitridation with substrate bias, the substrate surface keeps smooth and uniform before and after being etched up to 5 min. It is believed that the GeN<sub>x</sub> layer formed during nitridation treatment prevents the PtGe<sub>2</sub> underneath from being etched,

similar to the function of SiO<sub>2</sub> layer formed by surface oxidation of Pt silicide in Pt/Si system [3.19], which acts as a protective surface hard mask for Pt silicide during aqua regia etching. In addition, it is observed that the etching rate for PtGe<sub>2</sub> and Pt in the diluted aqua regia at 80° C is 30~40 nm/min and 6~7 nm/min, respectively. Therefore, a 5-minute etching is able to remove a Pt layer of ~30 nm which is corresponding to a PtGe<sub>2</sub> source/drain with depth of 60 nm.




Figure 3.13 Surface morphology (by SEM) of Pt/Ge substrates with RTA and (a) one min nitridation without bias, (b) one min nitridation with bias, (c) one min nitridation without bias and wet etch for one min, and (d) one min nitridation with bias and wet etch for 5 minutes.

Furthermore, measurement of Rs was taken before and after a sample was etched. As Table 3.1 indicates, for Pt/Ge sample with RTA only or with both RTA and nitridation without substrate bias, the Rs dramatically increases after being etched for one min from 5.5 to 89.0  $\Omega/\Box$ , and 6.6 to 86.8  $\Omega/\Box$ , respectively. However, for the sample with RTA and nitridation with substrate bias the Rs value remains consistently low as 6.9, 6.9 and 6.7  $\Omega/\Box$  for the sample before etching, after etching for one and 5 minutes, respectively. This further implies that the GeN<sub>x</sub> layer effectively protects PtGe<sub>2</sub> from being attacked during wet etching.

		Sheet resistance $(\Omega/\Box)$				
Pt/Ge treatment		RTA	RTA and plasma nitridation for 1 min without substrate bias	RTA and plasma nitridation for 1 min with 100 W substrate bias		
Before wet etch		5.5	6.6	6.9		
After wet etch	1 min	89.0	86.8	6.9		
	5 min			6.7		

Table 3.1. Summary of Rs values for samples with different treatments before and after diluted aqua regia etching.

# **3.4 Conclusion**

In this chapter, comprehensive studies on Schottky contact properties of Ni- & Ptgermanides on n-Ge show that both materials provide promising merits for p-MOSFETs. While only single phase of NiGe was observed by XRD analysis after Ni-Ge anneal from 300 to 500°C for Ni thickness of both 10 and 30 nm, Pt-Ge system shows the formation and transition of 3 different phases (PtGe, Pt<sub>2</sub>Ge<sub>3</sub>, PtGe<sub>2</sub>) after anneal and the germanium concentration in Pt germanide increase with increasing anneal temperature. The PtGe<sub>2</sub> phase also shows the lowest resistivity of ~ 25  $\mu\Omega$ ·cm, which is higher than that of NiGe phase (~ 16  $\mu\Omega$ ·cm). PtGe<sub>2</sub> film has a better thermal stability compared to NiGe. SEM analysis revealed that agglomeration happens in NiGe film when annealed at 500° C, especially for thinner NiGe film, while smooth morphology for PtGe<sub>2</sub> annealed at the same temperature. Uniform, epitaxial growth of germanide films with smooth and sharp interfaces on Ge are observed for both materials.  $q\phi_{be}$  extracted from I - V curves PtGe<sub>2</sub>/n-Ge and NiGe/n-Ge Schottky contacts are 0.62 and 0.58 eV, respectively, which means  $q\phi_{bh}$  as low as 0.04 and 0.08 eV can be achieved.

Schottky source/drain transistors using Ni and Pt germanide are also fabricated on n-Ge-substrate with CVD-HfO<sub>2</sub>/TaN gate stack which has a highest process temperature at 400° C. Ni and Pt germanide Schottky junction at source/drain show improved forward and reverse current, compared to conventional B-doped Ge MOSFET. In addition, the higher  $I_{on}$  and lower  $I_{off}$  are obtained from Pt-germanide MOSFET than those of Ni-germanide MOSFET and convention Ge-pMOSFET.

Some work on process optimization is also included. Simulation on spacer thickness shows that for long channel transistors, the suitable spacer thickness seems to be 10~20 nm, while for short channel transistor, thicker spacer can help to reduce short channel effect but at the cost of reduced  $I_{on}$ .

At last, we proposed a robust self-aligned Pt germanide process by demonstration a surface plasma nitridation treatment on Pt germanide that is able to effectively protect Pt germanide from being attacked during aqua regia wet etching process. XPS analysis suggests that a very thin protective  $\text{GeN}_x$  layer exists on the sample surface after plasma nitridation for one min with substrate bias at 100 W. A smooth and uniform surface morphology and consistent low Rs of the samples are also obtained after wet etching by SEM and four-point probe method, respectively. This nitridation treatment seems to be a promising method to realize robust self-aligned selective wet etching process for Pt germanide Schottky source/drain MOSFETs formation.

#### **References:**

- [3.1] C. O. Chui, H. Kim, D. Chi, B. B. Triplett, P. C. McIntyre and K. C. Saraswat, "A sub-400°C germanium MOSFET technology with high-k dielectric and metal gate," IEDM Tech. Dig., pp.437, 2002.
- [3.2] W. P. Bai, N. Lu, J. Liu, A. Ramirez, D. L. Kwong, D. wristers, A. Ritenour, L. Lee and D. Antoniadis, "Ge MOS Characteristics with CVD HfO<sub>2</sub> Gate Dielectrics and TaN Gate Electrode," VLSI Technology, 2003, Digest of Technical Papers, Symposium on, pp.121, 2003.
- [3.3] N. Wu, Q. C. Zhang, C. X. Zhu, C.C. Yeo, S. J. Whang, D.S.H. Chan, M.F. Li,
  B.J. Cho, A. Chin and D.L. Kwong, "Effect of surface NH<sub>3</sub> anneal on the physical and electrical properties of HfO<sub>2</sub> films on Ge substrate," App. Phys. Lett. vol. 84, pp.3741, 2004.
- [3.4] S. J. Whang, S. J. Lee, Fei Gao, Nan Wu, C. X. Zhu, Ji Sheng Pan, Lei Jun Tang and D. L. Kwong, "Germanium p- & n-MOSFETs fabricated with novel surface passivation (plasma- PH<sub>3</sub> and thin AlN) and TaN/HfO<sub>2</sub> Gate stack," IEDM Tech. Dig., pp. 307, 2004.
- [3.5] K. Kita, M. Sasagawa, K. Tomida, K. Kyuno and A. Toriumi, "Oxidation-Induced Damages on Germanium MIS Capacitors with HfO<sub>2</sub> Gate Dielectrics," Extended Abstracts of 2003 International Conference on Solid State Devices and Materials (SSDM), pp.292, 2003.
- [3.6] Suh, Y.S., Carroll, M.S., Levy, R.A., Sahiner, M.A., Bisognin, G. and King, C.A.,
   "Modeling of boron and phosphorus implantation into (100) Germanium,"
   Electron Devices, IEEE Transactions on, vol. 52, pp.91, 2005.

- [3.7] A. Kinoshita, C. Tanaka, K. Uchida and J. Koga, "High-performance 50-nm-Gate-Length Schottky-Source/Drain MOSFETs with Dopant-Segregation Junctions," VLSI Technology, 2005, Digest of Technical Papers, Symposium on, pp.158, 2005.
- [3.8] J. Kedzierski, P. Xuan, E. H. Anderson, J. Bokor, T. J. King and C. H. Hu, "Complementary silicide source/drain thin-body MOSFETs for the 20nm gate length regime," IEDM Tech. Dig., pp. 57, 2000.
- [3.9] Daniel Connelly, Carl Faulkner, and D. E. Grupp, "Performance Advantage of Schottky Source/Drain in Ultrathin-Body Silicon-on-Insulator and Dual-Gate CMOS," IEEE Transactions on Electron Devices, vol. 50, pp. 1340, 2003.
- [3.10] Tatsuro Maeda, Keiji Ikeda, Shu Nakaharai, Tsutomu Tezuka, Naoharu Sugiyama, Yoshihiko Moriyma and Shinichi Takagi, "High Mobility Ge-on-Insulator p-Channel MOSFETs Using Pt Germanide Schottky Source/Drain," IEEE Electron Device Lett., vol. 26, pp.102, 2005.
- [3.11] Shiyang Zhu, Rui Li, S. J. Lee, M. F. Li, Anyan Du, Jagar Singh, Chunxiang Zhu, Albert Chin and D. L. Kwong, "Germanium pMOSFETs With Schottky-Barrier Germanide S/D, High-k Gate Dielectric and Metal Gate," IEEE Electron Device Lett., vol. 26, pp.81, 2005.
- [3.12] F. M. d'Heurle and P. Gas, "Kinetics of formation of silicides: A review," J. Mater. Res. vol. 1, pp. 205, 1986.
- [3.13] Shiyang Zhu, M. B. Yu, G. Q. Lo and D. L. Kwong, "Enhanced Thermal Stability of Nickel Germanide with Ultrathin Ti layer," Extended Abstracts of the 2007 International Conference on Solid State Devices and Materials, pp. 388, 2007.

- [3.14] C. R. Crowell and S. M. Sze, "Current transport in metal-semiconductor barriers," Solid-State Electron, vol. 9, pp. 1035, 1966.
- [3.15] H. B. Yao, D. Z. Chi, R. Li, S. J. Lee and D. L. Kwong, "Effect of the inversion layer on the electrical characterization of Pt germanide/n-Ge (001) Schottky contacts," App. Phy. Lett., vol. 89, pp. 242117, 2006.
- [3.16] C. D. Thurmond, "The Standard Thermodynamic Functions for the Formation of Electrons and Holes in Ge, Si, GaAs, and GaP," J. Electronchem. Soc. vol. 122, pp. 1133, 1975.
- [3.17] F. Gao, S. Balakumar, R. Li, S. J. Lee, T. C. Hang, A. Du, S. Tripathy, W. S. Hwang, N. Balasubramanian, G. Q. Lo, D. Z. Chi, and D. L. Kwong, "100 nm Gate Length Pt-Germanosilicide Schottky S/D PMOSFET on SGOI Substrate Fabricated by Novel Condensation Approach," 13<sup>th</sup> IEEE Int-. Symp. Physical Failure Analysis of Integrated Circuits (IPFA), pp. 311, 2006.
- [3.18] R. Li, S. J. Lee, D. Z. Chi, M. H. Hong, and D. L. Kwong, "Pt-germanide Formed by Laser Annealing and Its Application for Schottky Source/Drain MOSFET Integrated with TaN/CVD-HfO<sub>2</sub>/Ge Gate Stack," Int-. Conference on Solid Stage Devices and Materials, pp.36, 2007.
- [3.19] Z. Zhang, S. –L. Zhang, M. Ostling, and J. Lu, "Robust, scalable self-aligned platinum silicide process," Appl. Phys. Lett., vol. 88, pp. 142114, 2006.
- [3.20] A. A. Ramadan, R. D. Gould and A. Ashour, "On the Van der Pauw method of resistivity measurements", Thin Solid Films, vol. 239, pp. 272, 1994.

- [3.21] R. Li, S. J. Lee, H. B. Yao, D. Z. Chi, M. B. Yu and D. L. Kwong, "Pt-Germanide Schottky source/drain Germanium p-MOSFET with HfO<sub>2</sub> gate dielectric and TaN gate electrode," IEEE Electron Device Lett. vol. 27, pp. 476, 2006.
- [3.22] NIST X-ray Photoelectron Spectroscopy Database, NIST Standard Reference Database 20, Version 3.4 (Web Version).

# **Chapter 4**

# Metal germanides with low electron barrier height for Ge n-MOSFET application

As mentioned in Chapter 1, the potential use of Ge as channel material and Schottky source/drain structure in future MOSFETs have triggered the active search for suitable germanides, which can be formed in a self-aligned manner through solid-state reactions of Ge and metals. In Chapter 3, studies on Ni- and Pt- germanides have shown that they are among the most promising candidates for Schottky source/drain Ge p-MOSFETs application [4.1] [4.2] and Ni- & Pt- germanide Schottky source/drain p-MOSFETs have been demonstrated with improved performance compared to conventional-doped source/drain Ge p-MOSFETs [4.3]-[4.5]. However, for n-MOSFETs, there has been no serious attempt to identify suitable germanide materials for the same application, i.e., germanides with low barriers to n-type Ge. In this chapter, two tempts were carried out to explore potential germanide candidates for n-MOSFETs application. One is to investigate metal germanide properties formed by reaction between Ge and rare earth metal (REM) which has a low metal work function. The other is to reduce NiGe barrier height to n-Ge by using a valence mending adsorbate, Sb, segregation during Ni germanidation.

# 4.1 REM metal (Er, Yb) germanide/p-Ge (100) contacts and Ergermanide Schottky S/D Ge n-MOSFETs

## 4.1.1 Introduction

Earlier works on electrical contact formation on n-Si have shown that REM silicides (e.g., ErSi<sub>2</sub> and YbSi<sub>2</sub>) yield low Schottky barriers (~0.28 eV) on n-type Si and can be grown with high-quality epitaxy on Si (111) and (100). Ge has the same face-centered cubic structure as Si and REM germanides typically have a hexagonal AlB<sub>2</sub> structure as their silicide analogues. It is thus expected that REM germanides also exhibit low Schottky barrier heights to n-Ge (100) and therefore suitable for electrical contact formation in Ge n-MOSFETs either as ohmic contacts to n<sup>+</sup> source/drain or as Schottky source/drain. In this part, Er and Yb germanides are investigated in the view of material and electrical properties, and Ge n-MOSFET with Er germanide Schottky source/drain is also demonstrated.

## 4.1.2 Experiment

Germanide/p-Ge contacts were fabricated using Ga doped p-Ge (100) wafers (5.10-3.90  $\Omega$ •cm). After dipping in diluted HF (HF: H<sub>2</sub>O=1:100) for 5 min to remove native oxides from the surfaces, wafers were loaded into PECVD chamber where ~100 nm Si<sub>3</sub>N<sub>4</sub> was deposited as field isolation material. The active region was defined by lithography and RIE, followed by DHF clean for one min to remove residue Si<sub>3</sub>N<sub>4</sub> and germanium native oxide. After loading the wafers into the chamber of a dc magnetron sputtering system, ~30 nm thick Er and Yb were sputter-deposited onto the wafers,

followed by a reactive sputtering deposition of W with a thickness of 50 nm as capping layer to prevent REM from oxidation in consequent RTA process. After germanidation in RTA chamber, W capping layer was removed by RIE and unreacted REM was selectively removed by diluted HNO<sub>3</sub> (HNO<sub>3</sub>:H<sub>2</sub>O=1:20) for 3 min. Finally ~100 nm Al was deposited at wafer backside to form backside ohmic contact.

The Er-germanide Schottky source/drain n-MOSFET fabrication follows the similar procedure with Ni and Pt p-MOSFETs fabrication discussed in Chapter 2. After DHF cleaning and surface passivation, CVD HfO<sub>2</sub> and PVD TaN were deposited consequently to form the gate electrode. 30 nm Er and 50 nm W were deposited after spacer formation, followed by RTA germanidation, RIE to remove W and selective etch process to remove unreacted erbium.

## 4.1.3 Results and discussion

Figure 4.1 (a) shows the XRD results of as deposited 50 nm W/30 nm Er film and Er-germanide formed after anneal from  $250^{\circ}$  C to  $400^{\circ}$  C. No Er-germanide peak was detected up to  $250^{\circ}$  C though Er peak was weaker compared to that observed in as deposited sample, showing that at  $250^{\circ}$  C, Er and Ge interdiffusion happens, may be accompanied with slightly amorphous germanide formation. Obvious Er<sub>2</sub>Ge<sub>3</sub> peak was observed when the anneal temperature increased to  $300^{\circ}$  C, indicating a highly textured Er<sub>2</sub>Ge<sub>3</sub> film was formed. The absence of Er peak implies the full reaction of as-deposited Er with Ge substrate after anneal at  $300^{\circ}$  C 1min. With anneal temperature increased to  $400^{\circ}$  C, weak Er<sub>3</sub>Ge<sub>4</sub> peaks were detected too. It is also noted that, no erbium oxide peak was detected and the intensity of W peak was strong and constant from the as-deposited

sample to the sample after anneal at different temperature, proving that W film which acted as oxygen barrier that can prevent erbium from oxidation and still remained intact after anneal, is promising as capping layer for REM process.




Figure 4.1 XRD results of (a) Er-germanide formed by 50nm W/30 nm Er/p-Ge (100) after RTA at  $300^{\circ}$  C,  $400^{\circ}$  C and  $500^{\circ}$  C, respectively, and (b) Er-germanide in (a) after W removal by RIE.

The XRD results of Er-germanide after W capping layer removed by RIE are also shown in Fig. 4.1 (b). It is observed that although RIE does not alter the Er-germanide phases, crystallized germanide film tends to be amorphous. Due to the lack of information on Yb-Ge in the respective powder diffraction file [4.6], XRD results of Yb germanide are not included here.

The sheet resistance value of Er-Ge and Yb-Ge phases formed at different RTA temperatures were obtained using four-point probe measurement, shown in Figure 4.2. It is clear that the Er<sub>2</sub>Ge<sub>3</sub> formation is correlated well to the variation of the sheet resistance. A minimum sheet resistance of 6.8 and 5.95  $\Omega/\Box$ , corresponding to a resistivity value of 27.2 and 26.8  $\mu\Omega^{\bullet}$ cm are obtained for Er and Yb germanide respectively, which is significantly lower than the resistivity values of ~30-40  $\mu\Omega^{\bullet}$ cm reported for REM silicides such as YbSi<sub>2-x</sub> and ErSi<sub>2-x</sub> [4.7] [4.8].




Figure 4.2 Sheet resistance of 30 nm Er/p-Ge (100) after annealing at temperature from  $250^{\circ}$  C to  $500^{\circ}$  C.





Figure 4.3 Current-voltage (I - V) characteristics at room temperature for (a) 50 nm W/ 30 nm Er/p-Ge (100) and (b) 50 nm W/ 30 nm Yb/p-Ge (100) contacts after anneal at 350 °C and 400°C, respectively.

Current-voltage characteristics measured at room temperature for Ergermanide/p-Ge (100) and Yb-germanide/p-Ge (100) contacts after RTA 350°C and 400 ° C respectively, are shown in Figure 4.3. Well rectifying characteristics were observed in all the contacts, while higher annealing temperature led to higher reverse current. Ideality factor n and hole barrier height  $q\phi_{bh}$  extracted from the linear part of the forward current are summarized in Table 4.1, where  $q\phi_{be}$  was calculated according to the assumption that the sum of  $q\phi_{be}$  and  $q\phi_{bh}$  equals to germanium band gap (0.6634 eV). Although  $q\phi_{be}$  less than 0.2 eV was obtained for all the diodes, it is noted that n value is significantly larger than unit. It implies the REM germanide/p-Ge (100) diodes are far from ideal and the current flows over REM germanide/p-Ge (100) interface is not fully determined by the thermionic emission theory. This probably due to the defects which formed during germanidation process and act as recombination centers or as intermediate states for trap-assisted tunnel currents, leading to a rising n value. Photocurrent measurements mentioned in Chapter 2 could be used to extract more accurate barrier height values.

Table 4.1 Ideality factor (*n*),  $\phi_{bh}$  and  $\phi_{be}$  for Er-Ge/p-Ge (100) and Yb-Ge/p-Ge (100) contacts after RTA at 350° C and 400° C, respectively.

		Er-Ge		Yb-Ge		
	n	$\phi_{bh}(\mathrm{eV})$	$\phi_{be}$ (eV)	п	$\phi_{bh}(eV)$	$\phi_{be}$ (eV)
350° C	1.29	0.52	0.14	1.57	0.49	0.17
400° C	1.55	0.51	0.15	1.71	0.48	0.18






Figure 4.4 (a) output characteristics and (b) transfer characteristics of Er-germanide Schottky source/drain Ge n-MOSFETs.

Er-germanide Schottky source/drain Ge n-MOSFET with gate length of 20  $\mu$ m and EOT of 3.1 nm was also demonstrated. Well-behaved I<sub>d</sub>-V<sub>d</sub> and I<sub>d</sub>-V<sub>g</sub> curves are shown in Figure 4.4. The relatively low drive current in Figure 4.4 (a) I<sub>d</sub>-V<sub>d</sub> curves exhibits high channel to source/drain resistance, which may come from limited Er-germanide source/drain extension towards the channel, and high  $\Phi_{Be}$  due to Fermi level pinning between Er-germanide/p-Ge interfaces.

### 4.1.4 Conclusion

In conclusion, studies on Er- and Yb- germanides show that, although a resistivity value as low as of 27.2 and 26.8  $\mu\Omega$ •cm are obtained for Er- and Yb- germanides respectively, and well rectifying characteristics were also observed in Er- and Yb-germanide/p-Ge (100) contacts, the ideality factor values larger than unit implied high density of defects were formed during germanidation leading to higher *n* value. Er-germanide Schottky source/drain Ge n-MOSFET was also demonstrated with well-behaved output and transfer characteristics but a relatively low drive current.

# 4.2 Ni-Ge barrier height modulation by Sb segregation

# 4.2.1 Introduction

Previous studies on nickel and platinum germanides have shown that they are among the most promising candidates for Schottky source/drain Ge p-MOSFETs application [4.1] [4.2] and recently Ni- and Pt- germanide Schottky source/drain p-MOSFETs have been demonstrated with improved performance compared to conventional-doped source/drain Ge p-MOSFETs [4.3]-[4.5]. In contrast, studies on germanides for Ge n-MOSFETs so far have been mainly focused on rare earth elements such as Er and Yb with low metal work function [4.9] [4.10]. Inspired by the studies on low resistance contacts to n-Si [4.11] [4.12], which have shown effective Schottky barrier height reduction at NiSi/n-Si interface by introducing valence-mending adsorbates, in this work, by inserting an interfacial layer of Sb, we show that Ni-germanide is able to give both low resistivity and low electron barrier height, which make Ni-germanide with such modification a good ohmic contact material to  $n^+$  source/drain regions as well as a promising Schottky source/drain candidate for Ge n-MOSFETs.

## 4.2.2 Experiment

The starting wafer is Sb doped (doping concentration is  $6 \times 10^{14}$  cm<sup>-3</sup>) n-type Ge (100) as substrate. ~100 nm PECVD Si<sub>3</sub>N<sub>4</sub> was deposited at 250° C for field isolation followed by lithography patterning and dry etching to define diode pattern. After dipping in diluted hydrofluoric acid (HF:H<sub>2</sub>O=1:100 by volume) for one minute to remove residue  $Si_3N_4$  and native germanium oxide in opened diode region. Sb and Ni were deposited by e-beam evaporator in sequence with Sb thickness of 0, 5 nm, 10 nm and 15 nm, respectively and Ni thickness of 30 nm for all samples. Then samples were rapid thermal annealed at 300° C and 400° C for one min respectively to form NiGe. Unreacted Ni was removed by diluted HNO<sub>3</sub> (HNO<sub>3</sub>:H<sub>2</sub>O=1:20). Finally ~100 nm Al was deposited by e-beam evaporator at the wafer backside to form ohmic contact for diode electrical measurement. The process flow and schematic structure are shown in Fig. 4.5, where asdeposited Sb is sandwiched at Ni and Ge interface. For the material study, Sb and Ni were deposited onto blank Ge wafer with the same thickness as diodes and also RTA annealed at 300° C and 400° C respectively. The germanide phases were identified with XRD, atoms profiles were examined with SIMS, the electrical sheet resistance was measured with the Van der Pauw method [4.13], and the contact electrical properties were characterized with an Agilent 4284A LCR semiconductor parameter analyzer.




Figure 4.5 Process flow for fabricating low Schottky barrier height diodes using Sb segregation and device final structure after fabrication.

## 4.2.3 Result and discussion

The XRD results of NiGe formation with and without Sb inter-layer after RTA are shown in Figure 4.6. For samples without Sb interlayer, at 300° C and 400° C, Ni monogermanide phase is identified with a high intensity NiGe (111) peak, indicating a highly textured nature of the formed NiGe film with a (111) NiGe||Ge (100) orientation relationship [4.1]. By adding a 15nm Sb inter-layer, NiSb peaks are detected for the

sample annealed at 300° C however cannot be observed at 400° C. In reference [4.14], it is reported the NiSi formation at the present of Sb and also found that no NiSb was formed after RTA at 500° C and above, indicating Ni prefers reacting with Ge and Si compared to Sb at higher temperature. No degradation of NiGe structural properties induced by Sb interlayer are observed when anneal temperature increase to 400° C.




Figure 4.6 XRD profiles of 30 nm Ni/n-Ge (100) and 30 nm Ni/15 nm Sb/n-Ge (100) after RTA at 300° C and 400° C, respectively.

Figure 4.7 shows the SIMS depth profiles of Ni, Ge and Sb for the device with Sb interlayer thickness of 15 nm and annealed at 300° C and 400° C, respectively. Figure 4.7 (a) shows that the peak of Sb concentration is located near NiGe surface for the diode annealed at 300° C, and no peak of Sb concentration at NiGe/Ge interface is observed. According to the traditional Thermal Emission model [4.15], the electron barrier height

 $(\phi_{be})$  and ideality factor extracted from the room temperature I-V characteristics of NiGe/n-Ge diodes annealed at 300° C (Fig. 4.8 (a)), are within 0.528~0.525 eV and 1.04~1.14, respectively, regardless of the Sb thickness, indicating that after anneal at 300 ° C, Sb cannot effectively reduce  $\phi_{be}$  due to the failure of Sb segregation at NiGe/Ge interface. The formation of NiSb at 300° C could be one of the reasons for the absence of Sb at NiGe/Ge interface.

On the contrary, significant amount of Sb is detected to be located at NiGe/Ge interface region for the diode annealed at 400° C (Fig. 4.7 (b)), showing that the Sb segregation occurred at NiGe/Ge interface after anneal at  $400^{\circ}$  C. I - V characteristics in Figure 4.8 (b) shows that, for diodes annealed at 400° C, the reverse current ( $I_r$ ) significantly increases as the Sb thickness increased from 0 to 15 nm, showing the successful modulation of  $\phi_{be}$  by the segregation of Sb. Due to the difficulties to extract low barrier height, the rectification ratio R<sub>c</sub> is used to evaluate Schottky barrier height which is defined as the ratio of forward current  $I_f$  at forward voltage  $V_f$  of 0.5 V to reverse current  $I_r$  at reverse voltage  $V_r$  of -0.5 V applied to the diodes. It is known that higher effective Schottky barrier height leads to higher R<sub>c</sub> value and R<sub>c</sub> should be 1 for an ideal ohmic contact [4.15]. In Fig. 4.8 (c), it is observed that the R<sub>c</sub> value can be widely modulated for the diodes annealed at 400° C. R<sub>c</sub> of 1.14 was obtained for the diode with Sb thickness of 15nm, indicating that  $\phi_{be}$  can be greatly reduced and an almost ideal ohmic contact of NiGe/n-type Ge can be achieved, although an additional Sb layer will increase complexity and cost of the device fabrication process. The R<sub>c</sub> value achieved in






Figure 4.7 SIMS depth profile of Ni, Ge and Sb for the device with 30 nm Ni and 15 nm Sb interlayer annealed at (a) 300° C and (b) 400° C, respectively.








Figure 4.8 Current-voltage (I - V) characteristics at room temperature for NiGe/n-Ge (100) diodes with and without Sb interlayer annealed at (a) 300° C and (b) 400° C, respectively, and (c) rectification ratio R<sub>c</sub>  $(I_f / I_r)$  as a function of Sb interlayer thickness  $(T_{sb})$ .

this work is significantly lower compared to the R<sub>c</sub> value of ~ 100 in reference [4.16] where sulfur segregation is applied to lower  $\phi_{be}$  of NiGe/n-Ge contact. It is also noticed that, different from the case in NiSi/n-Si contact [4.14], the  $\phi_{be}$  modulation of NiGe/n-Ge contact is more dependent on anneal temperature, less dependent on Sb interlayer thickness.

Figure 4.9 shows the resistivity  $\rho$  measured from samples annealed at 400° C with different Sb inter-layer thickness. No obvious increase in Rs is observed for various Sb thickness, which means  $\phi_{be}$  can be modified through Sb segregation while the low sheet resistivity properties of NiGe film (~ 17  $\mu\Omega$ •cm) still can be maintained, which is

slightly higher than the resistivity of NiSi (~ 15  $\mu\Omega$ •cm), the silicide material with the lowest resistivity reported [4.18] [4.19]. Although a resistivity value as low as ~19 $\mu\Omega$ • cm has been reported for ErGe<sub>1.5</sub> [4.10], the REM germanides (silicides) have been known to form through a nucleation-controlled growth, usually leading to a rough germanide (silicide)/Ge (Si) interface, which makes REM germanides not suitable for n<sup>+</sup> source/drain contacts in spite of their low metal work function [4.18] [4.19]. From this point of view, because of the diffusion-controlled growth mechanism, which would lead to a smooth germanide/Ge interface, NiGe could be a more promising candidate for contact material to n<sup>+</sup> source/drain regions and Schottky source/drain material for Ge n-MOSFETs.




Figure 4.9 Electrical resistivity of Ni/n-Ge (100) as a function of Sb interlayer thickness after annealing at 400° C.

# 4.2.4 Conclusion

In conclusion, we demonstrated a novel method to effectively reduce  $\phi_{be}$  of NiGe on n-type Ge (100) by inserting a Sb interlayer at Ni/Ge interface prior to RTA process. Sb segregation is found to be highly dependent on anneal temperature, while less dependent on Sb thickness. After anneal at 400° C, an almost ideal ohmic contact of NiGe/n-type Ge with R<sub>c</sub> and  $\rho$  as low as 1.14 and ~ 17  $\mu\Omega$ •cm was obtained, indicating that through  $\phi_{be}$  modulation by adding a Sb interlayer, NiGe could be a good ohmic contact material to n<sup>+</sup> source/drain regions as well as a promising Schottky source/drain candidate for Ge n-MOSFETs.

### **References:**

- [4.1] D. Z. Chi, R. T. P. Lee, S. J. Chua, S. J. Lee, S. Ashok and D. –L. Kwong, "Current-voltage characteristics of Schottky barriers with barrier heights larger than the semiconductor band gap: The case of NiGe/n-(001) Ge contact," J. App. Phys. vol. 97, pp. 113706, 2005.
- [4.2] H. B. Yao, D. Z. Chi, R. Li, S. J. Lee and D. –L. Kwong, "Effect of the inversion layer on the electrical characterization of Pt germanide/n-Ge(001) Schottky contacts," Appl. Phys. Lett. vol. 89, pp. 242117, 2006.
- [4.3] Shiyang Zhu, Rui Li, S. J. Lee, M. F. Li, Anyan Du, Jagar Singh, Chunxiang Zhu, Albert Chin and D. L. Kwong, "Germanium pMOSFETs With Schottky-Barrier Germanide S/D, High-k Gate Dielectric and Metal Gate," IEEE Electron Device Lett. vol. 26, No. 2, pp.81, 2005.
- [4.4] Rui Li, S. J. Lee, H. B. Yao, D. Z. Chi, M. B. Yu and D. L. Kwong, "Pt-Germanide Schottky Source/Drain Germanium p-MOSFET with HfO<sub>2</sub> Gate Dielectric and TaN Gate Electrode," IEEE Electron Device Lett. vol. 27, pp.476, 2006.
- [4.5] F. Gao, S. J. Lee, R. Li, S. J. Whang, B. J. Cho, S. Balakumar, Chih-Hang Tung,
  D. Z. Chi and D. L. Kwong, "SiGe on Insulator MOSFET Integrated with Schottky Source/Drain and HfO<sub>2</sub>/TaN Gate Stack," Electrochemical and Solidstate Letters, issue 9, pp. G222, 2006.

- [4.6] Joint Committee for Powder Diffraction Standards, JCPDS International Center Diffraction Data, Swarthmore, PA, 1976.
- [4.7] J. Y. Duboz, P. A. Badoz, F. A. d'Avitaya, and J. A. Chroboczek, "Electronic transport properties of epitaxial erbium silicide/silicon heterostructures," Appl. Phys. Lett. vol. 55, pp. 84, 1989.
- [4.8] S. Zhu, J. Chen, M. F. Li, S. J. Lee, J. Singh, C. X. Zhu, A. Du, C. H. Tung, A. Chin and D. L. Kwong, "N-type Schottky barrier source/drain MOSFET using ytterbium silicide," IEEE Electron Device Lett. vol. 25, pp. 565, 2004.
- [4.9] Rui Li, H. B. Yao, S. J. Lee, D. Z. Chi, M. B. Yu, G. Q. Lo and D. L. Kwong,"Metal-germanide Schottky Source/Drain transistor on germanium substrate for future CMOS technology," Thin Solid Films, vol. 504, pp. 28, 2006.
- [4.10] S. L. Liew, B. Balakrisnan, C. S. Ho, O. Thomas and D. Z. Chi, "Phase and Texture of Er-Germanide Formed on Ge (001) Through a Solid-State Reaction," J. Electrochemical Soc., vol. 154, pp. H9, 2007.
- [4.11] Zhen Zhang, Zhijun Qiu, Ran Liu, and Mikael Ostling, "Schottky-Barrier Height Tuning by Means of Ion Implantation Into Preformed Silicide Films Followed by Drive-In Anneal," IEEE Electron Dev. Lett., vol. 28, pp. 565, 2007.
- [4.12] Hoong-Shing Wong, Lap Chan, Ganesh Samudra, and Yee-Chia Yeo, "Effective Schottky Barrier Height Reduction Using Sulfur or Selenium at the NiSi/n-Si (100) Interface for Low Resistance Contacts," IEEE Electron Dev. Lett., vol. 28, pp. 1102, 2007.

- [4.13] A. A. Ramadan, R. D. Gould and A. Ashour, "On the Van der Pauw method of resistivity measurement," Thin Solid Films, vol. 239, pp. 272, 1994.
- [4.14] H. S. Wong, L. Chan, G. Samudra and Y. –C. Yeo, "Schottky Barrier Height Modulation for Nickel Silicide on n-Si (100) using Antimony (Sb) Segregation," Int-. Conference on Solid Stage Devices and Materials, pp.366, 2007.
- [4.15] E. H. Rhoderick and R. H. Williams, *Metal-Semiconductor Contacts*, 2<sup>nd</sup> ed, Oxford, U. K., Clarendon, 1988.
- [4.16] Keiji Ikeda, Yoshimi Yamashita, Naoharu Sugiyama, Noriyuki Taoka and Shinichi Takagi "Modulation of NiGe/Ge Schottky barrier height by sulfur segregation during Ni germanidation," Appl. Phys. Lett., vol. 88, pp. 152115, 2006.
- [4.17] Mukai, R., Ozawa, S. and Yaqi, H., "Compatibility of NiSi in the self-aligned silicide process for deep submicrometer devices," Thin Solid Films, vol. 270, pp. 567, 1995.
- [4.18] Shi-Li Zhang and Mikael Ostling, "Metal Silicides in CMOS Technology: Past, Present, and Future Trends", Critical Reviews in Solid State and Materials Sciences, vol. 28, pp. 1, 2003.
- [4.19] F. M. d'Heurle and P. Gas, "Kinetics of formation of silicides: A review", J. Mater. Res. vol. 1, pp. 205, 1986.

# **Chapter 5**

# Laser application in metal germanide formation as an alternative annealing method

# **5.1 Introduction**

In previous chapters, all the studies were carried out by subjecting the whole device wafer to an elevated temperature using RTA to form metal germanide. A laser annealing process, as an alternative, can be adapted to form metal germanide with additional potential advantages, including control of tailored germanide profile with suppressed metal/Ge diffusion due to possible local selective heating of specific regions and reduced thermal budget, enhanced germanide/Ge interface quality with suppressed diffusion of impurities, and better process flexibility with low process cost [5.1]-[5.3]. Owing to theses unique characteristics, in recent years laser irradiation has received more and more attention in growing thin films of silicides [5.4]-[5.6], germanosilicides [5.7]-[5.9]. However, the report of studies on metal germanide formation by laser anneal is still rare in literature. In this chapter, a preliminary study on investigation of Pt-germanide formation by laser annealing process was carried out to explore the feasibility of using laser annealing as an alternative method in germanide source/drain formation. A wellbehaved laser annealed Schottky source/drain Ge pMOSFET integrated with HfO<sub>2</sub>/TaN gate stack is also demonstrated.

# **5.2 Experiment**

### 5.2.1 Laser annealed Pt-germanide/n-type Ge (100) Schottky contacts

The Ge substrates used in this work were Sb-doped n-type (100) wafers with a resistivity of 2.0~3.2  $\Omega$ ·cm. First, the substrates were dipped in diluted HF (H<sub>2</sub>O: HF=100:1 by volume) for 5 min followed by de-ionized water to remove surface native oxide selectively from the substrate. Then the wafers were loaded into an E-beam evaporator with a chamber base pressure at 10<sup>-6</sup> mTorr where ~30 nm Pt was deposited to form Pt dots by a shadow mask with dots diameter of 1 mm. A KrF excimer laser with a wavelength of 248 nm was used to irradiate the samples to form germanide at a laser fluence from 0.10 to 0.22 J/cm<sup>2</sup> with pulse number from 1 (1 p) to 10 pulses (10 p). The laser pulses were produced at a repetition frequency of 1 Hz and pulse duration of 23 ns. SEM, HRTEM and Bruker D8 GADDS XRD were applied to examine surface morphology, interface quality and crystallinity of Pt-Ge after the laser annealing, respectively, and the Schottky contacts were characterized by a Hewlett-Packard 4156A semiconductor parameter analyzer.

# 5.2.2 Laser annealed Pt-germanide Schottky source/drain Ge p-MOSFET integrated with TaN/HfO<sub>2</sub> gate stack

The self-aligned fabrication of Pt-germanide Schottky source/drain p-MOSFETs also uses Sb-doped n-type (100) Ge wafers with a resistivity of 2.0~3.2  $\Omega$ ·cm as starting substrates. After removal of surface native oxide by dipping the substrate into diluted HF for 5 min, Ge substrate received plasma PH<sub>3</sub> treatment to improve interface quality [5.10], followed by *in situ* metal organic chemical vapor deposition of HfO<sub>2</sub> as gate dielectric

and post-deposition-annealing at 400 ° C. 100 nm TaN was deposited by reactive sputtering as gate electrode. After gate patterning, ~30 nm Si<sub>3</sub>N<sub>4</sub> was deposited by plasma enhanced chemical vapor deposition at 250° C and formed the spacer by the reactive ion etching. ~30 nm Pt was deposited by ebeam evaporator and then samples were irradiated at a laser fluence of 0.14 J/cm<sup>2</sup> and 1 pulse. A schematic sketch of the laser annealing experimental setup and transistor structure is illustrated in Fig. 5.1. In laser annealing process, the laser light generated by the KrF excimer laser is reflected by a mirror and focused on the sample by a lens. The size of the light spot on sample is about  $4 \times 5$  mm. The sample was placed on a stage that can move in vertical direction. By fixing the laser energy and only changing samples position in vertical direction, laser focused area on sample was also varying, resulting in different laser fluence.




Figure 5.1. A schematic sketch of the laser annealing experimental setup and transistor structure.

Unreacted Pt was removed by reactive ion etching process with  $Cl_2$  gas. Finally, the backside ohmic contact was formed by 100nm Al deposited by the E-beam evaporator. The MOSFET performance was characterized by a Hewlett-Packard 4156A and Agilent 4284A LCR semiconductor parameter analyzer.

# 5.3 Results and discussion

# 5.3.1 Electrical and material characterization of laser annealed Pt-germanide/n-type Ge (100) Schottky contacts

In order to evaluate the impact of laser annealing condition on sample surface morphology, SEM was used to examine Pt-Ge samples irradiated with laser fluence from 0.10 to 0.22 J/cm<sup>2</sup> with different pulse, and results are shown in Fig. 5.2. It was observed that the Pt-germanide films remain smooth and uniform with laser fluence up to 0.18 J/cm<sup>2</sup> for 1 pulse and 10 pulses, as shown in Fig. 5.2 (a), (b) and (c), which are similar with the morphology of Pt-germanide formed by an optimized RTA at 400° C (Fig. 5.2 (f)) [5.11]. However, an apparent agglomeration phenomenon was observed on sample surface at a laser fluence of 0.20 J/cm<sup>2</sup> with even 1 pulse. Furthermore, it seems that a higher fluence of 0.22 J/cm<sup>2</sup> with 1 pulse results in a more serious agglomeration (see Fig. 5.2 (c) and (d)), which means the upper limit for Pt germanide by laser annealing should not exceed 0.20 J/cm<sup>2</sup>.

The crystallinity of Pt-Ge films after laser annealing was analyzed by XRD as shown in Fig. 5.3. For the irradiation fluence of  $0.10 \text{ J/cm}^2$ , there is no germanide peak but Pt peak detected at 1 pulse. However, both Pt-rich germanide (such as Pt<sub>3</sub>Ge<sub>2</sub>) peaks and Pt peak can be observed as pulse number increases to 10, which means reaction





Figure 5.2. SEM images of Pt/Ge by laser annealing at (a)  $0.10 \text{ J/cm}^2$  for 1 pulse, (b)  $0.18 \text{ J/cm}^2$  for 1 pulse, (c)  $0.18 \text{ J/cm}^2$  for 10 pulses, (d)  $0.20 \text{ J/cm}^2$  for 1 pulse, (e)  $0.22 \text{ J/cm}^2$  for 1 pulse and by RTA at (f)  $400^{\circ}$  C.

between Pt and Ge can proceed at laser fluence as low as  $0.10 \text{ J/cm}^2$  with sufficient pulses. For an irradiation with a higher fluence from 0.12 to  $0.18 \text{ J/cm}^2$ , besides the Pt peaks, there is co-existence of Pt-rich germanide and PtGe<sub>2</sub> in the films at 1 pulse. When the irradiation was increased to 10 pulses, relatively weakening of the Pt-rich germanide

peaks as well as stronger PtGe<sub>2</sub> peaks were observed which implies that a portion of Ptrich germanide has transformed into PtGe<sub>2</sub> phase. The co-existence of germanide can be attributed to the rapid melting and re-solidification processes that happened in the film during pulse laser annealing. Different from RTA process, the inter-diffusion of metal and Ge and redistribution of metal atoms are greatly suppressed during pulse irradiation, which result in a film with varying Pt-Ge concentration starting with Ge rich at the Pt-Ge interface, to Pt rich at the film surface. For irradiation at fluence of 0.20 or 0.22 J/cm<sup>2</sup> with 1 pulse, there is no more Pt peak detected, and the PtGe<sub>2</sub> peaks become even stronger while Pt-rich germanide peaks become weaker compared to the spectra at lower fluence in Fig. 5.3 (a). This observation implies that Pt film is completely consumed at fluence of 0.20 J/cm<sup>2</sup>, and higher irradiation fluence will cause more portion of Pt-rich germanide to be transformed. Therefore, it is believed that fluence of 0.20 J/cm<sup>2</sup> is sufficient to cause the Pt film melted and fully reactive with Ge substrate, which also results in the serious






Figure 5.3. XRD results of Pt germanide formed by laser annealing at laser fluence of (a)  $0.10\sim0.22 \text{ J/cm}^2$  for 1 pulse, (b)  $0.10\sim0.18 \text{ J/cm}^2$  for 10 pulses, and (c)  $0.12 \text{ J/cm}^2$  for 10 pulses,  $0.14 \text{ J/cm}^2$  for 10 pulses,  $0.16 \text{ J/cm}^2$  for 5 pulses and  $0.20 \text{ J/cm}^2$  for 1 pulse, respectively.




Figure 5.4. (a) TEM and (b) high resolution TEM pictures of Pt-germanide formed by laser annealing at  $0.14 \text{ J/cm}^2$  for 5 pulses.

agglomeration surface morphology observed in Fig. 5.2 (d) and (e). Unlike the Pt germanide formed by RTA, by which germanide phase formation is determined by temperature [5.12]-[5.14], the same phase can be obtained at various laser fluence at specific pulse number, as shown in Fig. 5.3 (c).

TEM and HRTEM analysis were also carried out to study the Pt-germanide and Ge interface after laser annealing. As shown in Fig. 5.4 (a), uniform Pt-germanide films are formed with sharp interface with the Ge substrates. Epitaxial growth of Pt-germanide on Ge substrate is also observed as shown in Fig. 5.4 (b).

The Schottky contact characteristics for Pt-germanide/n-type Ge (100) are listed in Table 5.1. Barrier heights for electron  $(q\phi_{be})$  were extracted according to the Eq. (2.8) where the Richardson constant  $A^* = 50Acm^{-2}K^{-2}$  for n-type Ge (100) [5.13] [5.16], and  $I_s$  the forward saturation current fitting from diode forward current. As can be seen, almost identical  $q\phi_{be}$  values of  $0.52 \sim 0.54$  eV, equivalent to hole barrier height of  $0.12 \sim$ 0.14 eV, were obtained for all the Pt-germanide/n-type Ge samples annealed at laser fluence of 0.10 to 0.18 J/cm<sup>2</sup> for 1 to 10 pulses. The behavior of constant barrier height over a wide fluence range is similar to Pt-germanide/n-Ge contacts formed by RTA [5.13] [5.14].

Table 5.1. Calculated effective electron barrier height of Pt-germanide/n-type Ge (100) contacts annealed at different laser fluence and pulse numbers.

Fluence (J/cm <sup>2</sup> )	Pulse Num.	q ¢se (€V)
0.10	10	0.54
0.12	1	0.54
	5	0.54
	10	0.54
0.14	1	0.54
	5	0.52
	10	0.53
0.16	1	0.52
	5	0.53
	10	0.54
0.18	1	0.54
	5	0.52
	10	0.53




Figure 5.5. Ideality factor *n* value of Pt-germanide/ n-type Ge (100) contacts annealed at laser fluence from 0.10 to 0.16 J/cm<sup>2</sup> with different pulse number, as well as as-deposited Pt/n-type Ge (100) contact.

Figure 5.5 shows the effect of laser fluence and pulse number on the ideality factor *n*, which represents the dependence of barrier height on voltage applied on a Schottky diode. *n* is near unity for well-behaved Schottky diodes and can be obtained from current-voltage equation Eq. (2.7) when V >> KT/q, *n* can be extracted from the slope of  $\ln[I/(1 - \exp(-qV/KT))]$  vs. V. An *n* value larger than 1.2 was obtained for asdeposited Pt/n-type Ge contacts, which can be attributed to the presence of germanium native oxide at Pt/Ge interface. For Pt/Ge structures annealed at fluence of 0.12~0.14 J/cm<sup>2</sup>, the *n* values decrease to ~1.1 which implies good Pt-germanide/n-Ge Schottky

contacts are formed. As expected, a uniform Pt-germanide film with sharp interface on the Ge substrate was observed for sample annealed at  $0.14 \text{ J/cm}^2$  for 1 pulse as shown in Fig. 5.4. However, a further increase of laser fluence and pulse number leads to the *n* value increases again, which is probably due to the increased recombination in the depletion region induced by higher irradiation energy.

# 5.3.2 Electrical characterization of laser annealed Pt-germanide Schottky S/D Ge p-MOSFET

The laser annealing condition of 0.14 J/cm<sup>2</sup> for 1 pulse was applied for the formation of Pt-germanide Schottky source/drain of Ge pMOSFETs with TaN/HfO<sub>2</sub> gate stack. Figure 5.6 shows the excellent C - V characteristics of Ge pMOSFET gate stack after laser annealing. The symbols represent the high-frequency C - V characteristics measured at 1MHz. An EOT of 3.8 nm considering quantum effect and a flat band voltage ( $V_{FB}$ ) of -0.5 V were extracted. The gate leakage current as a function of gate voltage, as shown in the inset of Fig. 5.6, exhibits a low leakage current of  $2 \times 10^{-5}$  A/cm<sup>2</sup> at  $|V_g - V_{FB}| = 1$  V.

Furthermore, well-behaved output  $(I_d - V_d)$  and transfer characteristics  $(I_d - V_g)$ , of laser annealed Pt-germanide Schottky source/drain Ge pMOSFET with channel width/length = 400/10 µm were obtained as shown in Fig. 5.7. A relatively low drive current was observed as compared to RTA samples in our previous study [5.11]. This can be attributed to a higher source/drain to channel series resistance associated with the laser annealed samples, since the lateral diffusion of germanide from source/drain towards channel region during laser annealing (in nanoseconds) is far more limited than that during RTA (in minutes). A thinner spacer is expected to reduce the series resistance therefore improve the drive current.




Figure 5.6. Capacitance-voltage (C-V) and current-voltage (I-V) characteristics of TaN/HfO<sub>2</sub>/Ge gate stack of Ge p-MOSFET with laser annealing Pt-germanide Schottky source/drain.




Figure 5.7. Output (a) and transfer (b) characteristics of Ge p-MOSFET with laser annealing Pt-germanide Schottky source/drain.

# **5.4 Conclusion**

We have studied the formation and characteristics of Pt-germanide films formed on n-Ge (100) through solid-state reaction between Pt and Ge via pulsed laser annealing. For laser fluence varied from 0.10 to 0.18 J/cm<sup>2</sup> for 1 to 10 pulses, smooth and uniform Pt-germanide film surfaces and co-existence of Pt, PtGe<sub>2</sub> and Pt-rich germanide in the films were observed; almost identical effective  $q\phi_{be}$  of 0.52~0.54 eV for Ptgermanide/Ge Schottky contacts were also achieved. A Pt-germanide Schottky source/drain p-MOSFET integrated with HfO<sub>2</sub>/TaN gate stack and source/drain formed at 0.14 J/cm<sup>2</sup> for 1 pulse gives a  $V_{FB}$  of -0.5 V, a low leakage current of  $2 \times 10^{-5}$  A/cm<sup>2</sup> at  $|V_g - V_{FB}| = 1$  V and a well-behaved output and transfer characteristics.

### **References:**

- [5.1] M. Wittmer and M. von Allmen, "A study of silicide formation by laser irradiation" J. Appl. Phys. vol. 50, pp. 4786, 1979.
- [5.2] M. G. Grimaldi, P. Baeri, E. Rimini and G. Celotti, "Epitaxial NiSi<sub>2</sub> formation by pulsed laser irradiation of thin Ni layers deposited on Si substrates," Appl. Phys. Lett., vol. 43, pp. 244, 1983.
- [5.3] Y. F. Chong, K. L. Pey, A. T. S. Wee, A. See, Z. X. Shen, C.–H. Tung, R. Gopalakrishnan and Y. F. Lu, "Laser-induced" Titanium Disilicide Formation for Submicron Technologies," J. Electronic Materials, vol. 30, pp 1549, 2001.
- [5.4] S. Tamir, S. Altshulin and J. Zahavi, "Laser-induced Nickel silicide formation," Thin Solid Films, vol. 202, pp. 257, 1991.
- [5.5] P. Baeri, "Pulsed laser induced modifications of metal silicide layers," Thin Solid Films, vol. 241, pp142, 1994.
- [5.6] L. Lu and M. O. Lai, "Laser induced transformation of TiSi<sub>2</sub>," J. Appl. Phys., vol. 94, pp. 4291, 2003.
- [5.7] John R. Abelson, Thomas W. Sigmon, Ki Bum Kim and Kurt H. Weiner, "Epitaxial Ge<sub>x</sub>Si<sub>1-x</sub>/Si(100) structures produced by pulsed laser mixing of evaporated Ge on Si (100) substrates," Appl. Phys. Lett. vol. 52, pp. 230, 1988.
- [5.8] Jian-Shing Luo, Wen-Tai Lin, C. Y. Chang and W. C. Tsai, "Interfacial reactions of Ni on Si<sub>0.76</sub>Ge<sub>0.24</sub> and Si by pulsed laser annealing," Materials Chemistry and Physics, vol. 54, pp. 160, 1998.
- [5.9] Y. Setiawan, P. S. Lee, K. L. Pey, X. C. Wang, G. C. Lim and B. L. Tan, "Laserinduced Ni(Pt) germanosilicide formation through a self-limiting melting

phenomenon on Si<sub>1-X</sub>Ge<sub>X</sub>/Si heterostructure", *Appl. Phys. Lett.*, vol. 90, pp. 073108, 2007.

- [5.10] S. J. Whang, S. J. Lee, Fei Gao, Nan Wu, C. X. Zhu, Ji Sheng Pan, Lei Jun Tang and D. L. Kwong, "Germanium p- & n-MOSFETs fabricated with novel surface passivation (plasma-PH<sub>3</sub> and thin AlN) and TaN/HfO<sub>2</sub> Gate stack", IEDM Tech. Dig., pp.307, 2004.
- [5.11] R. Li, S. J. Lee, H. B. Yao, D. Z. Chi, M. B. Yu and D. L. Kwong, "Pt-Germanide Schottky Source/Drain Germanium p-MOSFET with HfO<sub>2</sub> Gate Dielectric and TaN Gate Electrode", IEEE Electron Device Lett., vol. 27, no. 6, pp. 476, 2006.
- [5.12] M. G. Grimaldi, L. Wielunski, M.-A. Nicolet and K. N. Tu, "Germanide formation by thermal treatment of platinum films deposited on single-crystal Ge<100> substrates," Thin Solid Films, vol. 81, pp. 207, 1981.
- [5.13] H. B. Yao, D. Z. Chi, R. Li, S. J. Lee and D. –L. Kwong, "Effect of the inversion layer on the electrical characterization of Pt germanide/n-Ge(001) Schottky contacts", Appl. Phys. Lett., vol. 89, pp. 242117, 2006.
- [5.14] K. Ikeda, T. Maeda and S-I Takagi, "Characterization of Platinum germanide/Ge(100) Schottky barrier height for Ge channel Metal Source/Drain MOSFET", Thin Solid Films, vol. 508, pp. 359, 2006.
- [5.15] E. H. Rhoderick and R. H. Williams, Metal-Semiconductor Contacts, 2<sup>nd</sup> ed, Oxford, U. K., Clarendon, 1988.
- [5.16] C. R. Crowell and S. M. Sze, "Current transport in metal-semiconductor barriers," Solid-State Electronics, vol. 9, pp. 1035, 1966.

# Chapter 6 Conclusion

As the closing chapter of the thesis, first, summary of this project discussed in previous chapters will be made. Then recommendations for future studies will be suggested.

# **6.1 Conclusion**

As CMOS transistors scale beyond 45 nm technology node, numerous "Grand Challenges" for the semiconductor manufacturing industry are becoming significant barriers. Many requirements forecasted by ITRS for the next 1-15 years have "no known solution," in some cases within the next two years [6.1]. This predicament is forcing the industry to consider alternative non-conventional CMOS architectures and integration of new and novel performance enhancing materials. Metal Schottky source/drain germanium MOSFET integrated with high-k gate dielectric and metal gate provides numerous and broad benefits, which are promising solution to the industry's roadmap and technology challenges in both the near and long term. However, the replacement of channel material from Si to Ge induces various material and process integration issues; few studies have been done on the material and electrical properties of metal germanide and the relevant knowledge is rather exiguous compared to highly integration of silicide contacts in modern technology. This project has attempted to investigate the material and

electrical properties of metal germanide/Ge contacts as well as the feasibility of integration of germanide Schottky source/drain with Ge channel and high-k dielectric and metal gate.

Studies on Schottky contact properties of Ni- & Pt- germanides on n-type Ge show that both materials provide promising merits for p-MOSFET; low effective hole barrier height (0.08 and 0.04 eV for Ni- and Pt- germanide, respectively), low resistance (16  $\mu\Omega$ ·cm and 25  $\mu\Omega$ ·cm for Ni- and Pt- germanide, respectively), uniform epitaxial germanide film growth and abrupt junction with Ge. While agglomeration happens in NiGe film when annealed at 500° C, especially for thinner NiGe film, PtGe<sub>2</sub> film maintains smooth morphology and shows better thermal stability than NiGe.

Ge Schottky source/drain p-MOSFETs using Ni- and Pt- germanide are demonstrated on n-Ge-substrate with CVD-HfO<sub>2</sub>/TaN gate stack. The highest processing temperature is only 400 ° C that eliminates the thermal stability concern of high-k dielectric/Ge stack [6.2] [6.3]. Ni- and Pt- germanide Schottky junction at source/drain show improved forward and reverse current, compared to conventional B-doped Ge-MOSFET. Higher drive current and lower off-state current are obtained from Ptgermanide Ge p-MOSFET than those of Ni-germanide Ge p-MOSFET and conventional doped source/drain Ge-pMOSFET.

The studies on germanide with low electron barrier height on Ge for Ge n-MOSFET application were focused on two categories. One is rare-earth-metal (Er and Yb) germanide with low metal work function; the other is, engineering of NiGe barrier height to n-Ge by using a valence mending adsorbate, Sb, segregation during Ni germanidation. Studies show that, although resistivity value as low as of 27.2 and 26.8  $\mu\Omega$ •cm are

126

obtained for Er and Yb germanide respectively, and well rectifying characteristics were also observed in Er and Yb germanide/p-Ge (100) contacts, the high ideality factor values (n > 1.2) implies high density of defects were formed during germanidation. Ergermanide Schottky source/drain Ge n-MOSFET was also demonstrated with wellbehaved output and transfer characteristics but a relatively low drive current.

On the other hand, we demonstrated a novel method to effectively reduce  $\phi_{Be}$  of NiGe on n-type Ge (100) by inserting a Sb interlayer at Ni/Ge interface prior to germanidation process. Sb segregation is found to be highly dependent on anneal temperature, while less dependent on Sb thickness. An almost ideal ohmic contact of NiGe/n-type Ge with R<sub>c</sub> and  $\rho$  as low as 1.14 and ~ 17  $\mu$ Ω•cm was obtained, indicating that through  $\phi_{Be}$  modulation by adding a Sb interlayer, NiGe could be a good ohmic contact material to n<sup>+</sup> source/drain regions as well as a promising Schottky source/drain candidate for Ge n-MOSFETs.

As an alternative, the formation and characteristics of Pt-germanide films formed via pulsed laser annealing are also studied. Smooth and uniform Pt-germanide film was achieved. Pt-germanide/Ge Schottky contacts annealed at different laser fluence show almost identical effective electron barrier height of 0.52~0.54 eV, equivalent to hole barrier height as low as 0.12~0.14 eV. A Pt-germanide Schottky source/drain p-MOSFET integrated with HfO<sub>2</sub>/TaN gate stack and source/drain formed at 0.14 J/cm<sup>2</sup> for 1 pulse gives a V<sub>FB</sub> of –0.5 V, a low leakage current of  $2 \times 10^{-5}$  A/cm<sup>2</sup> at |Vg-V<sub>FB</sub>|= 1V and a well-behaved output and transfer characteristics.

# **6.2 Suggestions for future work**

This thesis explored the potential of germanide Schottky source/drain Ge MOSFET integrated with high-k dielectric and metal gate. Although many positive results have been published so far, some issues need to be further investigated and understood for device performance improvement and implementation in the future.

1) Metal Schottky source/drain Ge p-MOSFET

In despite of good thermal stability and low hole barrier height of Pt-germanide, one weak point of Pt-germanide to be integrated with CMOS process is the difficulty in Pt etching. In Chapter 2, we have proposed a robust self-aligned Pt-germanide process by demonstration a surface plasma nitridation treatment on Pt-germanide that is able to effectively protect Pt-germanide from being attacked during aqua regia wet etching process. This nitridation treatment condition can be further optimized and a robust selfaligned selective wet etching process for Pt-germanide Schottky source/drain MOSFETs formation could be realized.

## 2) Metal Schottky source/drain Ge n-MOSFET

Although REM germanides/p-Ge diodes exhibit rectifying Schottky properties, the performance of Ge n-MOSFET with REM germanide Schottky source/drain is still quite disappointing and requires further study in future. Dopant segregation provides a promising way to effectively reduce electron barrier height for Ge n-MOSFET application. Although dopant segregation has been proven successfully modifying silicide/Si barrier height and Schottky source/drain Si n-MOSFET has been demonstrated in this way, little information related to dopant segregation in Ge is reported so far, which should be more intensively studied.

# 3) Ge Schottky MOSFETs on GOI technology

Schottky source/drain integrated with high-k dielectric and metal gate on Ge substrate has been demonstrated to alleviate the challenges faced with channel length scale down with demonstrated MOSFETs. However, for better control of short channel effects for the sub-tenth nm technology, Schottky MOSFET fabricated on GOI (germanium on insulator) substrate should be also investigated, which requires creative studies in many aspects including the substrate fabrication and process integration issues.

# **References:**

- [6.1] International Technology Roadmap for Semiconductors (ITRS): 2003 Update, Semiconductor Industry Association, 2003.
- [6.2] K. Kita, M. Sasagawa, K. Tomida, K. Kyuno and A. Toriumi, "Oxidation-Induced Damages on Germanium MIS Capacitors with HfO<sub>2</sub> Gate Dielectrics," Extended Abstracts of 2003 International Conference on Solid State Devices and Materials (SSDM), pp.292, 2003.
- [6.3] Qingchun Zhang, N. Wu, D. M. Y. Lai, Y. Nikolai, L. K. Bera and C. X. Zhu, "Germanium incorporation in HfO<sub>2</sub> dielectric on germanium substrate," Journal of The Electrochemical Society, vol. 153, pp. 207, 2006.

# **Appendix I: List of Publications**

# **Journal papers**

- <u>Rui Li</u>, Sungjoo Lee, Minghui Hong, Dongzhi Chi, Dim-Lee Kwong, "Pt-germanide formed by laser annealing and its application for Schottky Source/Drain MOSFET integrated with TaN/CVD-HfO<sub>2</sub>/Ge gate stack" Japanese Journal of Applied Physics (accepted).
- [2] <u>Rui Li</u>, Sungjoo Lee, Haibiao Yao, Dongzhi Chi, Mingbin Yu, Dim-Lee Kwong, "Germanium p-MOSFETs with Pt-Germanide Schottky Source/Drain, HfO<sub>2</sub> Gate Dielectric and TaN Gate Electrode" IEEE Electron Device Letters, vol. 27, No. 6, 476 (2006).
- [3] <u>Rui Li</u>, Haibiao Yao, Sungjoo Lee, Dongzhi Chi, Mingbin Yu, Guoqiang Lo, Dim-Lee Kwong, "Metal-germanide Schottky Source/Drain transistor on Germanium substrate for future CMOS technology" Thin Solid Films, vol. 504, 28 (2006).
- [4] Shiyang Zhu, <u>Rui Li</u>, Sungjoo Lee, Mingfu Li, Anyan Du, Jagar Singh, Chunxiang Zhu, Albert Chin, Dim-Lee Kwong, "Germanium pMOSFETs With Schottky-Barrier Germanide S/D, High-k Gate Dielectric and Metal Gate" IEEE Electron Device Letters, vol. 26, No. 2, 81 (2005).
- [6] Fei Gao, S.J. Lee, <u>Li Rui</u>, S.J. Wang, B.J. Cho, S. Balakumar, Chin-Hang Tung, D.Z. Chi, and D.L. Kwong, "SiGe on Insulator MOSFET Integrated with Schottky Source/Drain and HfO<sub>2</sub>/TaN Gate Stack," Electrochemical and Solid-State Letters, vol. 9, G222-G224 (2006).
- [7] H. B. Yao, D. Z. Chi, <u>R. Li</u>, S. J. Lee and D. L. Kwong, "Effect of the inversion layer on the electrical characterization of Pt germanide/n-Ge (001) Schottky contacts," App. Phy. Lett., vol. 89, pp. 242117, 2006.

# **Conference** papers

- [1] <u>Rui Li</u>, S. J. Lee, D. Z. Chi, M. H. Hong and D. –L. Kwong, "Pt-germanide Formed by Laser Annealing and Its Application for Schottky Source/Drain MOSFET Integrated with TaN/CVD-HfO<sub>2</sub>/Ge Gate Stack," Extended Abstracts of the 2007 International Conference on Solid State Devices and Materials, Tsukuba, 2007, pp. 36-37.
- [2] Rui Li, H. B. Yao, S. J. Lee, D. Z. Chi, M. B. Yu, G. Q. Lo and D. –L. Kwong, "Metal-germanide Schottky Source/Drain transistor on Germanium substrate for future CMOS technology," 3rd International Conference on Materials for Advanced Technologies, Symposium H: Silicon Microelectronics: Processing to Packaging, MRS Singapore, July 2005.
- [3] Fei Gao, S.J. Lee, <u>Rui Li</u>, S.J. Whang, S. Balakumar, D.Z. Chi, Chia Ching Kean, S. Vicknesh, C. H. Tung, and D.-L. Kwong, "GaAs p- and n-MOS Devices Integrated with Novel passivation (Plasma Nitridation and AlN-surface passivation) techniques and ALD-HfO<sub>2</sub>/TaN gate stack," Technical Digest of International Electron Device Meeting, pp. 833, December 2006, San Francisco, USA.
- [4] F. Gao, S. Balakumar, <u>L. Rui</u>, S.J. Lee, T Chi Hang, A. Du, S. Tripathy, W.S. Hwang, N. Balasubramanian, G.Q. Lo, D.Z. Chi, and D.L. Kwong, "100 nm Gate Length Pt-Germanosilicide Schottky S/D PMOSFET on SGOI substrate fabricated by novel condensation approach," 13<sup>th</sup> IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA 2006), Singapore, pp.311.July 2006;
- [5] F. Gao, S.J. Lee, <u>Rui Li</u>, S. Balakumar, Chin-Hang Tung, Dong-Zhi Chi, and Dim-Lee Kwong, "Schottky Source/Drain Transistor on Thin SiGe on Insulator with HfO<sub>2</sub>/TaN Gate Stack," Materials Research Conference---Spring Meeting 2006, San Francisco, USA, 0913-D01-04, April, 2006.