

**2 MeV electron irradiation effects on the electrical characteristics  
of metal-oxide-silicon capacitors with  
atomic layer deposited Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and nanolaminated dielectrics**

J. M. Rafí <sup>a\*</sup>, F. Campabadal <sup>a</sup>, H. Ohyama <sup>b+</sup>, K. Takakura <sup>b</sup>, I. Tsunoda <sup>b</sup>,  
M. Zabala <sup>a</sup>, O. Beldarrain <sup>a</sup>, M.B. González <sup>a</sup>,  
H. García <sup>c</sup>, H. Castán <sup>c</sup>, A. Gómez <sup>c</sup>, and S. Dueñas <sup>c</sup>

<sup>a</sup> Instituto de Microelectrónica de Barcelona, IMB-CNM (CSIC)

Campus UAB, 08193 Bellaterra, Spain

<sup>b</sup> Kumamoto National College of Technology,

2659-2 Suya Koshi, Kumamoto 861-1102, Japan

<sup>c</sup> Departamento de Electricidad y Electrónica, ETSI Telecomunicación

Universidad de Valladolid, 47011 Valladolid, Spain

\*Corresponding author. Tel.: +34 93 5947700, ext.: 2201; Fax: +34 93 5801496

*Electronic mail:* jm.rafi@csic.es

<sup>+</sup>Passed away on 2<sup>nd</sup> March 2011

## ABSTRACT

The effects of 2 MeV electron irradiation on the electrical characteristics of atomic layer deposited (ALD) high permittivity (high-k) layers of  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and a nanolaminate of them are evaluated. Metal-oxide-semiconductor capacitors with a nominal dielectric physical thickness of 10 nm were fabricated on different p-type and n-type silicon substrates. The capacitance-voltage (C-V) and current-voltage (I-V) characteristics of the different structures are analyzed as a function of electron irradiation. A progressive negative shift of the C-V characteristics is observed with increasing electron irradiation, indicating the generation of effective positive charges. Similar generation rates for effective trapped charges and interface states are obtained for all the different high-k dielectric layers studied. The hysteresis of the C-V curves after irradiation increases in the case of  $\text{Al}_2\text{O}_3$  samples, for  $\text{HfO}_2$  decreases while the irradiation has little impact on the hysteresis of the nanolaminate stack. A progressive increase of the leakage current with electron irradiation dose is observed for all the studied dielectrics. The analysis of the current-voltage characteristics measured at different temperatures point to Poole-Frenkel as the dominant conduction mechanism. Under the studied conditions, no impact of electron irradiation fluence on dielectric breakdown voltage has been appreciated.

**Keywords:** electron irradiation effects; high-k dielectrics;  $\text{Al}_2\text{O}_3$ ;  $\text{HfO}_2$ ; nanolaminate

## 1. Introduction

A number of high permittivity (high-k) dielectrics have been investigated as candidates to replace the SiO<sub>2</sub> as gate dielectric in complementary metal-oxide-semiconductor (CMOS) technologies, being Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> among the most studied ones [1-4]. Apart from CMOS technologies, high-k dielectrics are also of strong interest for a wide range of micro/nanoelectronics applications, including, dynamic random access memories (DRAM) [5], emerging nanodevices [6,7], organic light emitting diodes [8], as a surface passivation layer on high-efficiency crystalline silicon solar cells [9], and for a variety of microelectromechanical systems [10]. For all these applications, atomic layer deposition (ALD) has shown great potential to meet the requirements concerning dielectric properties, large area uniformity, conformality and accurate thickness control. Moreover, taking advantage of ALD unique properties, some works have also studied the possibility to deposit alternate layers of different high-k materials (nanolaminates). This can be useful to tailor the dielectric properties of the stack, reduce leakage currents in the presence of possible crystallization processes or improve the interface in contact with the semiconductor [11-13].

The integration of new materials and processes requires the study of different aspects for technology assessment. In recent years, a lot of work has been devoted to physical and electrical characterization, as well as to reliability issues, of alternative high-k dielectrics [14-16]. However, much less is known about their behaviour in radiation-harsh environments. The study of ionizing radiation effects on high-k dielectrics is of special interest for space applications [17], but also for high energy physics experiments and even to gain insight into

possible effects of some advanced micro/nanofabrication processes like e-beam or X-rays lithography.

Since the early days of microelectronics, radiation-induced effects on conventional SiO<sub>2</sub> dielectrics for CMOS technologies have been investigated [18,19]. Total ionizing dose (TID) damage, with charge trapping in the gate dielectric and interface states generation at the silicon interface, have been the main radiation-induced degradation mechanisms for a wide range of SiO<sub>2</sub> layer thickness [20]. A trap assisted tunnelling phenomenon, the radiation-induced leakage current (RILC), was observed for SiO<sub>2</sub> layers with thickness in the range of about 3 nm to 8 nm [21,22]. Fortunately, the continuous miniaturization process has led to radiation-harder SiO<sub>2</sub> layers, with reduced charge trapping and flat band voltage shifts [23], and with thickness below the trapped-hole tunnelling limit (around 3 nm) [20].

The introduction of high-k dielectrics brings some uncertainty in terms of their radiation hardness. Moreover, due to the dependence of TID damage on the physical dielectric thickness, the radiation response could be an issue for such thicker high-k dielectric layers used in place of SiO<sub>2</sub> [24]. Although some works have already been published on radiation effects on a few high-k dielectrics, these have been mostly limited to irradiations with heavy ions or X-rays, and only separated studies addressing either capacitance-voltage or current-voltage characterization have been generally considered [24-29].

In this work, the effects of different doses of 2 MeV electron irradiation on the electrical characteristics of ALD-deposited layers of Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and a nanolaminate of them are evaluated. Metal-oxide-semiconductor (MOS) structures with a nominal high-k dielectric

physical thickness of 10 nm were fabricated on p-type and n-type silicon substrates. The capacitance-voltage and current-voltage characteristics of the different structures are analyzed as a function of electron irradiation dose paying special attention to the study of the effective trapped charges, generation of interface states, presence of hysteresis and electrical conduction through the layers.

## **2. Experimental**

### **2.1. Atomic layer deposition and fabrication of MOS capacitors**

Three high-k dielectric layers,  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and a nanolaminate of them, are studied in the present work. The layers were deposited by ALD in a Cambridge NanoTech Savannah 200 system, by using Trimethylaluminium (TMA), Tetrakis(Dimethylamido)-Hafnium (TDMAH) and  $\text{H}_2\text{O}$  as precursors, and  $\text{N}_2$  as carrier and purge gas. In the case of  $\text{Al}_2\text{O}_3$ , the ALD process was done at  $200^\circ\text{C}$  with 95 cycles, for  $\text{HfO}_2$ , a 100 cycles deposition process was carried out at  $225^\circ\text{C}$  and in the case of the nanolaminate, a 5-layer stack ( $\text{Al}_2\text{O}_3/\text{HfO}_2/\text{Al}_2\text{O}_3/\text{HfO}_2/\text{Al}_2\text{O}_3$ ) was deposited at  $225^\circ\text{C}$ , using 20 ALD-cycles for each layer. A detailed description of the ALD process for each case can be found in [30].

The film thickness of the as-deposited layers was measured on p-type silicon substrates by means of a Rudolph Research Auto EL ellipsometer, using an index of refraction ( $n$ ) of 1.64 in the case of  $\text{Al}_2\text{O}_3$ , and 2.07 in the case of  $\text{HfO}_2$ . Under these conditions the physical thickness of the as-deposited layers is 11.6 nm and 10.5 nm, respectively. In the case of the

nanolaminate, a layer thickness estimation of 10 nm can be made using the growth-per-cycle obtained for each dielectric [31,32]; this has been also corroborated by cross-sectional TEM results [33].

Metal-oxide-semiconductor (MOS) capacitors were fabricated on 100 mm-diameter (100)-oriented Czochralski-grown silicon wafers. Three types of silicon substrates were used: n-type (phosphorus-doped with a resistivity 1-12  $\Omega\cdot\text{cm}$ ), and two p-type with different doping concentrations of boron, giving resistivity ranges of 4-40  $\Omega\cdot\text{cm}$  and 0.1-1.4  $\Omega\cdot\text{cm}$ , which are referred here as p-type 10  $\Omega\cdot\text{cm}$  and p-type 1  $\Omega\cdot\text{cm}$ , respectively.

The fabrication process started with standard wafer cleaning followed by a wet thermal oxidation process at 1100°C leading to a 400 nm-thick  $\text{SiO}_2$  layer. This field oxide was patterned by photolithography and wet etching. The deposition of the high-k dielectric layer by ALD was carried out immediately after cleaning in  $\text{H}_2\text{O}_2/\text{H}_2\text{SO}_4$  and a dip in HF(5%). A 500 nm-thick Al(99.5%)/Cu(0.5%) layer was deposited as the metal gate of the MOS capacitors. After patterning the metal layer by photolithography and wet etching, the back of the wafers was also fully metalized for electrically contacting the silicon substrate. Finally, the wafers underwent a forming gas ( $\text{N}_2/(10\%)\text{H}_2$ ) annealing step at 350°C for 20 min, thus being this the highest temperature achieved during the dielectric layers processing. The fabricated MOS capacitors are square-shaped with five different surface areas ranging from  $9.604\times 10^{-3} \text{ cm}^2$  to  $6.4\times 10^{-5} \text{ cm}^2$ .

## **2.2. Electrical characterization and irradiation**

In order to evaluate the electrical characteristics of the dielectric layers, capacitance - voltage (C-V) and current - voltage (I-V) were measured, in a light-proof and electrically shielded probe station, using an HP-4192 A LF impedance analyzer and an HP 4155B semiconductor parameter analyzer, respectively. C-V measurements were performed at room temperature and the I-V curves were measured at five different temperatures (-30°C, -10°C, 20°C, 60°C and 100°C) by using an Espec ETC-200L thermal system.

C-V measurements were performed at 30 kHz signal frequency ( $f$ ) for both, inversion to accumulation and accumulation to inversion voltage sweeps. The hysteresis was defined as the difference between the extracted flat-band voltages ( $V_{fb}$ ) corresponding to the two voltage sweeps (hysteresis =  $V_{fb\_inv\_to\_acc} - V_{fb\_acc\_to\_inv}$ ). An estimation of the effective trapped charge density ( $N_{eff}$ ), defined as a fixed charge located at the insulator/silicon interface, has been obtained from the comparison of the extracted  $V_{fb}$  values with the ones expected for an ideal MOS structure with 4.25 eV metal work function, corresponding to the aluminium gate electrode. The conductance versus voltage (G-V) characteristics were also recorded. An estimation of the interface states density ( $D_{it}$ ) has been obtained from the peak of the parallel conductance ( $G_p$ ) derived from the G-V measurements [34]:

$$D_{it} \approx \frac{2.5}{q \cdot Area} \cdot \frac{G_p}{2\pi f} \quad (1)$$

where  $q$  is the electron charge.

The capacitance of the MOS structures in accumulation regime was used to estimate the equivalent oxide thickness (EOT) and effective permittivity ( $k$ ) of the dielectric layers. The

obtained EOT values on the different silicon substrates ranged between 5.9 nm and 6.9 nm, 3.2 nm and 3.5 nm, and 4.3 nm and 5.1 nm for the Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and nanolaminate layers, respectively [30]. Following this approach, the corresponding effective permittivity values ranged between 6.5 and 7.7, 11.8 and 13.1, and 8.2 and 9.7, respectively.

For the I-V characterization, the MOS structures were biased in accumulation, i.e., applying negative voltage sweeps to the metal gate with respect to the p-type substrates and positive voltage sweeps in the case of the n-type silicon ones. Dielectric breakdown voltage ( $V_{bd}$ ) was registered as a sudden increase in the leakage current through the dielectric layer.

2 MeV electron irradiations were performed at room temperature for three different fluences ( $\phi = 1 \cdot 10^{14}$  e/cm<sup>2</sup>,  $1 \cdot 10^{15}$  e/cm<sup>2</sup> and  $1 \cdot 10^{16}$  e/cm<sup>2</sup>, with total ionizing doses about 2.5 Mrad(Si), 25 Mrad(Si) and 250 Mrad(Si), respectively) using the electron accelerator at Takasaki-JAEA in Japan.

### **3. Results and discussion**

#### **3.1. Capacitance-voltage characteristics**

Figure 1 shows an example of typical C-V characteristics measured from inversion to accumulation (lines) and accumulation to inversion (symbols) for Al<sub>2</sub>O<sub>3</sub> capacitors on 1 Ω·cm p-type silicon substrate. The different curves correspond to non-irradiated and 2 MeV electron-irradiated devices at different fluences. Although only C-V plots for a single



dielectric and substrate are given in Figure 1, the results are qualitatively similar for all the different conditions studied, where a progressive negative shift of the characteristics is observed with increasing electron irradiation, indicating positive charge build-up for all the irradiated high-k dielectric layers.

An estimation of the effective trapped charge density ( $N_{\text{eff}}$ ) is plotted for the different fluences in Figure 2(a). From the figure,  $N_{\text{eff}}$  values around  $-2 \cdot 10^{12} \text{ cm}^{-2}$  and  $-3 \cdot 10^{12} \text{ cm}^{-2}$  are observed for most of the studied non-irradiated dielectric and substrate conditions, only some more negative  $N_{\text{eff}}$  is present for the case of the nanolaminate on  $1 \Omega\text{-cm}$  p-type Si, whereas the effective trapped charge density is nearly neutral for the  $\text{HfO}_2$  on  $1 \Omega\text{-cm}$  p-type Si.

Interestingly, when exposing the samples to electron irradiation, a common linear-logarithmic trend seems to be observed for the different dielectrics and substrates studied, with radiation-induced  $N_{\text{eff}}$  generation rates around  $1 \cdot 10^{12} \text{ cm}^{-2}$ - $1.5 \cdot 10^{12} \text{ cm}^{-2}$  per decade of electron irradiation fluence. Somewhat lower  $N_{\text{eff}}$  generation rates and/or certain saturation are observed for some samples subjected to the highest fluence ( $1 \cdot 10^{16} \text{ e/cm}^2$ ). Although, to our best knowledge, no results about these high-k dielectric layers subjected to electron irradiation have published in literature, a similar degradation trend has been indeed obtained for the cases of  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  ALD layers of similar thickness exposed to comparable high irradiation doses ( $1\text{-}10 \text{ Mrad}(\text{SiO}_2)$ ) with 10-keV X-rays [26-28]. In our study, similar results are also observed for the case of the studied  $\text{Al}_2\text{O}_3/\text{HfO}_2$  nanolaminate dielectric.

As shown in the inset in Figure 1, a peak in the conductance curves is observed after the highest irradiation fluences, which can be attributed to the loss mechanism due to interface trap capture and emission of carriers. In this way, an estimation of the interface states density ( $D_{it}$ ) has been obtained from the peak of the corresponding parallel conductance (eq. (1)). The extracted results are plotted in Figure 2(b). From the figure,  $D_{it}$  values in the range between  $1 \cdot 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$  and  $2 \cdot 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$  are obtained for all the studied non-irradiated dielectric and substrate conditions. It should be noted that these extracted  $D_{it}$  values correspond to either interface traps or near-interface traps, which may exist within the dielectric but in close vicinity of the interface, so that they are able to exchange charge with the silicon on the time scale of the electrical measurements (also called “slow” interface states or border traps [35]).

From Fig. 2(b), when exposing the samples to  $1 \cdot 10^{14} \text{ e/cm}^2$  electron irradiation there is a slight increase in  $D_{it}$ , but for higher fluences, a common trend is observed on the logarithmic-logarithmic plot region for the whole set of studied samples: a potential law,  $\Delta D_{it} \propto \phi^n$ , with  $n$  between 0.45 and 0.75, is inferred. Similar values for  $n$  (around 2/3) were reported for the radiation-induced interface states generation in early works dealing with conventional  $\text{SiO}_2$  gate dielectrics [36]. However, to our best knowledge, only few results about interface state generation as a function of irradiation have been published in the literature for these high- $k$  dielectric layers under study. Some results were obtained by means of charge pumping measurements on similar  $\text{Al}_2\text{O}_3$  ALD films subjected to 10-keV X-rays irradiation [37]. Contrary to the results generally obtained for Si/ $\text{SiO}_2$  systems, a decrease of interface states after irradiation was observed there, which was attributed to a

possible radiation-induced neutralization of traps in those layers with quite high pre-irradiation interface states densities (in the range of  $1 \cdot 10^{12} \text{ cm}^{-2}$ ).

Finally, an additional effect of the irradiation on the characteristics has been observed in the hysteresis of the measured C-V curves. It is already shown in Figure 1, but it has been specifically illustrated in Figure 3 for the different samples under study. For the irradiated  $\text{Al}_2\text{O}_3$  films on both, p-type and n-type silicon substrates, an increase of the magnitude of the hysteresis is observed. In this way, while small hysteresis values (in the range of 20 mV or 30 mV) are present on the C-V characteristics of the non-irradiated  $\text{Al}_2\text{O}_3$  layers on p-type silicon, this progressively increases with electron irradiation fluences, reaching hysteresis values up to about 400 mV after  $1 \cdot 10^{16} \text{ e/cm}^2$ . Similarly, the absolute value of the hysteresis also increases for the  $\text{Al}_2\text{O}_3$  layers on n-type silicon, with hysteresis values around -450 mV for the non-irradiated samples and about -1400 mV after the highest irradiation fluence ( $1 \cdot 10^{16} \text{ e/cm}^2$ ). Interestingly, the opposite trend is observed for the  $\text{HfO}_2$  dielectrics on both, p-type and n-type silicon substrates: while hysteresis values above 1000 mV are measured on the non-irradiated  $\text{HfO}_2$  capacitors on p-type Si, these are reduced by a few hundreds of mV with increasing electron irradiation fluence, reaching hysteresis values around 700 mV or 750 mV after  $1 \cdot 10^{16} \text{ e/cm}^2$ . Similarly, the absolute value of the hysteresis is also reduced for the irradiated  $\text{HfO}_2$  layers on n-type silicon. On the other hand, a lower impact of the electron irradiation on the magnitude of the hysteresis is obtained for the nanolaminate stack, combining  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  layers, on both types of substrates.

It is known, from conventional  $\text{SiO}_2$  gate dielectrics, that radiation-induced defects can be responsible for the appearance of hysteresis in C-V curves. This has been proved by means

of electron paramagnetic resonance studies [38]. In the present work, it is believed that defects generated by the 2 MeV electron irradiation may be responsible for the increasing hysteresis observed for the  $\text{Al}_2\text{O}_3$  dielectric layers. On the other hand, the opposite trend shown by the  $\text{HfO}_2$  layers can be originated by their high pre-existing non-irradiated hysteresis values, which is indicative of the presence of some defect instabilities in the gate dielectric stack [39]. With regard to the physical origin of the defects, it is known that hysteresis can be associated with an excess of hydrogen and/or hydroxyl groups in the ALD dielectric layers, that can be especially significant for low temperature deposition processes [32]. In the present study, the 2 MeV electron irradiation could result in hydrogen release from the layers leading to a certain beneficial reduction or passivation of the instabilities responsible for the C-V hysteresis. From Figure 3, the hysteresis reduction in the  $\text{HfO}_2$  layers is more significant for low irradiation fluences and slightly diminishes for the highest fluences, where more radiation-induced defects are expected to contribute to the overall C-V curves hysteresis. Finally, the lower impact of the electron irradiation on the magnitude of the C-V curves hysteresis for the nanolaminate stacks can be explained by the combined effects on the  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  layers.

### **3.2. Current-voltage characteristics**

Figure 4 shows the current density versus voltage characteristics measured for  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and nanolaminate MOS capacitors on n-type silicon substrates. From the measurements performed at 20°C, a progressive increase of the current density through the dielectrics is observed for increasing electron irradiation fluence, thus indicating a radiation-induced

degradation of the layers. Although the results in Figure 4 correspond only to n-type silicon wafers, these were qualitatively similar for the case of the two different p-type substrates studied, with opposite polarities applied (accumulation conditions). However, the leakage current density under substrate injection (n-type substrates with positive gate bias) was found to be much larger than under gate injection (p-type substrates with negative gate bias) for equal absolute voltage values. This is mainly attributed to the different band structures under the two injection modes [3,40].

In order to investigate the origin of the radiation-induced current increase, five different sizes of square-shaped MOS capacitors were measured at various temperatures for the different irradiated dielectrics and substrates under study. As shown in Fig. 5, the current-voltage characteristics were found to scale with active area, thus indicating the degradation to affect the full high-k dielectric region. It is known from SiO<sub>2</sub> gate dielectrics that radiation-induced defects can be detrapped or annealed by tunnel or thermal emission processes [18]. For the present irradiated samples, a good stability of the damage was confirmed by measurements carried out after some months of storage at room temperature conditions.

In view of the basic similarities between the current-voltage characteristics of the non-irradiated and irradiated devices on the different substrates, the increase of the current density can be treated as a certain shift of the I-V characteristics towards lower accumulation voltages. Figure 6 shows the absolute value of the radiation-induced voltage shift of the I-V curves corresponding to a fixed current density level of  $1 \cdot 10^{-5}$  A/cm<sup>2</sup>. As shown, the largest voltage shifts, i.e., the major impact of irradiation on the I-V characteristics, have been registered for the case of the Al<sub>2</sub>O<sub>3</sub> layers.

With regard to measurement temperature, this has been found to have a significant impact on the I-V characteristics. Current variations from about one to three orders of magnitude have been obtained between the measurements performed at the highest (100°C) and lowest (-30°C) temperatures, being this effect more important for the case of the HfO<sub>2</sub> layers (Fig. 4(b)). The measurements performed at different temperatures have revealed for some dielectrics a similar impact to the irradiation effect. For example, as it can be appreciated in Fig. 4(c), similar characteristics are obtained for the nanolaminate layer on n-type Si subjected to  $1 \cdot 10^{16}$  e/cm<sup>2</sup> and measured at 20°C or the non-irradiated one measured at 100°C.

In order to have a better understanding of the impact of electron irradiation and measurement temperature on the leakage current, the conduction mechanisms through the different high-k dielectric layers were investigated. Five basic mechanisms have been considered as candidates to be responsible for the registered electrical conduction: Schottky emission (SE), Tunnel (Direct tunnel (DT) and Fowler-Nordheim (FN)), Poole-Frenkel (PF), hopping and space charge limited [41]. Owing to the different behaviour observed for voltage or electric field dependences, the last two mechanisms were disregarded.

Schottky emission is an electrode-limited mechanism which occurs when an electron overcomes the potential energy barrier at the metal-semiconductor interface via field-assisted lowering, thus, it is basically controlled by the metal-insulator interface. On the other hand, Poole-Frenkel emission is a bulk-limited mechanism which results from the combination of tunnelling to trapped states within the insulator, followed by excitation from

the potential trap well. Therefore, PF mechanism relies on existing traps in the dielectric. In thermal SiO<sub>2</sub>, the leakage current is determined by tunnelling mechanisms, direct tunnel through the whole dielectric stack or Fowler-Nordheim tunnelling through a trapezoidal potential barrier, depending on dielectric thickness and applied electric field [41]. However, in high-k dielectrics, trap related mechanisms typically prevail at low voltages, while FN tunnelling may dominate at high fields [40,42].

In the present study, direct tunnel and Fowler-Nordheim may have some contributions to the overall conduction at the lowest and highest voltages, respectively. In particular, FN can be responsible for the conduction at high electric fields, especially for the case of Al<sub>2</sub>O<sub>3</sub> near dielectric breakdown, where much weaker temperature dependence is appreciated (Fig. 4(a)). For this high-field regime, reasonable FN barrier height values of about 2.6 eV have been extracted for example for the case of the non-irradiated Al<sub>2</sub>O<sub>3</sub> layers on 1 Ω·cm p-type substrate, by considering the effective mass of electrons in alumina as 0.2 times the free electron mass. This result is in good agreement with previous published results in the literature [43,44].

However, in view of the significant temperature dependence observed for the electrical conduction through the different dielectric layers (Fig. 4), direct tunnel and Fowler-Nordheim mechanisms are not thought to play a dominant role in the major portion of the measured characteristics. This is corroborated by the disagreement with FN model for the major part of the characteristics. The SE, PF and FN conduction mechanisms can be distinguished by examining the dependency of the leakage current on the applied field and temperature. An extensive analysis of the electrical conduction through the different high-k

dielectric layers was carried out. This included the p-type and n-type substrates, the different 2 MeV electron irradiation fluences and the measurements carried out at various temperatures (from -30°C to 100°C). It is important to note here that the electric field in the different dielectric layers (E) was calculated as the voltage drop across the dielectric layer ( $V_{ox}$ ) divided by its physical thickness.  $V_{ox}$  was estimated by subtracting  $V_{fb}$  from the applied gate voltage. Note that in this approach, the existence of any possible thin interfacial layer of  $SiO_2$  between the silicon and the high-k material is neglected.

The results from this study pointed to Poole-Frenkel (eq. (2)) as the conduction mechanism that better fits the experimental results, suggesting it to play a dominant role in the major part of the conduction characteristics of the different dielectric layers studied. As an example, Figure 7 shows a Poole-Frenkel plot of the dependence between measured leakage current and electric field ( $\ln J/E$  versus  $E^{1/2}$ ) for the case of non-irradiated  $HfO_2$  MOS capacitors on 1  $\Omega\cdot cm$  p-type Si. A good linear fit is obtained for a significant central part of the characteristics, until dielectric breakdown occurs. Moreover, the extracted  $k_d$  values from the slopes of the  $HfO_2$  and nanolaminate PF plots (eq. (2)) are bound by the optical dielectric constant ( $k_{op}=n^2$ , where n is the refractive index) and the static dielectric constant, indicating PF conduction [45]. For the case of the  $Al_2O_3$  layers,  $k_d$  values in the range of the refractive index have been obtained, in agreement with previously published results [46-48].

Poole-Frenkel (PF)

$$J_{PF} \propto C E \exp \left[ -\frac{q \left( \phi_B - \sqrt{\frac{qE}{\pi k_d \epsilon_0}} \right)}{k_B T} \right] \quad (2)$$



Where  $\phi_B$  is the barrier height,  $E$  is the electric field,  $\epsilon_0$  is the permittivity of vacuum,  $k_d$  is the dynamic dielectric constant,  $k_B$  is the Boltzmann constant,  $T$  is the temperature and  $C$  is a constant.

Figure 8 shows the Poole-Frenkel plots of the dependence between measured leakage current at 20°C and electric field for non-irradiated and electron irradiated  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and nanolaminate MOS capacitors. A good linear fit is obtained for a significant central part of the characteristics for both, capacitors on p-type silicon (Fig. 8(a)) and n-type Si (Fig. 8(b)). However, the main difference between the results on the different substrate types is a significant radiation-induced shift of the Poole-Frenkel plots along the electric field axis registered for the case of the p-type samples. This is not observed for the case of the nanolaminate and  $\text{HfO}_2$  MOS capacitors on n-type Si, and only some small shifts are registered for the case of the irradiated  $\text{Al}_2\text{O}_3$  capacitors on n-type Si. This phenomenon could be explained by a combination between the asymmetry of the involved band structures and a local modification of the electric field due to the presence of the radiation-induced damage. In this way, regardless of their position within the high-k dielectrics, the radiation-induced positive trapped charges, which at first instance might be considered to be uniformly created within the high-k layers, are expected to be responsible for a certain increase of the local electric field near the injecting cathode. Under this situation, when considering electron injection from the gate (p-type MOS capacitors), the electric field within the relevant high-k dielectric region for PF conduction (close to the metal gate), can be underestimated by using the applied electric field, thus resulting in a shift of the Poole-Frenkel plots towards lower  $\sqrt{E}$  values. A similar mechanism has been proposed in the study of hafnium titanium silicate layers under the presence of negative trapped charges [49].

For the case of the MOS capacitors on n-type Si, the radiation-induced positive trapped charges are also expected to increase the local electric field near the injecting cathode (silicon substrate). However, due to the different band structure, this would not have a significant impact for the case of the HfO<sub>2</sub> (with lower conduction band offset) and nanolaminate layers and only a small impact on the relevant high-k dielectric region for PF conduction (close to the semiconductor interface) would be registered for the case of the Al<sub>2</sub>O<sub>3</sub> dielectric with higher conduction band offset, thus resulting in the observed shift of the Poole-Frenkel plots towards lower  $\sqrt{E}$  values.

In order to verify whether the observed transport effectively follows an Arrhenius-type PF behaviour with temperature (eq. (2)),  $J/E$  has been plotted versus the inverse of temperature at various electric fields, as shown for a particular  $E$  value in the inset of Fig. 7. From the Arrhenius plot, the activation energies are extracted at various electric fields and these are plotted against  $\sqrt{E}$  to extract the Poole-Frenkel barrier height or trap level energy ( $\phi_B$  in eq. (2)). Figures 9(a) for p-type and 9(b) for n-type substrates show, in accordance with P-F conduction mechanism, that the trap barrier energy height linearly decreases with  $\sqrt{E}$ , allowing to extract the trap levels energies  $\phi_B$ , which correspond to the intercept with the energy axis at zero electric field. The corresponding extracted  $\phi_B$  values are shown in Figure 9(c).

From figure 9(a), some radiation-induced shift of the activation energies along the electric field axis is observed for the samples on p-type Si, especially for the cases of Al<sub>2</sub>O<sub>3</sub> and nanolaminate MOS capacitors, this could give rise to reduced or underestimated PF trap

level energies ( $\phi_B$ ) with increasing electron irradiation fluence (Fig. 9(c)). As commented for Fig. 8(a) results, this can be originated by a local modification of the electric field associated with the presence of the radiation-induced positive trapped charges. In spite of the radiation-induced  $\phi_B$  lowering, it has to be noted that the trap energy levels obtained for the non-irradiated samples are in good agreement with previous results published in the literature for Poole-Frenkel emission in similar high-k dielectric layers. In this way,  $\phi_B$  values from 0.5 to 0.7 eV below the conduction band edge have been published in the literature for ALD HfO<sub>2</sub> [16,49,50] and values up to 1.5 for pure Al<sub>2</sub>O<sub>3</sub> have been obtained in the case of ALD Hf<sub>x</sub>Al<sub>y</sub>O thin films with various Hf/Al compositions [50]. However, it is also known that differences in  $\phi_B$  values may be also related to different growth methods, pre- and post-growth processing and devices technologies used [51]. With regard to the dielectric layers on n-type Si (Figures 9(b) and 9(c)), the depth of the dominant trap levels perhaps seem to slightly increase with electron irradiation for the cases of the HfO<sub>2</sub> and nanolaminate, whereas no clear trend is observed for the Al<sub>2</sub>O<sub>3</sub> case.

Dielectric breakdown voltage ( $V_{bd}$ ) was registered during the gate voltage sweeps as an abrupt increase in the leakage current. Figure 10 shows  $V_{bd}$  for Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and nanolaminate MOS capacitors as a function of electron irradiation fluence for three different measurement temperatures (-30°C, 20°C and 100°C). Although no statistic evaluation of dielectric breakdown was carried out, no apparent impact of electron irradiation fluence on  $V_{bd}$  was observed, suggesting that the radiation-induced damage has no clear impact on the final dielectric breakdown of the layers subjected to such voltage sweep tests. These results are in agreement with previous studies reported in the literature addressing the electrical reliability of ultrathin SiO<sub>2</sub> layers (in the range of 3 nm to 3.2 nm)

irradiated with gamma rays [52], where in spite of the progressive increase of dielectric conduction with irradiation, no statistical differences in the constant voltage stress lifetime distributions were found between non-irradiated and gamma irradiated samples up to total ionizing doses comparable to our studies (30 Mrad(Si)) [52]. This is not the case for heavy ion irradiations, where a progressive reduction of oxide lifetime with irradiation was reported [52]. This reduction was explained in terms of possible weaker areas in the oxide films related to the heavy ions damage tracks, which may suffer from enhanced degradation when subjected to the subsequent electrical stress. Moreover, the dielectric reliability was found to decrease with increasing ion energy transfer or ion fluence [53-55]. In our work, the studied 2 MeV electron irradiations effects are found to be similar to gamma irradiations. Finally, it is known that device reliability decreases with increasing temperature [56] and the obtained  $V_{bd}$  values were indeed significantly dependent on the measurement temperature. In this way,  $|V_{bd}|$  reductions of about 1 V or 1.5 V were typically observed for both, non-irradiated and irradiated samples, when increasing the measurement temperature from -30°C to 100°C.

#### **4. Conclusions**

The effects of 2 MeV electron irradiation on the capacitance-voltage (C-V) and current-voltage (I-V) characteristics of metal-oxide-silicon capacitors with three different atomic layer deposited (ALD) high-k dielectrics ( $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and a nanolaminate of them) have been evaluated. Similar radiation-induced generation rates for positive trapped charges and interface states have been obtained for all the studied high-k dielectric layers. While a radiation-induced increase of the C-V curves hysteresis is observed for the irradiated  $\text{Al}_2\text{O}_3$ , this is just the opposite for  $\text{HfO}_2$  and the irradiation has little impact on the hysteresis of the nanolaminate stack. All the studied dielectric layers showed a progressive increase of the leakage current with electron irradiation dose and Poole-Frenkel emission has been identified as the dominant conduction mechanism. In spite of the radiation-induced damage affecting the C-V and I-V characteristics, no impact of 2 MeV electron irradiation fluence on dielectric breakdown voltage has been appreciated by means of ramped voltage measurements.

#### **Acknowledgements**

This work has been partially funded by the Spanish Ministry of Science and Innovation through project TEC2008-06698-C02 and by Inter-University Laboratory for the Joint Use of the JAERI irradiation facilities in Japan.

## References

- [1] The International Technology Roadmap for Semiconductors, edition 2009, <http://public.itrs.net>.
- [2] Wong H, Iwai H. On the scaling issues and high-k replacement of ultrathin gate dielectrics for nanoscale MOS transistors. *Microelectron Eng* 2006;83:1867-904.
- [3] Wilk GD, Wallace RM, Anthony JM. High-k gate dielectrics: current status and materials properties considerations. *J Appl Phys* 2001;89:5243-75.
- [4] Robertson J. High dielectric constant gate oxides for metal oxide Si transistors. *Rep Prog Phys* 2006;69:327-96.
- [5] Gerritsen E, Emonet N, Caillat C, Jourdan N, Piazza M, Fraboulet D, Boeck B, A. Berthelot A, Smith S, Mazoyer P. Evolution of materials technology for stacked-capacitors in 65 nm embedded-DRAM. *Solid-State Electron* 2005;49:1767-75.
- [6] Kim SK, Xuan Y, Ye PD, Mohammadi S, Back JH, Shim M. Atomic layer deposited Al<sub>2</sub>O<sub>3</sub> for gate dielectric and passivation layer of single-walled carbon nanotube transistors. *Appl Phys Lett* 2007;90:163108.
- [7] Helbling T, Hierold C, Roman C, Durrer L, Mattmann M, Bright VM. Long term investigations of carbon nanotube transistors encapsulated by atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> for sensor applications. *Nanotechnology* 2009;20:434010.
- [8] Yun SJ, Ko Y-W, Lim JW. Passivation of organic light-emitting diodes with aluminum oxide thin films grown by plasma-enhanced atomic layer deposition. *Appl Phys Lett* 2004;85:4896-8.
- [9] Hoex B, Heil SBS, Langereis E, Van de Sanden MCM, Kessels WMM. Ultralow surface recombination of c-Si substrates passivated by plasma-assisted atomic layer deposited Al<sub>2</sub>O<sub>3</sub>. *Appl Phys Lett* 2006;89:042112.
- [10] Mayer TM, Elam JW, George SM, Kotula PG, Goeke RS. Atomic-layer deposition of

wear-resistant coatings for microelectromechanical devices. *Appl Phys Lett* 2003;82:2883-5.

- [11] Jeon S, Yang H, Park DG, Hwang H. Electrical and structural properties of nanolaminate ( $\text{Al}_2\text{O}_3/\text{ZrO}_2/\text{Al}_2\text{O}_3$ ) for metal oxide semiconductor gate dielectric applications. *Jpn J Appl Phys* 2002;41:2390-3.
- [12] Ding SJ, Zhu C, Li MF, Zhang DW. Atomic-layer-deposited  $\text{Al}_2\text{O}_3\text{-HfO}_2\text{-Al}_2\text{O}_3$  dielectrics for metal-insulator-metal capacitor applications. *Appl Phys Lett* 2005;87:053501 (1-3).
- [13] Son JY, Jeong SW, Kim KS, Roh Y. Electrical characterizations of  $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{Si}$  as alternative gate dielectrics. *J Korean Phys Soc* 2007;51:S238-40.
- [14] Ribes G, Mitard J, Denais M, Bruyere S, Monsieur F, Parthasarathy C, Vincent E, Ghibaudo G. Review on high-k dielectrics reliability issues. *IEEE T Device Mat Re* 2005;5:5-19.
- [15] Houssa M, Pantisano L, Ragnarsson LA, Degraeve R, Schram T, Pourtois G, De Gendt S, Groeseneken G, Heyns MM. Electrical properties of high-k gate dielectrics: challenges, current issues, and possible solutions. *Mater Sci Eng R* 2006;51:37-85.
- [16] Ma TP, Bu HM, Wang XW, Song LY, He W, Wang M, Tseng HH, Tobin PJ. Special reliability features for Hf-based high-k gate dielectrics, *IEEE T Device Mat Re* 2005;5:36-44.
- [17] Stassinopoulos EG, Raymond JP. The space radiation environment for electronics. *P IEEE* 1988;76,1423-42.
- [18] Oldham TR, McLean FB. Total ionizing dose effects in MOS oxides and devices. *IEEE T Nucl Sci* 2003;50,483-99.
- [19] Hughes HL, Benedetto JM. Radiation effects and hardening of MOS technology: devices and circuits. *IEEE T Nucl Sci* 2003;50:500-21.
- [20] Claeys C, Simoen E. Radiation Effects in Advanced Semiconductor Materials and

Devices. Springer, Berlin-Heidelberg, 2002.

- [21] Scarpa A, Paccagnella A, Montera F, Ghibaudo G, Pananakakis G, Ghidini G, Fuochi PG. Ionizing radiation induced leakage current on ultra-thin gate oxides. *IEEE T Nucl Sci* 1997;44:1818-25.
- [22] Rafi JM, Vergnet B, Campabadal F, Fleta C, Fonseca L, Lozano M, Martínez C, Ullán M. Electrical characteristics of high-energy proton irradiated ultra-thin gate oxides. *Microelectron Reliab* 2002;42:1501-4.
- [23] Boesch Jr. HE, McGarrity JM. Charge yield and dose effects in MOS capacitors at 80K. *IEEE T Nucl Sci* 1976;23:1520-5.
- [24] Barnaby HJ. Total-ionizing-dose effects in modern CMOS technologies. *IEEE T Nucl Sci* 2006;53:3103-21.
- [25] Choi BK, Fleetwood DM, Massengill LW, Schrimpf RD, Galloway KF, Shaneyfelt MR, Meisenheimer TL, Dodd PE, Schwank JR, Lee YM, Johnson RS, Lucovsky G. Reliability degradation of ultra-thin oxynitride and Al<sub>2</sub>O<sub>3</sub> gate dielectric films owing to heavy-ion irradiation. *Electron Lett* 2002;38:157-8.
- [26] Felix JA, Shaneyfelt MR, Fleetwood DM, Meisenheimer TL, Schwank JR, Schrimpf RD, Dodd PE, Gusev EP, D'Emic C. Radiation-induced charge trapping in thin Al<sub>2</sub>O<sub>3</sub>/SiO<sub>x</sub>N<sub>y</sub>/Si(100) gate dielectric stacks. *IEEE T Nucl Sci* 2003;50:1910-8.
- [27] Felix JA, Schwank JR, Fleetwood DM, Shaneyfelt MR, Gusev EP. Effects of radiation and charge trapping on the reliability of high-κ gate dielectrics. *Microelectron Reliab* 2004;44:563-75.
- [28] Felix JA, Shaneyfelt MR, Schwank JR, Dodd PE, Fleetwood DM, Zhou XJ, Gusev EP. The effects of radiation and charge trapping on the reliability of alternative gate dielectrics. In: Gusev E, editor. *Proceedings of the NATO advanced research workshop on defects in advanced high-k dielectric nano-electronic semiconductor devices*, St. Petersburg, Russia; 2005, p. 299-321.



- [29] García H, Castán H, Dueñas S, Bailón L, Campabadal F, Rafí JM, Zabala M, Beldarrain O, Ohyama H, Takakura K, Tsunoda I. Electron irradiation effects on atomic layer deposited high-k gate dielectrics. *Electrochem Soc Trans* 2011;41;3:349-59.
- [30] Campabadal F, Rafí JM, Zabala M, Beldarrain O, Faigón A, Castán H, Gómez A, García H, Dueñas S. Electrical characteristics of metal-insulator-semiconductor structures with atomic layer deposited  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ , and nanolaminates on different silicon substrates. *J Vac Sci Technol B* 2011;29:01AA07 (1-7).
- [31] Rafí JM, Zabala M, Beldarrain O, Campabadal F. Effect of processing conditions on the electrical characteristics of atomic layer deposited  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  films. *Electrochem Soc Trans* 2010;28;2:213-21.
- [32] Rafí JM, Zabala M, Beldarrain O, Campabadal F. Deposition temperature and thermal annealing effects on the electrical characteristics of atomic layer deposited  $\text{Al}_2\text{O}_3$  films on silicon. *Journal Electrochem Soc* 2011;158:G108-14.
- [33] Campabadal F, Zabala M, Rafí JM, Acero MC, Sánchez A, Sánchez J, Sánchez S, Andreu R. Thin high-k dielectric layers deposited by ALD. In: *Proceedings of the 2009 Spanish conference on electron devices (CDE)*, Santiago de Compostela, Spain; 2009, p. 27-30.
- [34] Schroder DK. *Semiconductor Material and Device Characterization*. John Wiley & Sons, New York; 1990, p. 276.
- [35] Fleetwood DM. "Border traps" in MOS devices. *IEEE T Nucl Sci* 1992;39:269-71.
- [36] Sour JR, McGarrity JM. Radiation effects on microelectronics in space. *P IEEE* 1988;76:1443-69.
- [37] Felix JA, Xiong HD, Fleetwood DM, Gusev EP, Schrimpf RD, Sternberg AL, D'Emic C. Interface trapping properties of nMOSFETs with  $\text{Al}_2\text{O}_3/\text{SiO}_x\text{N}_y/\text{Si}(100)$  gate dielectric stacks after exposure to ionizing radiation. *Microelectron Eng* 2004;72:50-4.
- [38] Fleetwood DM. Fast and slow border traps in MOS devices. *IEEE T Nucl Sci*

1996;43:779-86.

- [39] Kerber A, Cartier E, Pantisano L, Degraeve R, Kauerauf T, Kim Y, Hou A, Groeseneken G, Maes HE, Schwalke U. Origin of the threshold voltage instability in SiO<sub>2</sub>/HfO<sub>2</sub> dual layer gate dielectrics. IEEE Electr Device L 2003;24:87-89.
- [40] Xu Z, Houssa M, De Gent S, Heyns M. Polarity effect on the temperature dependence of leakage current through HfO<sub>2</sub>/SiO<sub>2</sub> gate dielectric stacks. Appl Phys Lett 2002;80,1975-7.
- [41] Hesto P. The nature of electronic conduction in thin insulating layers. In: Barbottin G, Vapaille A. Instabilities in silicon devices, Elsevier, North-Holland; 1986, p. 263-314.
- [42] Yang W, Marino J, Monson A, Wolden CA. An investigation of annealing on the dielectric performance of TiO<sub>2</sub> thin films. Semicond Sci Tech 2006;21:1573-9.
- [43] Shu QQ, Ma WG. Barrier parameter variation in Al-Al<sub>2</sub>O<sub>3</sub>-metal tunnel junctions. Appl Phys Lett 1992;61:2542-4.
- [44] Gómez A, Castán H, García H, Dueñas S, Bailón L, Campabadal F, Rafí JM, Zabala M. Electrical characterization of high-k based metal-insulator-semiconductor structures with negative resistance effect when using Al<sub>2</sub>O<sub>3</sub> and nanolaminated films deposited on p-Si. J Vac Sci Technol B 2011;29:01A901 (1-5).
- [45] Sze SM. Current transport and maximum dielectric strength of silicon nitride films. J Appl Phys 1967;38:2951-6.
- [46] Ludeke R, Cuberes MT, Cartier E. Local transport and trapping issues in Al<sub>2</sub>O<sub>3</sub> gate oxide structures. Appl Phys Lett 2000;76:2886-8.
- [47] Specht M, Städele M, Jakschik S, Schröder U. Transport mechanisms in atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> dielectrics. Appl Phys Lett 2004;84:3076-8.
- [48] Blank O, Reisinger H, Stengl R, Gutsche M, Wiest F, Capodieci V, Schulze J, Eisele I. A model for multistep trap-assisted tunneling in thin high-k dielectrics. J Appl Phys

2005;97:044107 (1-7).

- [49] Paskaleva A, Bauer AJ, Lemberger M. An asymmetry of conduction mechanisms and charge trapping in thin high-k  $\text{Hf}_x\text{Ti}_y\text{Si}_z\text{O}$  films. *J Appl Phys* 2005;98:053707 (1-8).
- [50] Yeh CC, Ma TP, Ramaswamy N, Rocklein N, Gealy D, Graettinger T, Min K. Frenkel-Poole trap energy extraction of atomic layer deposited  $\text{Al}_2\text{O}_3$  and  $\text{Hf}_x\text{Al}_y\text{O}$  thin films. *Appl Phys Lett* 2007;91:113521 (1-3).
- [51] Southwick III RG, Reed J, Buu C, Butler R, Bersuker G, Knowlton WB. Limitations of Poole–Frenkel Conduction in Bilayer  $\text{HfO}_2/\text{SiO}_2$  MOS Devices. *IEEE T Device Mat Re* 2010;10:201-7.
- [52] Suehle JS, Vogel EM, Roitman P, Conley JF Jr, Johnston AH, Wang B, Bernstein JB, Weintraub CE. Observation of latent reliability degradation in ultrathin oxides after heavy-ion irradiation. *Appl Phys Lett* 2002;80:1282-4.
- [53] Conley JF Jr, Suehle JS, Johnston AH, Wang B, Miyahara T, Vogel EM, Bernstein JB. Heavy-ion-induced soft breakdown of thin gate oxides. *IEEE T Nucl Sci* 2001;48:1913-6.
- [54] Choi BK, Fleetwood DM, Schrimpf RD, Massengill LW, Galloway KF, Shaneyfelt MR, Meisenheimer TL, Dodd PE, Schwank JR, Lee YM, John RS, Lucovsky G. Long-term reliability degradation of ultrathin dielectric films due to heavy-ion irradiation. *IEEE T Nucl Sci* 2002;49:3045-50.
- [55] Silvestri M, Gerardin S, Paccagnella A, Ghidini G. Gate rupture in ultra-thin gate oxides irradiated with heavy ions. *IEEE T Nucl Sci* 2009;56:1964-70.
- [56] DiMaria DJ, Stathis JH. Non-Arrhenius temperature dependence of reliability in ultrathin silicon dioxide films. *Appl Phys Lett* 1999;74:1752-4.

## Figure captions

**Figure 1:** C-V characteristics measured from inversion to accumulation (lines) and accumulation to inversion (symbols) for Al<sub>2</sub>O<sub>3</sub> MOS capacitors on 1 Ω·cm p-type silicon substrate. The different curves correspond to non-irradiated and 2 MeV electron-irradiated devices at different fluences. The corresponding measured conductance characteristics are given in the inset. Capacitor area is  $2.304 \cdot 10^{-3} \text{ cm}^2$ .

**Figure 2:** Extracted (a) effective trapped charges ( $N_{\text{eff}}$ ) and (b) interface states ( $D_{\text{it}}$ ) densities for non-irradiated and 2 MeV electron-irradiated Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and nanolaminate MOS capacitors on p-type and n-type silicon substrates.

**Figure 3:** Magnitude of C-V curve hysteresis for non-irradiated and 2 MeV electron-irradiated Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and nanolaminate MOS capacitors on p-type and n-type silicon substrates.

**Figure 4:** Current density ( $J=I/\text{Area}$ ) versus applied voltage measured for (a) Al<sub>2</sub>O<sub>3</sub>, (b) HfO<sub>2</sub> and (c) Nanolaminate MOS capacitors on n-type silicon substrates. The different curves correspond to non-irradiated and 2 MeV electron-irradiated devices at different fluences and measured at various temperatures. Capacitor area is  $1.44 \cdot 10^{-4} \text{ cm}^2$ .

**Figure 5:** Current density versus applied voltage measured at  $-30^{\circ}\text{C}$  for  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and nanolaminate MOS capacitors of five different areas irradiated at a fluence of  $1 \cdot 10^{16} \text{ e/cm}^2$ .

**Figure 6:** Absolute value of the electron irradiation-induced voltage shift of the current-voltage characteristics at a fixed current density level of  $1 \cdot 10^{-5} \text{ A/cm}^2$  for  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and nanolaminate MOS capacitors on the different p-type and n-type silicon substrates studied.

**Figure 7:** Dependence between measured leakage current and electric field for non-irradiated  $\text{HfO}_2$  MOS capacitors on p-type Si, fitting the Poole-Frenkel model at different temperatures (eq. (2), broken lines). The leakage current at an  $E^{1/2}$  value of  $1300 \text{ (V/cm)}^{1/2}$  is plotted against  $1/T$  in the inset. Capacitor area is  $1.44 \cdot 10^{-4} \text{ cm}^2$ .

**Figure 8:** Dependence between measured leakage current at  $20^{\circ}\text{C}$  and electric field for non-irradiated and 2 MeV electron irradiated  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and nanolaminate MOS capacitors on (a) p-type Si and (b) n-type Si, fitting the Poole-Frenkel model (eq. (2), broken lines). Capacitor area is  $1.44 \cdot 10^{-4} \text{ cm}^2$ .

**Figure 9:** Activation energies, derived from Poole-Frenkel plots corresponding to different measurement temperatures, as a function of square root of the electric field for (a) p-type and (b) n-type Si. (c) Extracted Poole-Frenkel barrier height or trap level energy ( $\phi_B$  in eq. (2), intercept with energy axis corresponding to  $E^{1/2} = 0$ ) for non-irradiated and irradiated  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and nanolaminate MOS capacitors on p-type and n-type silicon substrates.

**Figure 10:** Dielectric breakdown voltages ( $V_{bd}$ ) for  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and nanolaminate MOS capacitors on p-type and n-type silicon substrates as a function of electron irradiation fluence for three different measurement temperatures (-30°C, 20°C and 100°C). Capacitor area is  $1.44 \cdot 10^{-4} \text{ cm}^2$ .




Figure 1




Figure 2(a)




Figure 2(b)






Figure 3




Figure 4(a)




Figure 4(b)




Figure 4(c)




Figure 5




Figure 6




Figure 7




Figure 8(a)




Figure 8(b)




Figure 9(a)




Figure 9(b)




Figure 9(c)




Figure 10