

University of North Dakota
UND Scholarly Commons

**Electrical Engineering Student Publications** 

Department of Electrical Engineering

Summer 2021

### Development of MIPI Camera Interface Prototype Adapter Board

Haruka Kido haruka.kido@und.edu

Alessandro Geist

Cody Brewer

Follow this and additional works at: https://commons.und.edu/ee-stu

Part of the Electrical and Computer Engineering Commons

#### **Recommended Citation**

Haruka Kido, Alessandro Geist, and Cody Brewer"Development of MIPI Camera Interface Prototype Adapter Board" (2021). *Electrical Engineering Student Publications*. 5. https://commons.und.edu/ee-stu/5

This Presentation is brought to you for free and open access by the Department of Electrical Engineering at UND Scholarly Commons. It has been accepted for inclusion in Electrical Engineering Student Publications by an authorized administrator of UND Scholarly Commons. For more information, please contact und.commons@library.und.edu.



## Development of the MIPI Camera Interface Prototype Adapter Board

## Intern: Haruka Kido

Bachelor of Science in Electrical Engineering University of North Dakota


Mentor: Alessandro Geist. Co-mentor: Cody Brewer

*Embedded Processing Group*, Code 587. Data Processing Branch, Software Engineering Division, Space Technology Mission Directorate, GSFC, NASA

#### FPGA-Compatible MIPI CSI-2 D-PHY Adapter Board Development Methodology

### **Project Description**

This project is the development of the **prototype** FPGA-Compatible MIPI CSI-2 (Camera Serial **Interface) D-PHY adapter board**. The FPGA used on the SpaceCube processor card does not have I/O that natively supports the D-PHY standard, and thus requires additional external components to adapt the interface to the FPGAs I/O. The goal of this project is to develop a prototype board with this external circuitry. The project tasks include 1) preliminary research and analysis of the adapter circuit requirements involving waveform comparisons, 2) signal processing chain tests for voltage measurements, 3) calculations from I/O channel system simulations in TI-TINA, 4) components' values and circuit configuration verifications, 5) protoboard schematic entry, 6) both PCB footprint builds and PCB layout in Altium Designer, and lastly, 7) PCB manufacturing. This adapter board is useful in data conversion and transmission from the MIPI camera module to the FPGA, a D-PHY circuit arrangement used in NASA's SpaceCube Mini's VADIR (Versatile Analog/Digital Interface) between the MIPI Camera module and the Backplane Connector.



### Engineering Contextualization: SpaceCube Configurable Slices




## **IMPS** Concept Overview


Diverse set of payloads can be realized with same baseline infrastructure of key reused cards and simple addition of one or two cards for mission-specific needs

SpaceCube provides high-performance computing designs to be combined with added features from catalog of supporting cards

Designs are reusable and can be reconfigured for **multiple mission classes** (or varying orbits/environments) and science objectives



# **Engineering Contextualization:** MIPI Adapter in SpaceCube's Versatile Analog-Digital Interface (VADIR) Card




#### **Overview:**

- Multiple configurable analog inputs in CubeSat form-factor
- Selective population enables SWAP-C savings depending on mission needs
- On-board level shifter allows for multiple control voltages
- Conforms to CubeSat Card Standard (CS<sup>2</sup>)



#### High-Level Specifications:

- 24-bit Science & Telemetry ADC
  - 2 independent ADCs, up to 52ksps each
  - 16x 4-wire RTD up to  $45k\Omega$  resistance
  - 15x Single-Ended or Differential Analog Inputs
- 12-bit Housekeeping ADC
  - 8x 0-5V Single-Ended Analog Inputs
- Bias Supplies
  - 2x LDO supplies, <1.5A, 1.2-3.3V
- Requires  $\pm 12V$ ,  $\pm 5V$ , and  $\pm 3.3V$
- Requires 16x I/O lines (1.8V or 3.3V)



5

### **TI TINA Simulations for Receiver Network:**


Signal-Processing Chain Tests, Waveform Analyses, Voltage Measurements and Calculations

### U7 (LVDS\_25) + U8/10 (HSUL)

### **FPGA-Compatible D-PHY Receiver Baseline Circuit Simulations and Waveform Analyses:**

- The FPGA inputs do not need to be simulated in attempting to verify that given a MIPI D-PHY input.
- The resistor network will output a signal that is compatible with the LVDS (for HS) or HSUL (for LP) I/O standard.
- The baseline simulation will be an attempt to see what is present at the resistor network output.
- U8 and U10 are assumed to be high impedance inputs (effectively open) and U7 is assumed to have an internal  $100\Omega$  differential termination.
- The HS (LVDS\_25) and LP (HSUL\_12) cases are analyzed separately.

### U7; HS, (LVDS\_25) Baseline Circuit Simulation



## **U7; HS, (LVDS\_25\_HR\_I\_P** (Low-Voltage Differential Signaling)) Specifications:

- LVDS is a dedicated differential buffer, which runs at a higher speed compared to 2 single-ended differential buffers.
- The *HS receiver* has a *switchable parallel termination* (as differential signaling).

### U7; HS, (LVDS\_25) Waveform Analysis


Xilinx Specifications (Expected Values):


$$\label{eq:V_cco} \begin{split} V_{\rm CCO} &= 2.5 V \\ 2.375 V < V_{\rm CCO} \, (\text{supply voltage}) < 2.625 V \end{split}$$

$$\begin{split} R_{T} &= 100\Omega \\ V_{OH, MAX} &= 1.675V \\ V_{OL, MIN} &= 0.700V \\ 1V < V_{OCM} \text{ (output common-mode voltage)} < 1.425V \\ .3 \ V < V_{ICM} < 1.5 \ V \end{split}$$


Waveform Values (VF3 and VF4):

VG1 = 0VAmplitude: 0.4V VCM = 1.2V $V_{OL} = 0.8V$  $V_{OH} = 1.6V$ 





### U8/U10; LP, (HSUL\_12) Baseline Circuit Simulation



#### U8/U10; LP, (HSUL\_12\_S\_HR (High Speed Unterminated Logic)) Specifications:

- FPGAs support the HSUL\_12 standard for single-ended signaling and differential signaling."
- The *LP receiver* function as a *low power* signaling mechanism.

### U8/U10; LP, (HSUL\_12) Waveform Analysis

#### Xilinx Specifications (Expected Values):

 $V_{REF} (Input) = 0.6V$  $V_{CCO} (Output) = 1.2 V$  $V_{CCO} (Input) = Any$ 

$$\begin{split} -0.300 V < V_{IL} < V_{REF} - 0.130 V \\ V_{REF} + 0.130 V < V_{IH} < V_{CCO} + 0.300 V \\ V_{OL, MAX} = 20\% ~(V_{CCO}) \\ V_{OH, MIN} = 80\% ~(V_{CCO}) \end{split}$$


#### Calculations:

 $V_{OH, MIN} = 80\% (V_{CCO})$  $V_{OH, MIN} = 80\% (1.2V)$  $V_{OH, MIN} = .96V$ 

#### *Waveform Values (VF3 and VF4):*

VG1 = 0VAmplitude = 0.5V VCM = 0.6V $V_{OL} = 0.1V$  $V_{OH} = 1.1V$ 


X:	24.94n	y: 1.1
в		
X.	306.47n	y: 100m




### **Circuit Schematic (.SchDoc):**

#### **Pin Configuration Requirements:**


- Connect 3 copies of the receiver between the FMC connector and the MIPI connector.
  - For the MIPI connector side, follow the pinout in the camera module datasheet (Table 3).
  - For the FMC side:
    - Use pins labelled LA##
    - Keep differential pairs together. For example, if MIPI\_D1\_P goes to LA03\_P, then MIPI\_D1\_N should go to LA03\_N.
    - Have the clock (MIPI\_CLK) go to a clock-capable (\_CC) LA pin.
- Connect the CSI pins directly between the MIPI connector and FMC connector.
  - For the MIPI connector side, follow the pinout in the camera module datasheet (Table 3).
  - For the FMC side:
    - Use pins labelled LA##
    - Use pins labelled \_P




1 Receiver Network with verified resistor values



1 D-PHY Receiver network




### **Final Circuit Schematic in Altium**



FPGA-Compatible MIPI CSI-2 D-PHY Adapter Board Circuit Schematic

### Using the TI-TINA Simulation's Receiver Voltage Probe Results for verification of the 150 Ω resistor package type



# Calculations of current and allowable dissipated power for verification of the 150 $\Omega$ resistor package type

(Using NEP: Power Dissipation Ratings for Resistors (after 2007)):

		(Be	Old Rating: fore Oct. 20	New Ratings (After Oct. 2007)		
MIL-PRF-55342 Slash Sheet	Chip Size	Power	(mW)	Volt	Power (mW)	Volt
		Thick Film	Thin Film		Thin & Thick Film	Thin & Thick Film
13	0302	40	40	15	40	15
11	0402	40	40	25	50	25
1	0502	20	10	40	50	40
2	0505	50	25	40	125	40
12	0603	70	70	50	100	50
6	0705	100	50	50	150	50
3	1005	100	50	40	200	75
10	1010 (FR4)	400	250	75	500	75
10	1010 (Ceramic)	500	250	13	000	
7	1206	250	125	100	250	100
4	1505	150	100	40	150	125
8	2010 (FR4)	600	400	150	800	150
0	2010 (Ceramic)	800	400	150	000	150
5	2208	225	200	40	225	175
9	2512 (FR4)	750	500	200	1000	200
Э	2512 (Ceramic)	1000	500	200	1000	200

```
On calculating for the appropriate power rating for the 150\Omega resistor:

From the circuit simulation, V = 1.4 V.

V = IR

1.4 V = (I)(150 \Omega)

1.4 V/(150 \Omega) = 0.00933 A = I

P<sub>dissipated</sub> = I<sup>2</sup>R

P<sub>dissipated</sub> = (0.0093333333 A)<sup>2</sup>(150 \Omega)

P<sub>dissipated</sub> = (0.000871111111)(150) = 0.01306666667 W

or simply from P = V^2/R = (1.4)^2/(150) = 1.96/150 = 0.01306666667 W
```

If the **calculated dissipated power** does not exceed the power rating of the resistor for a particular package type, then there is no resistor degradation. Since **0.0130666667** W does not exceed the **0402 package type power rating** of **50 mW** (or 0.05 W), the **0402 package type** is sufficient to use.

**The power rating** specifies the maximum steady state power the package allows to dissipate under given conditions (at the rated ambient temperature).


The **voltage rating** is typically for the resistor series and specifies the **maximum peak voltage** that can be continuously applied to a resistor at a rated ambient temperature without resistor degradation.

### **MIPI I-PEX Connector Receptacle**

for high-speed signal transmission between the co-axial camera cable and a circuit board

#### **Component Parts:**

RECEPTACLE



tor boards
tor boards
II ups are
ll ups are
nal PD to
)

5 Pin Description

MIPI I-PEX Connector Receptacle (CN1 on the e-CAM222\_CUMI2311\_MOD module) Specifications

- **Description:** CONN Micro Coaxial CABLINE-CA II P-0.40mm 30Pos with Shield Cover Right Angle SMT
- Manufacturer: I-PEX
- Part Number: 20682-030E-02
- Part Name: Receptacle, 30 pins

#### CABLINE<sup>®</sup>-CA II

Fully-shielded with mechanical lock, high-data-rate transfer (20+ Gbps/lane), 0.4 mm pitch, horizontal mating type micro-coaxial connector

Schematic Symbol built to represent the MIPI IPEX Connector Receptacle (in Altium)

VCC\_3P3

VCC\_3P3 VCC\_1P8 GND

CSI\_I2C\_SCL CSI\_I2C\_SDA GND

NC CAM\_TRIGGER RSVD

GND uC\_BOOT

GND MIPI\_D1\_N

GND GND

MIPI DI P

MIPI\_D0\_N MIPI DO P

CAM nRST GND NC

MIPI CLK N MIPI\_CLK\_P GND NC NC CAM\_STROBE NC SHIELD

SHIELD SHIELD SHIELD SHIELD

SHIELD SHIELD SHIELD

SHIELD

SHIELD SHIELD

SHIELD SHIELD SHIELD

SHIELD

SHIELD

SHIELD

SHIELD

SHIELD

\$12 \$13 \$14 \$15 \$16 \$17 \$18 \$19

10 NC




### **Building the MIPI I-PEX Connector Receptacle**



Figure 1: Front View of e-CAM222\_CUMI2311\_MOD Camera Module




Figure 2: Rear View of e-CAM222\_CUMI2311\_MOD Camera Module




#### Figure 5: Bottom View of e-CAM222\_CUMI2311\_MOD

#### Building a corresponding Altium PCB footprint for the MIPI I-PEX

Connector Receptacle (CN1 on the e-CAM222\_CUMI2311\_MOD module) to be added to NASA's "SC-Connector-Mech.PcbLib" in Altium:



#### Figure 5: Bottom View of e-CAM222\_CUMI2311\_MOD



PCB footprint of IPEX MIPI Connector Receptacle built and linked to its schematic symbol (in Altium)

#### **Top and Mechanical Layers**

Top Overlay:

silkscreen overlay

paste before welding.


Top Paste:

Top Layer:

copper layers)

Mechanical 1:

Mechanical 2:



#### Linking the schematic symbol to the PCB footprint and 3D model between

NASA's "SC-Connector-Mech.SchLib" and "SC-Connector-Mech.PcbLib" in Altium:

brary		🔺 Home Page 📑 SC-	Connector-Mech.SchLib	P SC-Connector-Mech.P	bLib					
						<b>T</b> + L	, ⊫, ⊷		PCB Model	)
n Item ID	Description				CC 3P3					
Samtec-SEAM-50-02.0-XX-08-X-A Samtec-SEAM-50-02.0-XX-04-X-A	Samtec SEARAY Connector without Guide Samtec SEARAY Connector without Guide			2	CC 3P3 CC 3P3 CC 1P8 ND 2. B00T SI 12C SCL SI 12C SCA ND C C			Footprint Model		
Samtec-SEAM-30-XX-04-X-A	Samtec SEARAY Connector without Guide			4	ND ND			Name 20	582.0306.02	
Samtec-SEAF-RA-50x8	Samtec SEARAY Right Angle Connector wi			6 0	2_BOOT			- Name	(VGDV2VVCVC)	<u>B</u> rowse <u>P</u> in Map
amtec-SEAF-RA-50x4	Samtec 50x4 SEARAY Right Angle Connect			8 0	SI_EC_SCL SI_IZC_SDA			Description		
amtec-SEAF-30-XX-04-X-A_1	Samtec SEARAY Connector without Guide			10 5	ND .					
amtec-QSE-040-01-F-D-A				12 0	AM_TRIGGER			PCB Library		
5amtec-ERF8-070-07.0-STL-DV-EG 5AMTEC-ASP-184330-01	F- FMC PLUS CARRIER 40x14 (MALE)			14 0	ND			i co ciolary		
SAMTEC-ASP-184329-01	FMC PLUS CARRIER 40x14 (MALE)			29 0	C ND ND TRIGGER SM TRIGGER ND C AM STROBE AM STROBE AM STROBE C C C C C C C C C C C C C C C C C C C			Any		
AMTEC-ASP-134602-02	FMC CARRIER 40x10 (MALE)			22 0	AM_nRST ND					
AMTEC-ASP-134488-01	FMC CARRIER 40x10 (MALE)			26 0	ND ····			Library name		
Primary_Thermal_Interface	Primary Thermal Interface, left and right s			28	c · · ·			Library path		
VENT-WedgeLock-1U	Wedge Lock Mount			30	ND C			Use footprint from	component library 20682-0	030E-02 Intlib
Nounting_Hole_Washer Nounting Hole 2.7mm MH4	Mouting Hole / Washer / Mechanical Con Mounting hole, hole size: 2.7mm, nonpla			24 N	C IIPI_CLK_P IIPI_CLK_N IIPI_D0_P IIPI_D0_N			C Cit i volpinit i ion	component northly 20002-0	osue de interio
/ounting_Hole_2.7mm_MH3	Mounting hole, hole size: 2.7mm, honpla Mounting hole, hole size: 2.7mm, plated l			19 M	IIPI_D0_P IIPI_D0_N					
Nounting_Hole_2.7mm_MH2	Mounting hole, hole size: 2.7mm, plated I			10 N	IIII JOST IIPI DO N IIPI DI P IIPI DI N HIELD HIELD HIELD			Selected Footprint		
Nounting_Hole_2.7mm_MH1	Mounting hole, hole size: 2.7mm, plated I			S2 S2 S	HIELD					
	le Mounting hole, hole size: 2.2mm, plated l			54 S	HIELD					
	d Mounting hole, hole size: 2.2mm, non pla			S6 S	HIELD			· · · · · · · · · · · · · · · · · · ·		
MICRO-USB MDM 51 SOCKET	CONNECTOR LIDIA OF DIA COCKET			24         5         5         5         5         5         5         5         5         5         5         5         7         5         5         5         7         5         10         5         5         11         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         5         12         5         12         5         12         5         12         12         12         12         12         12         12         12         12         12 <th12< th=""> <th< td=""><td>HIELD ····</td><td></td><td></td><td></td><td></td><td></td></th<></th12<>	HIELD ····					
MDM_51_SOCKET	CONNECTOR, MDM, 51 PIN, SOCKET CONNECTOR, MDM, 51 PIN, PLUG			59 S	HIELD	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·			
MDM_31_pin	CONNECTOR, MDM, 31 CONTACT, PLUG			S12 S	HIELD					
MDM_21_pin	CONNECTOR, MDM, 15 CONTACT, PLUG			813 814 814	HIELD ····					
MDM_15_pin	CONNECTOR, MDM, 15 CONTACT, PLUG			S15 S S16 S	HIELD					
/IDM_9_pin	CONNECTOR, MDM, 9 CONTACT, PLUG			314 5 5 5 5 5 5 5 5 5 5 5 5 5	HIELD					
ИС-LPC-10_1 ИС-LPC-10	MC-LPC-10, FMC Low-pin count connecto				HIELD			3D		
лс-LPC-10 ЛС-НРС-10	MC-LPC-10, FMC Low-pin count connecto MC-HPC-10, FMC High-pin count connect			and the second second						
umper_2	in the second connect							Found in: C:\EPG587-Alt	um\Library\SC-Connector-I	Mech.PcbLib
iducial_Mark_Round	Fiducial mark, width 1mm, clearance 3mm							a de la companya de l		
iducial_Mark_Diamond	Fiducial mark, width 1mm, clearance 3mm									OK Cancel
CC-LPC-10	CC-LPC-10, FMC Low-pin count connector	and the second second								
CC-HPC-10 CameraLink	CC-HPC-10, FMC High-pin count connect CameraLink SDR 26-pin connector		e de la della della della della			and the second second		1. 1. 1. 1. <b>1</b> . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		
JameraLink AirBorn-VERSI-20x5	camerachik SDK 26-pin connector	Editor								
AirBorn-Nano-85	AirBorn Nano 85 Pin SMD Connector	Model	- Туре	Location		Description				
AirBorn-Nano-37	AirBorn Nano 37 Pin SMD Connector	20682-030E-02	Footprint	Location		ocception				
AirBorn-Nano-25	AirBorn Nano 25 Pin SMD Connector		Brat Chattan Th							
20682-030E-02	I-PEX Connector Receptacle. 0.4 mm pitch									
Place Add	Delete Edit									


### **Building the FMC Connector Plug**

for high-speed signal transmission between the PCB and FPGA

FMC Connector Plug (LPC; Low-Pin Count) Variant (Mezzanine Card; PCB Side) MC-LPC-10, Part A, FMC Low-pin count connector, lead free, 160 I/O pins, male, 10 mm mated stack height. ASP-134604-01.

The schematic symbol requires all 160 pins for proper representation.


G	F	E	D	C
GND			PG C2M	GND
CLK1 M2C P			GND	DP0 C2M P
CLK1 M2C N			GND	DP0 C2M N
GND			GBTCLK0_M2C_P	GND
GND			GBTCLK0 M2C N	GND
LA00 P CC			GND	DP0 M2C P
LA00_N_CC			GND	DP0_M2C_N
GND			LA01_P_CC	GND
LA03_P			LA01_N_CC	GND
LA03_N			GND	LA06_P
GND			LA05_P	LA06_N
LA08_P			LA05_N	GND
LA08_N			GND	GND
GND			LA09_P	LA10_P
LA12_P			LA09_N	LA10_N
LA12_N			GND	GND
GND			LA13_P	GND
LA16_P			LA13_N	LA14_P
LA16_N			GND	LA14_N
GND			LA17_P_CC	GND
LA20_P			LA17_N_CC	GND
LA20_N			GND	LA18_P_CC
GND			LA23_P	LA18_N_CC
LA22_P			LA23_N	GND
LA22_N			GND	GND
GND			LA26_P	LA27_P
LA25_P			LA26_N	LA27_N
LA25_N			GND	GND
GND			TCK	GND
LA29_P			TDI	SCL
LA29_N			TDO	SDA
GND			3P3VAUX	GND
LA31_P			TMS	GND
LA31_N			TRST_L	GA0
GND			GA1	12P0V
LA33_P			3P3V	GND
LA33_N			GND	12P0V
GND			3P3V	GND
VADJ			GND	3P3V
GND			3P3V	GND




C1	GND	1993	9.6	18897	999	VADJ	H40
C2	DP0 C2M P					GND	H39
C3	DP0_C2M_P DP0_C2M_N					LA32 N	H38
C4	GND					LA32 P	H37
C5	GND					GND	H36
C6	DP0_M2C_P DP0_M2C_N					LA30 N	H35
C7 C8	DP0 M2C N					LA30_N LA30_P	H34 H33
	GND					GND	
C9	GND					LA28_N	H32
C10	LA06_P					LA28 P	H31
C11 C12	LA06 N					GND	H30 H29
C12	GND					LA24 N	H29 H28
C14	GND					LA24_P	H27
C14	LA10_P					GND	H27 H26
C16	LA10-N					LA21_N	H25
C17	GND					LA21_P	H24
C18	GND					GND	H23
C19	LA14_P					LA19 N	H22
C20	LA14-N GND					LA19 P GND	H21
C21	GND					LA15_N	H20
C22	LAIS P CC					LAIS P	H19
C23	LAIS N CC				22	GND	H18
C24	GND					LATLN	H17
C25	GND					LAII_N LAII_P	H16
C25 C26	LA27 P					GND	H15
C27	LA27 N						H14
C28 C29	GND					LA07_N LA07_P	H13
C29 C30	GND					GND	H12 H11
1	SCL					LA04 N	HII
C31 C32	SDA					LA04 P	H10 H9
1000	GND					GND	H9 H8
C34	GND					LA02_N LA02_P	H7
C35	GA0					LA02_P	H6
C36	12P0V			1011		GND	HS
C37	GND			C	LK0	M2C N	H4
C38	12P0V ·			1	LKI	and a	- H2 - 1
C38 C39	GND 3P3V					GND M2C L	H2
C40	GND			PH	SNI	_M2C_L _A_M2C	H1
D1	PG C2M				REF	GND	G40
D2	GND					VADJ	G39
D3 D4	GND					GND	G38 G37
D4	GBTCLK0_M20					LA33_N	G36
D6	GBTCLK0_M20	0_N				LA33_P	G35
D7	GND					GND	
DS	GND LA01_P_CC				22	LA31_N LA31_P	G34 G33
D9	LA01 N CC	00				GND	G32
D10	GND					LA29 N	G31
D11	LA05 P					LA29_N LA29_P	G30
D12	LA05 N					GND	G29
D13	GND					LA25 N	G28
D14	LA09 P					LA25 P	G27
D16	LA09 N					GND	G26 G25
D17	GND					LA22_N LA22_P	G24
D18	LA13_P						G23
D19	LA13_N					GND	G22
D20	GND LA17 P CC					LA20_N LA20_P	G21
D21	LA17_P_CC LA17_N_CC					GND	G20
D22	GND						G19
D23						LA16_N LA16_P	G18
D24	LA23_P LA23_N					GND	G17
D25	GND					LA12 N	G16
D26	LA26 P					LAI2 P	G15
D27	LA26 N					GND	G14
D28 D29	GND					LA08_N LA08_P	G13
D29 D30	TCK					LA08_P	G12
D30 D31	TDI					GND	G11 G10
D31	TDO					LA03_N	G10 G9
D33	3P3VAUX					LA03_P	G8
D34	TMS					GND	G7
D35	TRST_L				LA	00 N CC	G6
D36	GA1 3P3V				LA	00 P_CC GND	GS
D37	GND					GND	G4
D38	GND 3P3V			6.54	1	M2C N	G3
D39	GND			1	1.8	M2C_N M2C_P	G2
D40	3P3V			26	1	GND	G1
経済部分	eres de la company		- 122	an (1969) Tanàna	10216	ngellingender Herensen	1932

Schematic Symbol built to represent the Mezzanine FMC Connector Plug (in Altium)

CC-LPC-10





RECOMMENDED PCB LAYOUT FOR ASP-134603-01

**VITA 57** 

<b>FPGA</b> Mezzanine	Card	(FMC)
-----------------------	------	-------


	Plugs	
FMC Part No.	Samtec Part No.	Molex Part No.
MC-HPC-8.5L	ASP-134601-01	45970-4117
MC-HPC-8.5	ASP-134602-01	45970-4115
MC-HPC-10L	ASP-134487-01	45970-4317
MC-HPC-10	ASP-134488-01	45970-4315
MC-LPC-8.5L	ASP-134605-01	45970-4107
MC-LPC-8.5	ASP-134606-01	45970-4105
MC-LPC-10L	ASP-127797-01	45970-4307
MC-LPC-10	ASP-134604-01	45970-4305
	Receptacles	
FMC Part No.	Samtec Part No.	Molex Part No
CC-HPC-10L	ASP-134485-01	45971-4317
CC-HPC-10	ASP-134486-01	45971-4315
CC-LPC-10L	ASP-127796-01	45971-4307
CC-LPC-10	ASP-134603-01	45971-4305

CC = Socket (Carrier Side)

MC = Terminal (Module Side)


The Mezzanine Card side (PCB side) FMC Connector Plugs as LPC variant. Selected for Adapter PCB: ASP-134604-01.

The Carrier Card side (FPGA side) FMC Connector Receptacles as LPC variant.




PCB footprint of FMC Connector Plug built and linked to its schematic symbol (in Altium)


#### **Trace Routing Optimization from Default PCB Top Signal Layer**



#### **Optimization of Trace Routes and Via Placement**




After pin swapping *within* and *between* the pin columns of the FMC Connector, the FMC Connector columns with pins routed to components and MIPI IPEX Connector pins have an alternative arrangement for the purpose of trace route optimization. The configuration still requires differential pair routing.




**Via count minimization** helps to reduce the number of trace routes on the board, ultimately reducing the amount of time spent on the board's signal connectivity.

Final PCB Configuration: FPGA-Compatible MIPI CSI-2 (Camera Serial Interface) D-PHY Adapter Board




2D View of Final PCB layout of FPGA-Compatible MIPI CSI-2 D-PHY Adapter Board with both differential pairs and single routes

Final PCB Configuration in Altium's 3D View: FPGA-Compatible MIPI CSI-2 (Camera Serial Interface) D-PHY Adapter Board



Final PCB in Rotated View (XYZ Plane)

Once the adapter board PCB is fabricated and assembled, it can be used to demonstrate the validity of the circuit design prior to it being incorporated into the VADIR flight board design.



Final PCB in Top View

### **References and Acknowledgements**



#### **SpaceCube Publications:**

[1] C. Wilson, Science Data Processing Branch, Software Engineering Division, NASA GSFC, "SpaceCube," 34th Annual Conference on Small Satellites, 2020, August.

[2] C. Wilson, Science Data Processing Branch, Software Engineering Division, NASA GSFC, "SpaceCube. A Family of Reconfigurable Hybrid On-Board Science Data Processors," Future In-Space Operations (FISO) Working Group Seminar, 2020, January.

[3] C. Brewer, N. Franconi, R. Ripley, A. Geist, T. Wise, S. Sabogal, G. Crum, S. Heyward, and C. Wilson, "NASA SpaceCube Intelligent Multi-Purpose System for Enabling Remote Sensing, Communication, and Navigation in Mission Architectures," 34th Annu. AIAA/USU Conf. on Small Satellites, SSC20-VI-07, Logan, UT, Aug. 1-6, 2020.

[4] A. Geist, C. Brewer, M. Davis, N. Franconi, S. Heyward, T. Wise G. Crum, D. Petrick, R. Ripley, C. Wilson, and T. Flatley, "SpaceCube v3.0 NASA Next-Generation High-Performance Processor for Science Applications," 33rd Annual AIAA/USU Conf. on Small Satellites, SSC19-XII-02, Logan, UT, August 3-8, 2019.

#### **Additional Publications:**

[1] MIPI Alliance, "MIPI Specification for D-PHY, Version 1.00.00," 2009, May.

[2] MIPI Alliance, "MIPI Specification for D-PHY, Version 1.2," 2014, September 10.

[3] M. Defossez, Xilinx, "D-PHY Solutions. XAPP894 (v1.0.1)," 1, February, 2021.

[4] B. Day, Xilinx, "Compact Camera Port 2 SubLVDS with 7 Series FPGAs High-Range I/O. XAPP582 (v1.0)," 2013, January 31.

[5] e-con Systems, "e-CAM222\_CUMI2311\_MOD Datasheet," Guindy, Chennai-600032, 10 February, 2021.

#### **Manufacturer's Specifications:**

[1] ANSI/VITA 57. 1-2008, ANSI/VITA 57 FMC - SIGNALS AND PINOUT (fmchub.github.io)

[2] OSHPARK Specifications, <u>OSH Park Docs ~ Services ~ 2 Layer Prototype Service</u>

[3] IPEX, https://www.i-pex.com/

#### **Software Documentations:**

[1] TI-TINA Simulation Tool Documentation, <u>https://www.ti.com/tool/TINA-TI</u>

[2] Texas Instruments, Editors: A. Kay, T. Green, "Analog Engineer's Pocket Reference," Addison, TX, 2020.

[3] Altium Designer Documentation, https://www.altium.com/documentation/altium-designer/



### Acronyms

Acronym	Definition
MIPI	Mobile Industry Processor Interface
CSI	Camera Serial Interface
D-PHY	500 Mbps Physical Layer
FPGA	Field Programmable Gate Array
I/O	Input Output
FMC, LPC	FPGA Mezzanine Card, Low Pin Count
РСВ	Printed Circuit Board
VADIR	VADIR (Versatile Analog/Digital Interface)
LVDS	Low-voltage differential signaling
HS	High Speed
HSUL	High-Speed Unterminated Logic
LP	Low Power
$CS^2$	CubeSat Card Standard

#### Thank you to:

Embedded Processing Group, Science Data Processing Branch, Code 587, NASA Mentors: Alessandro Geist and Cody Brewer GSFC OSTEM Internship Program North Dakota Space Grant Consortium

Texas Instruments Altium Designer



