

Poly-Si passivating contacts formed via spin-on doping for c-Si solar cells

Zetao Ding U6720054

March 2021

A thesis submitted for the degree of
Master of Philosophy of
The Australian National University.

Declaration

I certify that this thesis does not incorporate without acknowledgement any material previously submitted for a degree or diploma in any published or written form by another person, except where due reference is made in the text. The work in this thesis is conducted by myself, except for the contributions made by others as described in the Acknowledgements.

Zetao Ding

March, 2021

Acknowledgement

I acknowledge my supervisors, Josua Stuckelberger, Di Yan, Yimao Wan, and Daniel Macdonald, who gave me a lot of advice and support during research work. They offered me guidance on crystalline silicon solar cells in general and particularly on passivating contacts, so that I was able to devote myself into research work quickly. They also taught me the chemical processes and facility operations as well as coordination between me and other colleagues and the experimental planning. In addition, their feedback on preparing reports has improved my English ability significantly. Besides, I really appreciate Dr Yimao Wan and Prof. Daniel Macdonald who supported me on applying for scholarship. I acknowledge their patience and supervision, helping to build on my skillset as researcher in the field of silicon photovoltaics.

I acknowledge the members of PV group at ANU who helped me a lot. With their everyday help and advice I was able to perform my experiments and collect my data smoothly. I also acknowledge research school and PV lab teams who offer coherent and abundant inductions to train me in the fundamentals, time management and investigation skills. Besides, I also acknowledge the Australian National Fabrication Facility (ANFF) for access to the ellipsometer.

I acknowledge Jinko Solar for their continuous support providing excellent materials and technical guidance, which played an indispensable role in the performance of samples reported in this thesis.

I acknowledge Thien N. Truong who measured the contact resistivity for boron spin-on doping when I was not able to access PV lab in ANU. He also helped me a lot on retrieving and analysing data.

This work has been supported by the Australian Renewable Energy Agency (ARENA) under project RND016, and through the Australian Centre for Advanced Photovoltaics (ACAP). Thanks to this financial support, I could devote myself totally into the research work.

Abstract

With the constant improvement of crystalline silicon solar cells over the last decades, the carrier recombination and transportation at the contacts have become limiting factors to efficiency improvement for crystalline silicon solar cells. A potential solution is to use passivating contact, which suppresses carrier recombination while simultaneously ensures efficient majority carrier transportation. The polycrystalline silicon (poly-Si) passivating contact has shown a low carrier recombination current density, a low contact resistivity and a high thermal stability which can be easily integrated with the current high efficiency industrial silicon solar cell production lines. A wide range of doping methods have been employed to fabricate poly-Si passivating contacts, but only a small amount of work has been presented on spin-on doping process.

The spin-on doping technique involves less dangerous dopant precursors than other doping techniques like dopant gas diffusion and a simpler process tool than *e.g.* ion implantation, and it may promote the doping process versatility based on its features of diverse dopant elements, wide dopant concentration range, and the ability of single-side doping. However, more comprehensive and detailed investigations are required for the poly-Si passivating contacts fabrication by using spin-on doping. Thus, in this thesis we focus on the application of spin-on doping process on industrially processed poly-Si passivating contacts. We performed detailed investigations on phosphorus and boron spin-on dopants.

For both phosphorus and boron spin-on doping, the various spin speed and acceleration during spin coating process show slight impacts on passivation quality. Besides, a longer baking time leads to better passivation and lower sheet resistance. In addition, the drive-in process yields large impacts on passivation and electrical properties. Implied open-circuit voltages of ~ 730 or 705 mV are obtained after 975 or 950 °C drive-in process and a forming gas annealing (FGA), for phosphorus or boron case respectively. A low contact resistivity below $5 \text{ m}\Omega \cdot \text{cm}^2$ for both, phosphorus or boron, spin-on doping cases were achieved. These results are to our knowledge the highest iV_{OC} values achieved by spin-on doping to date and are close to the performance of gas diffused or ion implanted poly-Si contacts. This shows the potential of spin-on doping process as alternative to traditional gas diffusion or ion implantation doping methods.

Keywords: spin-on doping, liquid dopant, polycrystalline silicon, polySi, poly-Si, passivating contact, solar cell, TOPCon, POLO.

Content

I. Introduction.....	1
1.1 Advantages and recent developments of c-Si photovoltaic techniques.....	1
1.2 Operation principles of c-Si solar cells.....	2
1.3 Efficiency-limiting factors and solutions.....	4
1.4 Features and main types of passivating contacts.....	8
1.4.1 Dielectric interlayer structure.....	9
1.4.2 Silicon heterojunction.....	9
1.4.3 Doped silicon/dielectric interlayer stack.....	10
1.5 Thesis motivation and outline.....	11
II. Fundamental and fabrication of poly-Si passivating contacts.....	13
2.1 Structure and physical properties.....	13
2.2 Fabrication approaches of poly-Si passivating contacts.....	14
2.2.1 <i>In-situ</i> doping approaches.....	14
2.2.2 <i>Ex-situ</i> doping approaches.....	15
III. Spin-on doping technique.....	19
3.1 Advantages, material sources, and basic findings.....	19
3.2 Application of spin-on doping for silicon solar cells.....	20
3.3 Spin-on doping for poly-Si passivating contacts.....	22
IV. Methods of fabrication and characterization.....	25
4.1 General description.....	25
4.2 Key processes in fabrication.....	27
4.2.1 Thermal oxidation.....	27
4.2.2 LPCVD Si deposition.....	28
4.2.3 Forming gas annealing.....	28

4.3 Key characterizations and measurements.....	28
4.3.1 Photoconductance decay and Suns-VOC theories for passivation quality.....	28
4.3.2 Electrochemical capacitance-voltage profiling for doping profiles.....	30
4.3.3 Cox-Strack method and TLM method for contact resistivity measurement.....	30
V. Phosphorus doped poly-Si passivating contacts fabricated via spin-on doping.....	33
5.1 Doped silicon regions from P spin-on doping.....	33
5.2 Impacts of spin coating process on passivation quality for poly-Si passivating contact.....	34
5.3 The dependence of passivation quality on hard baking process.....	36
5.4 Impacts of drive-in temperature on passivation quality and contact resistivity.....	37
5.5 Impacts of drive-in dwell time on passivation and electrical property.....	42
5.6 Summary.....	46
VI. Utilization of boron spin-on doping to form p-type poly-Si passivating contacts.....	47
6.1 p-type regions on n-type wafer via B spin-on doping.....	47
6.2 Impacts of spin coating process on passivation quality of poly-Si passivating contacts.....	48
6.3 The passivation quality as a function of hard baking time.....	51
6.4 Impacts of drive-in temperature on poly-Si passivating contact quality.....	52
6.5 Impacts of drive-in dwell time on poly-Si passivating contact.....	56
6.6 Summary.....	58
VII. Conclusion and outlook.....	60
7.1 Conclusion.....	60
7.2 Outlook.....	61

List of publications

Bibliography

I. Introduction

This chapter presents a short review on crystalline silicon (c-Si) solar cells, including the status of high efficiency silicon solar cells, their operation fundamentals, and approaches to improve their conversion efficiencies. At the end, the motivation and outline for this thesis are presented.

1.1 Advantages and recent developments of c-Si photovoltaic techniques

Solar energy is a clean and abundant energy source, which can sufficiently provide the global energy consumption [1]. Photovoltaic (PV) devices, or solar cells, are able to convert solar energy directly into electrical power. The dominant PV technology is c-Si solar cells, which has a worldwide market share of 90 – 95% [2]. Silicon has an indirect energy bandgap of ~ 1.12 eV [3], which is within the theoretical optimal bandgap (1.1 – 1.4 eV) for solar radiation absorption [4]. Besides, silicon is inert and shows much lower toxic level than Arsenide compound-based semiconductor, reducing the danger during material and device fabrication considerably. Furthermore, the abundance of silicon in the Earth and well-established technologies endow silicon solar cells with high performance and low costs.

The theoretical upper limit of silicon solar cell efficiency was calculated to be 29.4% [5]. A meaningful milestone on the way of approaching this limit is 25%, which was reported firstly by UNSW in 1999 based on passivated emitter and rear contact (PERC) structure (PERL 25%, PERT 24.5%) [6, 7]. Till 2020, the improvements of processes and cell structures have witnessed the increase in c-Si solar cell efficiency to above 26%. In 2017, a tunnel oxide passivated contact (TOPCon) cell of 25.7% efficiency was reported by Richter *et al.* from Fraunhofer Institute for Solar Energy Systems (Fraunhofer ISE) [8]. In the following year, this record was surpassed by a polycrystalline silicon on oxide-interdigitated back contact (POLO-IBC) cell with efficiency of 26.1% fabricated by Haase *et al.* from Institute for Solar Energy Research Hamelin (ISFH) [9]. The highest efficiency for silicon solar cell to date is 26.7% from a cell with heterojunction-interdigitated back contact (HJ-IBC) structure, reported by Yoshikawa *et al.* from KANEKA Corporation in 2017 [10].

1.2 Operation principles of c-Si solar cells




Figure 1.1 (a) Simple schematic of a n⁺-p-p⁺ silicon solar cell structure; its band diagram in (b) dark and equilibrium condition and in (c) illuminated and quasi-steady state [3, 11].

Figure 1.1 displays a sketch of the structure of the main part of a n⁺-p-p⁺ silicon solar cell and its band diagrams under dark equilibrium condition or illumination state. In dark thermal equilibrium condition, the carriers will be excited by thermal energy and will recombine before being collected. As a result, the carrier recombination rate is equal to carrier generation rate ($R_{th} = G_{th}$). In illuminated condition and quasi-steady state (*e.g.*, open-circuit condition), apparent voltage and current output will be measured. The silicon will absorb incident photons, which have energy higher than silicon bandgap ($h\nu > E_g$), and produce free electrons and holes. Consequently, as shown in figure 1.1b, a large potential difference (φ_n) will be formed between electron quasi-Fermi energy level ($E_{F,n}$) and intrinsic Fermi energy level ($E_{F,0}$). And a potential difference (φ_p) will also appear between $E_{F,0}$ and hole quasi-Fermi energy level ($E_{F,p}$). The theoretical voltage output is the sum of φ_n and φ_p , as shown in equation 1.1:

$$V_{out} = \left(\frac{E_{F,n} - E_{F,0}}{q} \right) + \left(\frac{E_{F,0} - E_{F,p}}{q} \right) = \varphi_n + \varphi_p = \frac{k_B T}{q} \ln \left(\frac{(n_0 + \Delta_n)(p_0 + \Delta_p)}{n_i^2} \right) \quad (1.1)$$

where k_B is the Boltzmann constant, T is the absolute temperature, and q is the elementary charge. In this equation, n_0 and p_0 is the intrinsic electron density and hole density respectively. Δ_n and Δ_p

is the photo-generated electron density and hole density respectively. n_i is the total intrinsic carrier density in silicon, which is $8.3 \times 10^9 \text{ cm}^{-3}$ at $25 \text{ }^\circ\text{C}$ [12]. It can be found that, higher densities of photo-generated electrons and holes will lead to higher voltage output (V_{out}). After connecting to the load, the excessive electrons will move from n-type Si into external circuit, through the external circuit and then move into p-type Si to neutralize excessive holes.

The cell performance can be characterized by the function of current density (J) on voltage (V), which can be described by the diode equation. Ignoring the recombination in depletion region, its dark J - V characteristics is described as:

$$J = J_0 \left[\exp\left(\frac{qV}{kT}\right) - 1 \right] = \left(\frac{qD_e n_i^2}{L_e N_A} + \frac{qD_h n_i^2}{L_h N_D} \right) \left[\exp\left(\frac{qV}{kT}\right) - 1 \right] \quad (1.2)$$

where J_0 is the saturated current density; D is the diffusion coefficient; L is the diffusion length; n_i is the intrinsic carrier density; N_A and N_D are the doping concentrations for p-type and n-type dopants respectively. This dark J - V curve is plotted in dashed line in figure 1.2 [13, 14]. It can be deduced that for a specific condition, the higher doping concentration of either p-type dopant (N_A) or n-type dopant (N_D) will lead to higher majority carrier density, thus lower saturated recombination current density (J_0). At illuminated condition, the photo-generated current density (J_L) can be expressed by equation 1.3:

$$J_L = qG(W + L_e + L_h) \quad (1.3)$$

where G is the bulk generation rate, W is the depletion width, and L is the diffusion length. Consequently, the J under illumination is equal to dark J minus J_L , as expressed by equation 1.4:

$$J = J_0 \left[\exp\left(\frac{qV}{kT}\right) - 1 \right] - J_L \quad (1.4)$$

This illuminated J - V curve is also plotted as solid line in figure 1.2 [13, 14]. From the illuminated J - V curve, we can gain the essential parameters for a silicon solar cell, *e.g.*, open-circuit voltage (V_{OC}), short-circuit current density (J_{SC}), fill factor (FF), efficiency (η), *etc.* Open-circuit voltage is the voltage value of a cell with interrupted outer circuit, *i.e.*, x-intercept of illuminated J - V curve. V_{OC} is the highest voltage for a cell. Short-circuit current density is the maximum current density of a cell when no load is on outer circuit, *i.e.*, y-intercept of the illuminated J - V curve. Fill factor is the ratio of product of current and voltage at the maximum power point over the product of open-circuit voltage multiplied by the short-circuit current density. The light to electricity conversion efficiency

is obtained from the maximum power point as the ratio of generated power and incoming power by illumination.




Figure 1.2 (left) Typical J - V curves of a silicon solar cell under dark and illuminated situations. (right) The meanings of related items [13, 14].

1.3 Efficiency-limiting factors and solutions




Figure 1.3 Sketch of the structure of a typical diffused silicon solar cell. Region 1 is front layer. Region 2 is wafer bulk. Region 3 is wafer/front layer interface. Region 4 is wafer/contact interface.

Figure 1.3 displays the basic structure of a conventional n-type silicon solar cell with front p-n junction. According to the working principles described above, the cell efficiency can be improved via mainly three directions: low carrier transportation resistance, high carrier generation, and low carrier recombination [15].

The low carrier transportation resistance is beneficial to improve current density output (J_{out}) and fill factor (FF). The low carrier transportation resistance in whole circuit requires low resistances in wafer bulk (region 2 in figure 1.3) and at silicon/contact interfaces (region 4 in figure 1.3). The wafer with higher doping level and less grain boundary defects shows lower bulk resistance [16]. Also, a thinner wafer or a special cell structure (such as double-side contact cell [17]) contributes to reduce carrier transportation length. At silicon/contact interface, a direct connection between diffused silicon region and metal contact offers low contact resistivity [18, 19].

To generate more carriers, more absorption of incident photons is required, which involves surface texturing, anti-reflection layer, and cell architecture, *etc.* For surface texturing, a widely used structure is the random upwards pyramids on surface, which can be achieved via a chemical anisotropic etching [20]. For anti-reflection coating (region 1), a single-layer (*e.g.* SiO_x [21]) or double-layer (*e.g.* MgF/ZnS [19]) coating can effectively reduce light reflection, but the latter one needs a separate passivation layer. The PECVD silicon nitride (SiN_x) [22] film combines the effects of anti-reflection and surface passivation, which is widely employed in current PV manufacturing. In terms of cell architectures, thin metal contacts on front side are designed to reduce the shadow of incident light. The gridded front contact fingers [23] explore more front surface area under incident light, but a larger separation between fingers increases the current pathway in the wafer and thus the series resistance. This negative effect can be relieved by a deeper diffusion on the wafer surface increasing the lateral conductivity. Closely-spaced front contacts are able to reduce current pathway and series resistance, but will result in more shadowing at the same time [24]. To avoid contact shadowing completely and reduce internal series resistance at the same time, the interdigitated back contacts (IBC) configuration was introduced [25], which resulted in 15% efficiency for light intensity of 5 – 28 W/cm². In recent 10 years, the cells using the IBC structure have offered an efficiency over 25% [26], holding currently the world record of cell efficiency (~26.7% [10]).

Before discussing approaches to suppress carrier recombination, some basic recombination mechanisms need to be mentioned. Carrier recombination happens in silicon bulk (region 2 in figure 1.3), at wafer surface (region 3), and at wafer/contact interface (region 4). In wafer bulk (region 2), carrier recombination can be divided into mainly three processes: radiative recombination, Auger recombination, and Shockley-Read-Hall (SRH) recombination [13, 27-29]. These recombination processes are sketched in figure 1.4.




Figure 1.4 Sketches of carrier behaviours in silicon wafer bulk: (a) electron excitation, (b) radiative recombination, (c) Auger recombination, and (d) SRH recombination [30, 31].

In radiative recombination (process b), excited electrons fall into valence band, combine with holes, and emit radiation. This recombination is unavoidable, but it is relatively small in silicon as silicon has an indirect bandgap [3]. In semiconductor with indirect bandgap, radiative recombination requires additional phonons. In Auger recombination (process c) [3, 13, 31-33], three particles are involved. Similar to radiative recombination, the excited electron falls back to valence band and recombines with a hole, emitting some energy. However, this energy will be transferred to another electron (“eeh” process) near conduction band edge or hole (“ehh” process) near valence band edge, exciting it into a higher (or lower) energy level. The Auger recombination rate (R_{Auger}) is positively related to carrier densities, as expressed in equation 1.5 below [33]:

$$R_{Auger} = C_n n^2 p + C_p p^2 n \quad (1.5)$$

where C_n and C_p are the Auger coefficients in n- and p-type silicon respectively, and n and p are the respective densities of electrons and holes. In heavily doped n- or p-type silicon, an electron or hole can be easily excited, leading to high electron or hole density near band edge and thus increasing Auger recombination rate. Thus, it is important to control doping level in the doped silicon regions. In SRH recombination (process d), the defect energy levels offer intermediate states within bandgap, making electrons falling to valence band easier [30]. These defect energy levels within the band gap can capture free carriers, leading to carrier recombination process [13, 31]. The defect energy levels are crucial for SRH recombination, so reducing defects within wafer bulk is indispensable to suppress SRH recombination.

The silicon surface (region 3 in figure 1.3) has a high density of recombination centres due to broken dangling bonds. These dangling bonds can be passivated by using oxide (SiO_x) layers. For example, the cell structures named as “passivated emitter solar cell” (PESC) and “metal-insulator-NP junction”

(MINP) employ high quality thermal oxide passivating layer on front side, resulted in efficiencies over 18% in 1984 [19, 34]. The thermal oxide passivating layers were formed on both sides, acting as a part of the structure named “passivated emitter and rear cell” (PERC) [35]. Together with direct metal-wafer contact, this cell structure improved efficiency to 22.8% [35]. Afterwards, based on oxide layer-passivated both sides, textured front surface, and locally diffused rear emitters, the cell efficiency increased to ~25% [7, 36]. Apart from silicon oxide layers, silicon nitride (SiN_x) and aluminium oxide (AlO_x) layers are also explored as an effective surface passivation layer in silicon solar cells [37]. For SiN_x formed via plasma-enhanced chemical vapor deposition (PECVD), the passivation effects depend on Si:N ratio. Si-rich state shows more chemical passivation, while N-rich state has strong positive fixed charges and shows more field effect passivation [38, 39]. This feature makes N-rich SiN_x especially suitable to passivate n-type surfaces [40]. On the contrary, thin AlO_x film has strong negative fixed charges, meaning that aluminium oxide may be more suitable to passivate p-type surfaces [41]. For example, a cell with boron-doped Si regions passivated by AlO_x exhibited a V_{OC} of ~700 mV [42]. Compared to passivation layers above, the intrinsic hydrogenated amorphous silicon (a-Si:H) layer shows strong passivation effect via low temperature deposition process. For example, for deposition temperature 200 – 275 °C, the measured surface carrier recombination velocity (S_{eff}) of a-Si:H passivated surface was lower than 10 cm/s [43]. The silicon solar cells with the world record efficiency of 26.7% use a-Si:H as the passivation layer [10]. Furthermore, the stacks of these passivation materials have shown comparable or stronger passivation than their single layers [44-46].

The recombination at wafer/contact interface (region 4 in figure 1.3) also takes a major part of total carrier recombination. It has become a limiting factor for silicon solar cells to achieve high conversion efficiencies [47]. The direct contacting of metal with the silicon wafer will introduce a high density of electronically active states at the silicon/metal interface. These interface states lie within the silicon bandgap, which will result in high recombination [48]. The sketches of band diagram of metal/n- and p-type Si contacts are shown in Figure 1.5. It is of great significance to diminish the interface states at and near wafer/metal contact interface. The approaches of reducing silicon/metal contact interface recombination, as discussed above, are the motivations in this work.

Similar to the case of wafer surface passivation, reducing carrier concentrations near wafer/contact

interface also helps to suppress recombination [49]. However, for wafer/contact interface, while minority carriers should be kept away from interface, the majority carriers should move to and across wafer/contact interface, which can be both achieved by passivating contacts. The passivation processes towards silicon/contact interface should reduce carrier recombination but avoid impedance on majority carrier transportation.




Figure 1.5 Schematic idealized equilibrium band diagrams for (a) metal/n-Si contact and (b) metal/p-Si contact [48, 50]. E_0 is the vacuum energy level; $E_{c,metal}$ is the energy level of conduction band of metal; $E_{c,n-Si}$ and $E_{v,n-Si}$ are the energy levels of conduction and valence band of n-type silicon respectively; $E_{F,n-Si}$ is the energy level of Fermi energy in n-type Si, which is aligned with $E_{c,metal}$; $E_{c,p-Si}$ and $E_{v,p-Si}$ are the energy levels of conduction and valence band in p-type silicon respectively; $E_{F,p-Si}$ is the energy level of Fermi energy in p-type Si, which is also aligned with $E_{c,metal}$; D_{it} is the interface defect density at the metal/silicon interface. Aluminium is chosen as the metal here.

1.4 Features and main types of passivating contacts

The passivating contacts use ultrathin dielectric or conductive layers to passivate Si surface, and achieve carrier selectivity via asymmetries in work functions, tunnelling, or carrier mobilities at the c-Si/contact interface, and energy-selective defect bands [51-53]. A good passivating contact should have low carrier recombination and a good carrier conductivity simultaneously [47].

To realize the performance described above, mainly four types of passivating contacts have been presented: dopant-free passivating contacts, dielectric interlayer structure, silicon heterojunction structure, and doped silicon/dielectric layer stack structure. Because the topic of this thesis is poly-Si passivating contact, the explanations here focus mainly on the latter three kinds of passivating contacts.

1.4.1 Dielectric interlayer structure:

A tunnel barrier (such as an ultrathin dielectric or insulator layer) between c-Si and metal contributes to interfacial passivation. The ultrathin interfacial layer will passivate the interface defects between silicon and metal, and minimize the fermi level pinning effect [54]. Meanwhile, together with metal with different work functions, the dielectric layers with asymmetrical tunnelling probabilities for electrons and holes also show selectivity on carriers.

The idea of involving insulator interlayer originated from the early metal-insulator-semiconductor (MIS) structure [55-57]. In 1975, S. J. Fonash confirmed that an interlayer in metal-semiconductor junction was necessary [55]. In 1978 Pulfrey reviewed some theories for MIS contacts and discussed the possible reasons in detail [56]. Based on this detailed discussion, Godfrey and Green obtained a 20 mV increase in V_{OC} by optimizing SiO_x interlayer, leading to an efficiency of 17.6% [57]. However, the insulator interlayer produced a higher contact resistivity than metal-silicon direct contact. To solve this problem, A.W. Blakers introduced an n-type doped layer below SiO_x layer, which decreased contact resistivity and further reduced the carrier recombination at SiO_x/n -type Si interface. Consequently, this metal-insulator-n-p junction (MINP) cell demonstrated a V_{OC} of 678 mV [58] and an efficiency above 18% [19].

1.4.2 Silicon heterojunction:

The silicon heterojunction (SHJ) passivating contact features a stack of doped amorphous silicon over intrinsic hydrogenated amorphous silicon (a-Si:H) [59]. The intrinsic a-Si:H interlayer passivates wafer surface effectively and the doped a-Si layer ensures the carrier conductivity and carrier selectivity [60]. The silicon heterojunctions take advantages of low process temperature and simple cell structure with excellent surface passivation of a-Si:H layers [59]. But there are still some disadvantages, mainly including notably low J_{SC} [61], and poor thermal stability at high temperature [62, 63].

The observed reasonable carrier mobilities [64] and surface passivation effect [65] of a-Si:H, together with substitutional doping methods (addition dopant precursors during a-Si deposition) towards a-Si:H enabled the application of SHJ into silicon solar cells [66]. Along with the development, the SHJ-based silicon cells witness the efficiency increase to 21% on 10 cm×10 cm

wafers by the mid-2000s [67], 24.7% from double-side contacted SHJ cell in 2014 [68], and 26.7% from HJ-IBC cell in 2017 [10], which is the highest efficiency record so far for silicon solar cells.

1.4.3 Doped silicon/dielectric interlayer stack:

From the discussion above, we can find that in MIS scheme a thin insulator layer leads to higher V_{OC} but also higher contact resistance; in SHJ scheme the a-Si:H stack passivates wafer surface and shows lower contact resistance than dielectric interlayer, but it is thermally unstable. As an alternative for the two contact structures above, a stack of doped polycrystalline silicon (poly-Si) film over ultrathin dielectric layer is able to combine the advantages of both MIS and SHJ technologies. This kind of poly-Si based contact structures were invented in 1980s [69-72], named as semi-insulating polycrystalline silicon (SIPOS) and showing low contact recombination current density (J_{0C} , 20 – 50 fA/cm²) as well as low contact resistivity (ρ_C , ~0.01 m Ω ·cm²) for silicon solar cells. Around 2014, this kind of structure received a revival achieved by Feldmann *et al.* [73], Römer *et al.* [74], and Yan *et al.* [75], *etc.* The ultrathin SiO_x layer, which is the key component, passivates the c-Si/SiO_x interface by reducing the surface defect state density, but still allowing carriers to transfer from wafer to doped poly-Si layer. At the same time, the highly doped poly-Si layer will show high selectivity and conductivity towards the excessive carriers and form ohmic contact with metal electrodes. Detailed discussion of operation principles of poly-Si passivating contacts can be found in section 2.1. The poly-Si passivating contacts have the potential to surpass SHJ contacts by achieving similar low carrier recombination, lower contact resistivity, and higher thermal stability [3].

The passivating contacts with doped poly-Si/SiO_x structure are sometimes described by acronyms like “TOPCon” (tunnel oxide passivated contact) by Fraunhofer ISE [8, 76], “POLO” (poly-Si on oxide) by ISFH [77], “monoPolyTM” (monofacial poly-Si contact) by Solar Energy Research Institute of Singapore [78], “PERPoly” (passivated emitter rear poly-Si) by Energy Research Centre of the Netherlands [79], “PeRFECT” (Passivated Emitter and Front ConTacts) by Delft University of Technology [80], *etc.*

Recently, the poly-Si based passivating contact structure has successfully enabled solar cell conversion efficiency exceeding 25% [8, 81], even approaching 26% [82]. ISFH has demonstrated IBC solar cells with an efficiency of 26.1% by integrating both n- and p-type poly-Si passivating

contacts into IBC solar cell structure [9]. For cells with poly-Si passivating contacts on both sides, Peibst *et al.* prepared poly-Si passivating contacts on industrial large area wafer with textured front side and planar rear side, which led to cell efficiency of ~22.3% [83].

1.5 Thesis motivation and outline

Compared to other passivating contacts as discussed above, poly-Si passivating contacts have much lower carrier recombination density values, lower contact resistivity and a higher thermal stability. One of the key elements to form such high-performing poly-Si contacts is the implementation and control of the doping. One promising *ex-situ* doping approach is the spin-on doping process, which involves less damage, less dangerous dopant precursors and simpler process tools compared to other doping methods, such as *in-situ* doped silicon deposition, dopant gas diffusion, and ion implantation, *etc.* These processes involve toxic and dangerous dopant materials, and complicated facilities. The advantages and disadvantages of these doping methods will be discussed more in Chapter 2. In addition, spin-on doping is able to use diverse dopant species with a wide range of dopant concentrations [84], and offers single side doping [85]. However, only a few works have been done on the application of spin-on doping for poly-Si [84, 86-89], and more investigations are required to make spin-on doping method more reliable for poly-Si passivating contacts.

In this thesis, phosphorus and boron spin-on dopants are used to fabricate n-type and p-type poly-Si passivating contacts, respectively. The influences of phosphorus and boron spin-on doping processes on poly-Si passivating contact formation and performance are explored and analysed. The process parameters include spin coating speed, spin coating time, spin acceleration, doses of dopant-containing solutions, hard baking time, drive-in temperature, drive-in time, as well as as-deposited amorphous silicon thickness. The prepared poly-Si passivating contacts are characterized by implied open-circuit voltage (iV_{OC}), carrier recombination current density (J_0), doping profile, and contact resistivity (ρ_C), *etc.*

In chapter 1, the advantages, basic operation principles and approaches to improve efficiency of a crystalline silicon solar cell are discussed.

In chapter 2, some properties and phenomena of poly-Si passivating contacts are discussed. Then some mainstream doping approaches for poly-Si contacts are summarized.

Chapter 3 presents detailed discussions on the spin-on doping method. Firstly, the features of spin-on doping and material sources are discussed. Next, the applications of spin-on doping for silicon solar cells and poly-Si passivating contacts are presented.

Chapter 4 provides an overview of the fabrication processes and measurement methods implemented in this thesis.

Chapter 5 demonstrates the results and analysis on the impact of P spin-on doping processes on poly-Si contact performance based on industrial planar a-Si/SiO_x/c-Si/SiO_x/a-Si substrates.

Chapter 6 investigates the influences of boron spin-on doping on the quality of p-type poly-Si passivating contacts. The substrates are industrial planar a-Si/SiO_x/c-Si/SiO_x/a-Si structures.

Chapter 7 gives conclusions and outlooks of this thesis.

II. Fundamental and fabrication of poly-Si passivating contacts

In this chapter, the basic structure of a poly-Si passivating contact, and their physical mechanisms are reviewed. We summarize main doping methods for fabricating poly-Si passivating contacts.

2.1 Structure and physical properties



Figure 2.1 (a) A sketch of the precursor for a poly-Si passivating contact before the dopant diffusion process; (b) The basic structure of a poly-Si passivating contact; (c) the band diagram of n- and p-type poly-Si passivating contacts [90].

The basic structure of a poly-Si passivating contact is indicated in figure 2.1. In figure 2.1a, region 1 contains intrinsic amorphous silicon (a-Si) or polycrystalline silicon films (poly-Si). Region 2 is an ultrathin SiO_x layer with a thickness ranging from 1 nm to 3 nm. Region 3 is the crystalline silicon substrate. After a high temperature process, dopants are in-diffused and poly-Si passivating contact is formed, as shown in figure 2.1b. Region 4 represents the n- or p-type heavily doped poly-Si layer. Region 5 is the doped SiO_x ultrathin interlayer. Region 6 indicates the shallow doped region in silicon substrate.

The physical mechanisms of the poly-Si passivating contacts remain in investigation and discussion. First, the key element of a poly-Si passivating contact is the ultrathin SiO_x interlayer. After a high temperature annealing, this ultrathin interlayer will passivate dangling bonds at $\text{SiO}_x/\text{c-Si}$ interface by allowing bond reorganization [11]. The defect density, represented by interface state density (D_{it}), will then become lower, meaning less recombination centres [74, 91-99]. Besides, during high temperature treatments, this oxide interlayer performs a diffusion barrier that slows down dopant in-diffusion from poly-Si film towards c-Si substrate [75, 95]. This contributes to form a highly doped but shallow region in c-Si below SiO_x interlayer, which will be discussed later. In addition, though SiO_x is dielectric, its ultrathin interlayer allows carrier transport from c-Si to poly-Si. But the mechanism of carrier transport across SiO_x interlayer strongly depends on the oxide thickness

[54]. Some researchers find that the transport is achieved by tunnelling effect for thin (< 1.5 nm) oxide interlayer [73, 100-104], while other investigations indicated that the pinholes on thick (> 2 nm) oxide interlayer enables this transportation [72, 90, 105-107]. The exact mechanisms of carrier transport remain widely investigated.

Secondly, the highly doped poly-Si layer also plays an important role in a poly-Si passivating contact. After a high temperature treatment, the amorphous silicon film will become partially crystallized and a high level of dopants get activated [73, 108]. This will form large work function difference between poly-Si and c-Si, leading to a shifting of quasi-Fermi level in the wafer to align with the quasi-Fermi level in poly-Si, resulting in a high band bending near SiO_x interlayer [11, 47, 108, 109]. As a result, a strong field effect passivation is obtained and minority carrier density (MCD) near $\text{SiO}_x/\text{c-Si}$ interface is reduced [13, 90, 110, 111]. At the same time, this highly doped poly-Si efficiently extracts the majority carriers, which enhances carrier selection.

Thirdly, as mentioned above, a highly doped but shallow region in c-Si below SiO_x interlayer is essential. The active dopant concentration at c-Si surface is almost as high as in poly-Si, but concentration decreases steeply with increased depth in c-Si [109]. This provides a built-in electrical field in c-Si below SiO_x , which helps to reduce minority carrier density at $\text{SiO}_x/\text{c-Si}$ interface [3]. This shallow region is also beneficial for lateral transport of majority carriers near c-Si surface.

2.2 Fabrication approaches of poly-Si passivating contacts

The process of introducing dopants into the poly-Si is an essential step and can be separated into *in-situ* doping approaches and *ex-situ* doping approaches.

2.2.1 *In-situ* doping approaches

One of the common approaches to form doped poly-Si precursors is *in-situ* doping. The dopants (phosphorus or boron are commonly used) can be introduced during either plasma enhanced chemical vapor deposition (PECVD) [76, 94, 112-116], low pressure chemical vapor deposition (LPCVD) [117, 118], or physical vapor deposition (PVD) [98]. In 2014, Feldmann *et al.* deposited *in-situ* doped a-Si layer by chemical vapor deposition (CVD) to form symmetric $\text{n}^+\text{-a-Si/SiO}_x/\text{c-Si/SiO}_x/\text{n}^+\text{-a-Si}$ and symmetric $\text{p}^+\text{-a-Si/SiO}_x/\text{c-Si/SiO}_x/\text{p}^+\text{-a-Si}$ structures [76]. After the high

temperature process and a hydrogenation process, the optimal iV_{OC} values of n-type contact and p-type contact were 720 mV and 680 mV, respectively. In 2016, Nemeth *et al.* fabricated high performance high-low junction and p-n junction for solar cell via in-situ doping a-Si:H during PECVD process [112]. They revealed that compared with wet-chemical silicon oxide, the thermally formed silicon oxide interlayer has less defects within it, is more resistant to damaging, and can passivate wafer surface more effectively. In 2017, Larionova *et al.* compared the performances of boron doped poly-Si contacts with *in-situ* doped PECVD and *in-situ* doped LPCVD [117]. The contact recombination current density (J_{OC}) of the two kinds of samples both decreased when the annealing temperature increased from 800 °C to 900 °C, but that of p⁺ LPCVD contact increased if the temperature was higher than 900 °C while p⁺ PECVD contact's J_{OC} kept decreasing. The lowest J_{OC} values of PECVD- and LPCVD- p-type contacts were ~15 and ~18 fA/cm² for 1000 and 900 °C drive-in process, respectively. Despite of chemical vapor deposition, the physical vapor deposition also showed potential for highly performing poly-Si contacts. In 2018, Yan *et al.* deposited boron dopant and amorphous silicon simultaneously by PVD [98]. After the high temperature annealing, the samples showed J_{OC} less than 20 fA/cm² and contact resistivity (ρ_C) below 50 mΩ·cm². The *in-situ* doping approach simplifies the processes by eliminating either the ion implantation or the dopant diffusion [119].

2.2.2 *Ex-situ* doping approaches

In contrary to the *in-situ* approach, *ex-situ* doping separates the silicon film deposition from the doping process, which makes the optimization of either process more convenient.

<1> Dopant-containing gas diffusion

One common *ex-situ* doping approach is to introduce dopants from gas sources, such as POCl₃ and BBr₃. The first trial was carried out by Römer *et al.* in 2014. The undoped silicon film was deposited above silicon oxide layer (1.2 – 3.6 nm), followed by a high temperature annealing step and then a POCl₃ or BBr₃ diffusion step. They achieved the combination of low recombination current densities $J_{OC} < 20$ fA/cm² and low specific contact resistances < 100 mΩ·cm² [74]. In 2015, Yan *et al.* deposited intrinsic amorphous silicon on ultrathin SiO_x layer (~1.4 nm) with PECVD followed by a high temperature POCl₃ diffusion. After the forming gas annealing, a low $J_{OC} < 5$ fA/cm² was obtained, and the contact resistivity ρ_C increased from 16 mΩ·cm² to 70 mΩ·cm² with i-Si thickness

ranging from 30 nm to 60 nm [75]. One year later, they published a work about boron diffused poly-Si passivating contact based on PECVD intrinsic a-Si and BBr₃ diffusion. The recombination current parameter J_{0C} ranging from about 16 fA/cm² to about 30 fA/cm² and the contact resistivity was about 8 mΩ·cm² for a range of intrinsic a-Si thickness from 36 nm to 46 nm [120]. In another case, some progress towards doped LPCVD passivating contacts has been made. In 2017, Çiftpinar *et al.* applied POCl₃ and BBr₃ diffusion on LPCVD-deposited intrinsic poly-Si/SiO_x structure and achieved excellent results. The n-type 100 nm poly-Si passivating contact showed an implied open-circuit voltage of 744 mV after SiN_x hydrogenation, and the p-type 200 nm poly-Si contact had an iV_{OC} of 728 mV [18]. The deposition and diffusion of gas dopants offer significantly higher throughput and provides an effective removal of Fe impurities at the same time; this method also induces less damage into the crystal lattice [121]. Recently in solar cell industry, POCl₃ diffusion has helped to manufacture excellent poly-Si passivating contacts on large-area industrial wafers and achieve high average open circuit voltage over 700 mV as well as high average efficiency over 23% for a large number of cells (more than 20000 pieces) [122].

<2> Ion implantation

Ion implantation is also widely implemented to introduce dopants into poly-Si. In 2014, Peibst *et al.* [123] and Römer *et al.* [124] fabricated both n- and p-type poly-Si/SiO_x contacts using ion implantation, achieving lowest J_{0C} ~1.3 fA/cm² (highest iV_{OC} 742 mV) and < 5 fA/cm² (714 mV), respectively. Also in 2014, Feldmann *et al.* implanted P and B ions into the a-Si layer prepared by PECVD on SiO_x ultrathin layer. They surveyed the influences of implantation energy, ion dose, and high temperature annealing step on the quality of contact. The high passivation performance, iV_{OC} of 725 mV and 694 mV for n-type and p-type contact, respectively, open a new route to form passivating contact [125]. Afterwards, in 2017 Feldmann *et al.* deposited amorphous silicon by LPCVD and loaded phosphorus and boron dopants by ion implantation. Excellent passivation with iV_{OC} of 733 mV and 696 mV were found for n-type and p-type poly-Si contact, respectively [126]. In 2016, Yang *et al.* also obtained high iV_{OC} of 721 mV and 692 mV from n-type and p-type poly-Si contact structures. They pointed out that excellent interface passivation requires high dopant concentration within poly-Si layer and shallow dopant diffusion in c-Si [127]. Besides boron dopant, gallium was studied to form p-type poly-Si contacts by Young *et al.* using ion implantation. The optimal passivation for PECVD and LPCVD poly-Si samples reached 728 mV and 734 mV,

respectively [128]. The key advantages of ion implantation method are the localized doping and precise control of doping dose [125]. Besides, till now the lowest J_{0C} for poly-Si passivating contacts was achieved via ion implantation [124].

<3> Liquid dopant source

The doping methods as discussed above involve complex facilities (ion implantation) and/or dangerous dopant sources (*e.g.*, PH_3 or B_2H_6 during deposition, POCl_3 or BBr_3 for tube furnace diffusion), which increases the fabrication costs remarkably and thus limits the further development of these doping processes. Compared with these methods, the doping methods using liquid dopant sources have some significant advantages:

- In liquid sources, the dopant concentrations can be constrained in relatively narrow ranges, though not as precisely as using ion implantation [129];
- The sources can convey special dopant elements that are difficult for other methods [130];
- Diverse liquids can be applied on different positions on one substrate, which will improve the versatility of processes [131];

Based on the features, the liquid dopant sources can combine with printing technology, such as the screen-printing, the inkjet-printing, and the spin-on doping, *etc.*

The screen-printing technique seems to have not yet been applied on poly-Si passivating contact fabrication. The inkjet-printing is a contactless and mask less technology that uses less material waste and has a high degree of compatibility with large scale production [132]. These features make inkjet-printing applicable in many fields of silicon solar cell [133]. The inkjet-printing has been applied to form n- and p-type poly-Si passivating contacts in 2018, showing considerably high iV_{OCs} of 726 mV for phosphorus-doped contact and 692 mV for boron-doped one [134]. After optimization, the iV_{OC} for phosphorus-doped inkjet-printed contact increased to 733 mV [135] and a cell efficiency of 17.1% was obtained with the contribution of this inkjet-printed n-type contact [136].

Different from printed liquid dopant sources, the spin-on doping technique can spread liquid dopants on a large area wafer uniformly [137]. This technique has been widely used to form field effect transistors, electroluminescence devices, and optoelectronic devices [137-139]. Recently the spin-on doping method has also been applied in the poly-Si passivating contacts. Fogel *et al.* loaded the

phosphorus and boron dopants onto the symmetric a-Si/SiO_x/c-Si/SiO_x/a-Si structures with spin-on dopants and diffused dopants into samples using high temperature annealing [140]. Then the structures were coated with Al₂O₃ layers via atomic layer deposition and were annealed in forming gas. The samples with P doped PECVD poly-Si and LPCVD poly-Si showed a final iV_{OC} of about 710 mV and 720 mV, respectively; and the samples with B doped PECVD poly-Si and LPCVD poly-Si showed the final iV_{OC} of about 665 mV and 680 mV, respectively. Ga-doped poly-Si passivating contacts via spin-on doping also exhibited high iV_{OC} above 730 mV after AlO_x hydrogenation [89, 140]. These outcomes indicate spin-on doping is a potential substitution of common gas diffusion or ion implantation.

However, there is only limited work so far published on spin-on doping processes for poly-Si passivating contacts and many parameters of the exact fabrication steps (the spin-coating, the baking, the thermal treatment, *etc.*) remain to be investigated. For example, the spin-coating process involves spin speed, spin acceleration, spin time, and dose of spin-on dopant solution. Baking temperature and time matters to the drying process. Drive-in temperature and dwell time show large effects during high temperature treatment. Especially, the applicability of this doping method to industrially processed poly-Si passivating contacts has not been studied yet. This thesis will explore the impact of phosphorus or boron spin-on doping processes on poly-Si contact properties using precursors obtained from industrial production lines.

III. Spin-on doping technique

This chapter presents a literature review on the spin-on doping for silicon solar cells and using spin-on dopants to fabricate poly-Si passivating contacts.

3.1 Advantages, material sources, and basic findings

A spin-on doping process usually involves a step of spin coating a liquid dopant source on substrate surface, followed by a thermal treatment to activate and diffuse dopants in silicon substrates. Compared to other doping processes, the spin-on doping has several advantages [84, 141, 142]:

- i. The spin-on film may contain diverse chemical elements as dopants in one dopant source.
- ii. The spin-on doping can be used for dopants which are inconvenient or impossible for other doping processes, such as Al, Ga, As, Sb, Pt or Pd, *etc* [84].
- iii. Spin-on doping is much less dangerous than conventional gas diffusion doping [143].
- iv. Spin-on doping can be easily implemented with rapid thermal annealing [144, 145] or laser process [146, 147].
- v. The spin-on dopant films can work not only for forming back surface field [148, 149], but also for the passivation [150-153], anti-reflection [153-156], and gettering effect [157, 158].
- vi. In addition, the spin-on doping can realize the front side dopant diffusion and rear side dopant diffusion with different dopants at the same time with a single thermal annealing [85, 159].

The spin-on dopant liquids can be composed with various material sources, forming organic-inorganic mixtures, pure inorganic solutions, or pure organic liquids. In organic-inorganic mixtures, silicon-containing organics (such as tetraethyl orthosilicate) are Si sources, alcohol acts as solvents, and dopant-containing chemicals (such as P_2O_5 and B_2O_3) provide dopants [129, 142, 144, 160-163]. To avoid carbon residues in substrates after high temperature treatments, pure inorganic spin-on liquids are introduced. In these liquids, dopant-containing inorganics (such as phosphoric acid and boric acid) are dopant precursors and pure water is used as solvent [148, 164-167]. However, some pure organic spin-on sources have also been reported leaving no carbon residue after thermal processes. The key components are dopant-containing polymers, *e.g.*, poly(diethyl vinyl

phosphonate) and poly(vinyl boronic acid pinacol ester) [168, 169]. Based on the wide range of material sources, diverse chemical elements can be carried by spin-on liquids in inorganic chemical compounds or polymers.

The research on spin-on-doping has found that, in general, the final doping profile and therefore the sheet resistance depends on the subsequent thermal treatment, the dopant concentration in spin-on sources, as well as the spin coating process. Both higher anneal temperature and higher spin-on dopant concentration lead to lower sheet resistance, and the anneal diffuses and activates dopants [33]. The higher temperature shows a stronger effect on sheet resistance compared to the dopant concentration in the spin-on sources [161]. However, when the solubility of the dopant in silicon is approached [162], the active dopant concentration in silicon will reach saturation, and sheet resistance will saturate at the lowest level [161]. The thickness of spun films will be lower for higher spin speed or lower solution viscosity. The spin speed and spin acceleration can be factors which influence the R_{sh} uniformity [142]. After the preparation the spin-on dopant solutions may be unstable, but after aging for some time, the solution will become stable and uniform, which is beneficial for uniform doping [162].

3.2 Application of spin-on doping for silicon solar cells

A number of trials and explorations have shown that the spin-on doping process is a promising doping technique for achieving high efficiency silicon solar cell. The textured solar cell fabricated using P spin-on doping instead of conventional gas doping displayed an efficiency of 14% [170], which suggested that the spin-on doping could be a low cost and industrially compatible fabrication process for c-Si solar cell. Ahmad *et al.* applied the phosphorus acid doping on p-type wafer by spin-on process and thermal treatment [165]. With optimized dopant concentration (40% weight ratio) and drive-in process (900 °C for 30 min), the sample was subjected to thermal oxidation to form 50 – 150 nm oxide anti-reflection layer. The final cell efficiency reached 13%. The spin-on doping process can be easily integrated with rapid thermal process (RTP). Sivothythaman *et al.* applied phosphoric acid solution on wafer directly using spin-on process [164]. After the optimization of RTP conditions, an efficiency above 15% was achieved on the large area (10 cm×10 cm) cells. Cousins *et al.* achieved independent control of light and heavy diffusions of selective

emitter formation for solar cells [171]. The lightly doped spin-on glass (SOG) was spun on substrate directly, followed by undoped SiO₂ SOG spinning. Then grooves through these two layers into the wafer were scribed. Afterwards a film of highly doped SOG was spun. After drive-in process, lightly diffused silicon below surface but heavily diffused regions in grooves were obtained.

For boron spin-on doping on n-type wafers, some exciting results are also achieved. Lee *et al.* used spin-on B dopant for BSF formation, which yielded a cell with an efficiency of 14.6% and a V_{OC} of 594 mV [172]. In 2013, a large area bifacial cell fabricated using spin-on boron doping demonstrated an efficiency of ~19.4%, which was similar to that of large area cell based on BBr₃ diffusion [173]. Singha *et al.* supported the possibility of replacing conventional BBr₃ diffusion with B spin-on dopant by obtaining almost the same effective carrier lifetime from the two doping processes [174]. Like what traditional BBr₃ diffusion does, B spin-on doping also forms a boron-rich layer (BRL) after drive-in process, which is harmful to cell performance. Singha *et al.* conducted a series of experiments to suppress the impacts from BRL. The dopant sources are mainly commercial B spin-on dopant (SOD) solution and lab-made diluted boric acid (BA) solution. Firstly, they tried three processes, including diluting B-containing solution, low temperature oxidation, and hot HNO₃ oxidation, to reduce the BRL [175, 176]. For 850 – 900 °C drive-in process, a 700 °C oxidation would reduce BRL thickness considerably and a nitric acid oxidation would remove BRL almost completely. The optimized low-temperature oxidation process was 700 °C for 20 min [177], which improved bulk minority carrier lifetime remarkably. After this, they adjusted the dopant concentration in both kinds of spin-on solutions [178, 179]. It was found that, a lower dopant concentration would clearly lead to a thinner BRL and a higher sheet resistance. Then, the influences of dopant concentration, drive-in temperature, and drive-in dwell time were investigated comprehensively. For the two kinds of spin-on solutions, it was observed that a lower dopant concentration, a lower drive-in temperature, and a shorter dwell time would produce a thinner BRL [180, 181]. For commercial B-SOD the BRL should be removed totally, but for BA solution a BRL thinner than 20 nm could improve passivation quality. In terms of optical property, a thicker B-SOD-derived BRL would reflect more incident light of low wavelength range, but let more light of IR region transmit [182]. Recently, based on the results above, Singha *et al.* optimized the spin-on

doping process using commercial B-SOD [183]. Without any passivation, the implied open-circuit voltage reached about 600 mV, and the estimated cell efficiency was 14.8% via PC1D simulation.

As described above for advantages of spin-on doping, the simultaneous doping on two wafer sides with different dopants can be realized under one drive-in process. By achieving simultaneous diffusions using spin-on dopant sources, Ebong *et al.* successfully reduced the number of high temperature treatment steps for fabricating Double Sided Buried Contact (DSBC) silicon cells with an efficiency of ~15% [184]. Krygowski *et al.* also employed spin-on doping to fabricate cell samples [185], which eventually showed an emitter saturated current density of ~100 fA/cm² and a cell efficiency of 19 – 20%. After optimizing the P concentration in spin-on film, Noël *et al.* reported an efficiency of 17.5% from a 25 cm² cell using simultaneous doping of P and Al [85]. The spin-on doping of phosphoric acid and boric acid for front emitter and rear BSF respectively yielded a cell efficiency up to 19.2% [159]. These results show that c-Si cells of considerable efficiency can be fabricated via bi-facial simultaneous doping using spin-on doping.

3.3 Spin-on doping for poly-Si passivating contacts

Based on the results discussed above, researchers explored the pathway of using spin-on doping to fabricate poly-Si passivating contacts. In 2017, Fogel *et al.* tried the spin-on doping processes for IBC cells on intrinsic silicon (i-Si) layers deposited by PECVD or LPCVD above the ultra-thin thermal SiO_x layers [140]. After depositing 50 nm a-Si via PECVD, a pre-anneal consist of 850 °C anneal and ALD Al₂O₃ hydrogenation was performed, followed by a lifetime test. Yet for 100 nm intrinsic poly-Si, a lifetime test was performed directly after LPCVD without a pre-anneal process. The iV_{OC} for LPCVD sample (~590 mV) is lower than for PECVD sample (~705 mV). This was attributed to Al₂O₃ hydrogenation on PECVD sample. Afterwards, Al₂O₃ film on PECVD sample was removed using HF, and both PECVD sample and LPCVD sample were coated by P-containing SOG films via spin coating. The lifetimes were measured after 850 °C-60 min N₂ annealing and Al₂O₃ hydrogenation, separately. After dopant diffusion, the lower iV_{OC} for LPCVD sample (~565 mV vs. ~640 mV) was ascribed to insufficient active dopants near SiO_x interlayer. However, after Al₂O₃ hydrogenation the LPCVD sample showed higher iV_{OC} of ~720 mV than PECVD sample of ~705 mV. The contact resistivity values were measured using transfer length method (TLM) method.

The contact resistivity for PECVD and LPCVD sample was 24 and 16 $\text{m}\Omega/\text{cm}^2$, respectively. For B spin-on doping, a similar process flow was implemented. The initial iV_{OC} for PECVD sample was ~ 700 mV while for LPCVD sample it was ~ 575 mV. After dopant diffusion and Al_2O_3 hydrogenation, the final iV_{OC} for PECVD sample was ~ 665 mV and for LPCVD sample was ~ 685 mV. The authors owed this difference to more B-O complexes as recombination centres in diffused wafer base for PECVD sample [186]. The contact resistivity for LPCVD sample was $0.31 \text{ m}\Omega/\text{cm}^2$. Unfortunately, the B doped PECVD sample did not have contact resistivity measurement because of the low final iV_{OC} .

Compared with P or B spin-on doping, the Ga spin-on doping is able to form p-type poly-Si contacts with high passivation quality. Fogel *et al.* also investigated the impacts of Ga dopants [140]. For the sample with 20 nm PECVD silicon, the initial iV_{OC} was ~ 700 mV before activation. After 60 min diffusion as well as Al_2O_3 hydrogenation, the iV_{OC} increased to ~ 730 mV. For LPCVD-deposited 100 nm silicon, the initial was ~ 590 mV, but a longer diffusion dwell time followed by Al_2O_3 hydrogenation improved the passivation quality up to iV_{OC} of ~ 710 mV. Comparing the results for Ga doping and B/P doping, we can observe some obvious difference. Based on PECVD silicon layers, the higher final iV_{OC} for Ga-doped sample than for B-doped one suggested that diffused Ga dopants seem not form detrimental complexes in wafer below SiO_x interlayer. For samples with LPCVD silicon layers, Ga in-diffusion led to lower final iV_{OC} than P dopant, which was regarded as the consequence of much lower diffusion coefficient and solid solubility limit of Ga in Si [187, 188]. These factors suppressed the active Ga concentration near SiO_x interlayer. Another research also obtained high iV_{OC} above 730 mV for Ga spin-on dopant using 50 nm PECVD a-Si after 850 °C-30 min thermal treatment followed by Alneal (Alumina anneal) [89]. However, although Ga-doped poly-Si contacts showed promising passivation quality, their contact resistivity was relatively high. The authors explained this issue was due to the low solid solution limit of Ga in Si, oxide formed on Ga contact surface, as well as the depletion or inertness of Ga dopant in poly-Si [89].

The promising results of spin-on doping discussed above motivated us for further detailed investigations on fabricating poly-Si passivating contacts via spin-on doping technique. Different from Fogel's work, in which investigations were based on lab wafers and lab processes, we did explorations on the impacts of spin-on doping process based on industrial wafers and industrial

processes, such as industrial thermal oxidation and LPCVD Si deposition. As described in section 3.1, spin-on doping is more convenient and safer than other doping approaches. The cost of solar cell fabrication may be lowered considerably if spin-on doping technique shows high compatibility with industrial wafers and processes. On another hand, we added systematic studies on the dependence of passivating contacts quality on spin-on doping process. This process is related to the as-deposited LPCVD a-Si thickness, spin coating process, hard baking step, and high temperature drive-in annealing, which are also the key parts in this work.

IV. Methods of fabrication and characterization

This chapter includes details of fabrication process flow, sample structure, and characterization techniques. We present in detail the passivation measurement, doping profile measurement, and contact resistivity measurement.

4.1 General description

This thesis aims to study in detail the influence of a promising doping method, spin-on doping process, on the performance of n-type and p-type poly-Si passivating contacts. The experiments are conducted on industrially processed wafers with industrial thermal oxide interlayers and industrial LPCVD silicon films fabricated at Jinko Solar. These results may help to push the application of spin-on doping in industrial poly-Si passivating contact production. The impacts of following parameters will be investigated: drive-in temperature, drive-in time, intrinsic amorphous Si layer thickness, spin coating speed, spin coating acceleration, spin coating time, and volume of Spin-on Glass (SOG) solution, and baking time, *etc.* The dopants are phosphorus or boron which are dissolved in Spin-on Glass solutions. The basic fabrication processes and measurements involved in this thesis are listed as table 4.1. The basic process flow and sample structure schemes are displayed in figure 4.1.

Table 4.1 The processes and measurements used in this research.

Processes	Characterizations & measurements
Industrial wet chemical polishing: planar surface	Ellipsometry: layer or film thickness
Thermal oxidation: SiO _x ultrathin layer	PL imaging: passivation uniformity
LPCVD: intrinsic amorphous Si film	Photoconductance decay: τ_{eff} , J_0 , iV_{OC}
Spin coating: Spin-on-Glass film	ECV: active doping profile
Tube furnace anneal: drive-in & activation	4-point probe: R_{sheet}
HF dip: Spin-on Glass removal	Cox-Strack or TLM: ρ_{contact}
Forming gas annealing: hydrogenation	
Al evaporation: metal contact pads/fingers	




Figure 4.1 The sample structure schemes, process flow, and measurements in this research.

All processes were conducted based on 2 in.×2 in. square (100)-oriented commercial $5.5 \pm 0.4 \Omega\cdot\text{cm}$ n-type Cz wafers with a thickness of 160 – 170 μm . The saw damages of wafers were removed using industrial wet chemical etching process. The ultrathin silicon oxide layers (thickness < 2 nm [75, 120, 189]) were formed by thermal oxidation on both sides of wafers within pure O₂ at 600 °C for 5 min in a tube furnace. Then silicon oxide layers were capped by intrinsic amorphous Si layers deposited by LPCVD at 520 – 550 °C [79, 92, 111]. All the previous steps were performed by Jinko Solar using industrial mass production tools. The Spin-on Glass solutions are P-containing P-250 ([P] $5 \times 10^{21} \text{ cm}^{-3}$) and B-containing B-1500 ([B] $7.2 \times 10^{21} \text{ cm}^{-3}$) purchased from Desert Silicon. After RCA cleaning, the dopant-rich Spin-on Glass (SOG) films were formed by spin-coating using Laurell WS-650-23NPPB spin-coater. The drying processes include venting (room temperature for 10 min in air), soft baking (90 °C for 10 min in air), and hard baking (200 °C). The spin speed, spin time, spin acceleration, SOG solution volume, as well as hard baking time were varied to explore their impacts on the electric performances of the poly-Si passivating contacts. The drive-in and activation processes were performed using traditional tube furnace in N₂. The drive-in temperature (900 – 1050 °C for P doping, 850 – 1000 °C for B doping) and dwell time (30 – 120 min for P doping, 10 – 90 min for B doping) were varied. After removal of dopant-rich SOG films using diluted hydrofluoric acid (HF), hydrogenation was performed via forming gas annealing (vol_{A_r}:vol_{H₂} = 95:5) at 400 °C for 30 min. Finally, the Al contacts were formed on wafer surface via thermal evaporation (30 – 40 °C). For P-doping case, the metal contact samples were sintered in forming

gas at 200 °C for 10 min, while for B-doping case sintering was at 250 °C for 10 min. The PL images were taken for some metallized samples.

The thicknesses of intrinsic amorphous silicon films and SOG films were measured by a focused ellipsometer (J.A. Woollam ESM-300) at the Australian National Fabrication Facility (ANFF) after LPCVD and baked spin coating process, separately. The passivation quality, represented by implied open-circuit voltage (iV_{OC}), was measured by a Sinton WCT-120 Photo-conductance Lifetime tester based on Photoconductance Decay (PCD) method [190] before and after FGA. The passivation uniformity was checked using BT Imaging photoluminescence (PL) images after FGA. The recombination current density (J_0) values were calculated using Kane-Swanson theory [191]. After FGA, the active doping profiles were measured by WEP Wafer Profiler CVP21 based on electrochemical capacitance-voltage (ECV) theory [192, 193]. The contribution of Auger recombination to the overall J_0 as well as the sheet resistances were simulated via EDNA2 [194], using the measured active dopant profiles as inputs, but without the profile parts in poly-Si layers. The contact resistivity was measured by Keithley Sourcemeters 2400 using I - V curves based on Cox-Strack theory [195] for P-doped poly-Si contacts or transfer length method (TLM) [196, 197] for B-doped poly-Si contacts. The passivation quality of these metallized samples was also checked by PL imaging.

4.2 Key processes in fabrication

4.2.1 Thermal oxidation

Among the diverse oxidation methods, thermal oxidation takes the advantages of stability and large production throughput. Uniform ultrathin oxide layers can be formed on thousands of wafers in one batch [122, 198, 199]. In our work, the ultrathin silicon oxide layers were formed on both sides of wafer using thermal oxidation process performed by Jinko Solar with an industrial LPCVD tool. Additionally, the thin oxide can be easily integrated with LPCVD poly-Si deposition process, which simplifies the fabrication process and avoids contamination during the sample transportations.

4.2.2 LPCVD Si deposition

In this thesis, the intrinsic silicon films above SiO_x layers on both sides of wafer were prepared by Jinko Solar using an industrial low-pressure chemical vapor deposition (LPCVD) tool. LPCVD deposition is a two-side deposition process. The most important feature of LPCVD is its high-production capability and low cost [200-205]. Besides, LPCVD process can fabricate uniform silicon films in terms of both crystallinity and thickness [201-205]. Furthermore, the growth rate and crystallinity of silicon films are controllable, which should be attributed to its low pressure and relatively low deposition temperature during process [201, 203].

4.2.3 Forming gas annealing

During hydrogenation process, activated molecular hydrogen will diffuse into semiconductor and combine with dangling bonds, thus reducing interface state density (D_{it}) [206, 207]. As a result, the carrier recombination is suppressed, and thus more carriers are collected. Therefore, a hydrogenation process is an essential step for surface passivation of silicon. The work in this thesis focuses on spin-on doping for poly-Si passivating contacts, so only forming gas annealing (FGA) was employed. This process uses common tube furnace at temperature of 400 – 500 °C [37, 207].

4.3 Key characterizations and measurements

4.3.1 Photoconductance decay and Suns- V_{OC} theories for passivation quality

The surface passivation qualities of silicon wafers, which can be quantified as effective lifetime (τ_{eff}), saturated recombination current density (J_0), and implied open-circuit voltage (iV_{OC}), were measured using Sinton WCT-120 lifetime tester [190] based on photoconductivity decay theory and Kane-Swanson method [191], as indicated in figure 4.2.




Figure 4.2 (a) A photo of Sinton WCT-120 lifetime tester [208]; (b) an example photoconduction decay curve; (c) an example inverse carrier lifetime curve.

The test sample is placed above a coil, which measures the conductance in test sample via inductive

coupling technique [190]. A flash towards test sample excites a high density of photo-generated carriers leading to an increase in conductance. After stopping the flash, the excited carriers will recombine quickly, leading to conductance decrease as shown by red curve in figure 4.2b. Based on conductance changes of silicon samples, the carrier lifetime and corresponding minority carrier density can be calculated. According to Kane-Swanson method, when the carrier diffusion length is much larger than wafer thickness, and carrier diffusion velocity is much higher than effective recombination velocity, the carrier density in wafer will change rapidly and uniformly (such as excessive electron density Δ_n) [191].

In this case, the effective lifetime (τ_{eff}) can be expressed as equation 4.1 below [209]:

$$\frac{1}{\tau_{eff}} = \frac{1}{\tau_{intr}} + \frac{1}{\tau_{SRH}} + \frac{J_0}{qWn_i^2}(N_D + \Delta_n) \quad (4.1)$$

where τ_{intr} is the radiative and Auger recombination-related lifetime in wafer base; τ_{SRH} is the Shockley-Read-Hall lifetime in wafer base; W is wafer thickness, q is elementary electric charge, and n_i is intrinsic carrier concentration ($8.3 \times 10^9 \text{ cm}^{-3}$ for silicon at 25 °C [12]). Besides, N_D is the base doping level. It can be found that effective lifetime depends on excessive minority carrier density. The curve of corrected inverse lifetime ($1/\tau_{eff} - 1/\tau_{intr}$) over Δ_n can be fitted into a straight line, as the black line presented in figure 4.2c. Thus, based on the equation 4.1, recombination current density (J_0) can be extracted from the slope of corrected inverse lifetime vs. Δ_n curve for a specific excessive minority carrier density, as shown in figure 4.2c.

To know overall passivation quality of a silicon wafer with poly-Si passivating contact, the implied open-circuit voltage (iV_{OC}) (at 1 sun) is used. Just after obtaining PCD curve, the iV_{OC} is calculated by the lifetime tester using the equation 4.2 below [190, 210]:

$$iV_{oc} = \frac{kT}{q} \ln \left[\frac{\Delta_n}{n_i^2} (\Delta_n + N_D) \right] \quad (4.2)$$

where k is the Boltzmann constant, T is the absolute temperature, q is the elementary charge, n_i is the intrinsic carrier density, and N_D is the n-type donor dopant density in wafer (N_A corresponding to p-type acceptor dopant density). It can be found that under a specific donor or acceptor dopant density, the iV_{OC} is positively correlated with maximal excessive minority carrier density [210]. Because Δ_n is calculated using wafer bulk resistivity and wafer thickness, iV_{OC} is affected by these two wafer parameters. The error bars of iV_{OC} values are obtained by recalculating iV_{OC} in Sinton WCT-120 considering the range in bulk resistivity ($5.1 - 5.9 \text{ } \Omega \cdot \text{cm}$) and wafer thickness ($160 - 170$

μm).

4.3.2 Electrochemical capacitance-voltage profiling for doping profiles

In the electrochemical capacitance voltage (ECV) measurements, metal contact is replaced with an electrolyte solution to perform capacitance-voltage measurement [192]. This method has many advantages [192, 193, 211-214] as the etching process and ECV measurement can be performed in the same cell and controlled precisely, so that the etch/measure cycle can be repeated automatically and profiles can be plotted continuously. Besides, the measurement has a clear depth resolution and the depth will not be limited by the electrical breakdown. This method provides information of electrically active dopants.

For calculating the concentration of electrically active dopant at a specific depth, some items need to be introduced. A is the effective area of electrolyte/semiconductor contact, C is measured capacitance, V is applied voltage bias, q is element charge, and ε is effective dielectric constant. The active dopant concentration $N(w)$ corresponding to etching depth w can be expressed as equation 4.3 [192, 193]:

$$N(w) = - \left(\frac{C^3}{q\varepsilon A^2} \right) \left(\frac{dC}{dV} \right)^{-1} \quad (4.3)$$

After obtaining the capacitance at specific voltage bias and specific depth, the electrically active dopant density can be calculated. We used this tool to find out the amount of active dopants in our poly-Si contact structure from the spin-on doping processes. The error bars of the data for doping profiles are extracted directly by the ECV system.

4.3.3 Cox-Strack method and TLM method for contact resistivity measurement

The contact resistivity plays an important role in solar cell performance. There are two methods we used to measure contact resistivity, *i.e.* Cox-Strack method [195] and transfer length method (TLM) or transmission line model method [196, 215].




Figure 4.3 (a) The sketch of sample structure and (b) typical plot of Cox-Strack measurement [195, 216].

Figure 4.3 displays the sketch of a sample for Cox-Strack method. In Cox-Strack method, a set of round metal disks with increasing diameter (0.05, 0.1, 0.15, 0.2, 0.25, 0.3, 0.4, 0.5, 0.6, and 0.8 cm) are formed on the front side of sample, while the rear side is fully covered with metal film. Because the area of rear metal film is much larger than front metal contacted areas, the impact from rear side/metal interface and rear metal film can be ignored. The measured total resistance (R_t) is the sum of spreading resistance (R_{sp}), contact resistance (R_c), and residual resistance (R_0). The equation can be expressed as below:

$$R_t = R_{sp} + R_c + R_0 = \frac{\rho}{\pi d} \tan^{-1} \frac{4t}{d} + \frac{4\rho_c}{\pi d^2} + R_0 \quad (4.4)$$

where, ρ is substrate resistivity, d is disk diameter, t is substrate thickness, ρ_c is contact resistivity (or specific contact resistance). Then equation 4.4 can be transformed to equation 4.5:

$$R_t - R_{sp} = R_t - \frac{\rho}{\pi d} \tan^{-1} \frac{4t}{d} = R_c + R_0 = \frac{4\rho_c}{\pi d^2} + R_0 \quad (4.5)$$

For a specific metal disk, the total resistance can be calculated via measured I - V curve, and the spreading resistance can also be obtained using the first item in equation 4.4. Therefore, for metal disks with a series of diameters, a series of total resistances and spreading resistances can be attained. Then the difference between R_t and R_{sp} ($R_t - R_{sp}$) will show a linear dependence over $1/\pi d^2$, as plotted in figure 4.3b. The y-intercept refers to R_0 . The contact resistivity (ρ_c) can be calculated from the slope ($4\rho_c$). The unit is usually $\text{m}\Omega \cdot \text{cm}^2$. The errors of contact resistivity values were obtained using different bulk resistivity (ρ , 5.1 – 5.9 $\Omega \cdot \text{cm}$) and varied wafer thickness (t , 160 – 170 μm).




Figure 4.4 (a) The distribution of fingers on wafer surface and (b) typical plot for TLM measurement [196, 216]. Figure 4.4 shows the typical structure of the sample for TLM method. A set of rectangle metal fingers are formed on the single side surface. The dimension of these fingers is same, where w is the width. But the interval (l) between two rectangle metal contacts varies. The measured total resistance (R_t) is given by equation 4.6:

$$R_t = 2R_c + \frac{R_{sh}}{w} l \quad (4.6)$$

where R_c is contact resistance, and R_{sh} is sheet resistance. The curve of measured R_t values as a function of l can be fitted by a straight line, as shown in figure 4.4b, then the slope, x-intercept, and y-intercept can be extracted. The slope is the ratio of R_{sh} over w , y-intercept equals $2R_c$, and x-intercept is equal to $-2L_T$. L_T is the “transfer length” below finger within which carriers transfer between metal and substrate effectively. Therefore, the contact resistivity can be expressed via equation 4.7:

$$\rho_c = R_c L_T w \quad (4.7)$$

The conventional unit is also $\text{m}\Omega \cdot \text{cm}^2$. We did three TLM measurements for each sample to obtain the errors of contact resistivity.

V Phosphorus doped poly-Si passivating contacts fabricated via spin-on doping

In this chapter, we investigated the impacts of spin coating process, baking process, drive-in temperature, drive-in dwell time, as well as deposited intrinsic silicon film thickness on the performance of n-type poly-Si contacts.

5.1 Doped silicon regions from P spin-on doping

The P spin-on doping was firstly applied directly on crystalline silicon substrates to form doped regions in silicon substrate after high temperature processes. The wafer orientation was (100) and resistivity was about $100 \Omega \cdot \text{cm}$. The saw damage on surface was processed in tetra-methyl ammonium hydroxide (TMAH) solution. Then these wafers were spin coated by a spin-on glass solution directly, skipping the RCA cleaning. We skipped RCA cleaning in these experiments as we cared more about sheet resistance and doping profile than about passivation quality. The spin-on solution was Spin-on Glass (SOG) P-250 ($[\text{P}] 5 \times 10^{21} \text{ cm}^{-3}$) purchased from Desert Silicon. This SOG solution was also used in the following sections. The spin coating was performed with spin speed of 3000 rpm, spin acceleration of 1000 r/s^2 , spin time of 30 s, and solution volume of $90 \mu\text{L}$. The hard baking was conducted in air at $200 \text{ }^\circ\text{C}$ for 5 min on a hotplate. The drive-in dwell time was 60 min. After drive-in process, the remained SOG films were removed by an HF dip. After samples cooling down, the dependences of iV_{OC} , R_{sh} , and doping profile on drive-in temperature were measured using Sinton WCT-120 lifetime tester [190], 4-point probe method, and ECV profiler WEP CVP21, respectively. The results are displayed in figure 5.1.




Figure 5.1 The dependences of (a) iV_{OC} , (b) R_{sh} , and (c) doping profile on drive-in temperature for n-type wafer doped by P spin-on doping.

The iV_{OC} increases gradually with a higher drive-in temperature and reaches 630 mV. The sheet resistance decreases fast from 800 °C to 850 °C and then decreases slowly below 50 Ω/sq till 1000 °C. The widely used drive-in temperature for POCl_3 diffusion is lower, with a range from 840 °C to 850 °C [217-219]. In our 850 °C doping profile, the active P concentration near wafer surface is $\sim 2 \times 10^{20} \text{ cm}^{-3}$, and concentration of $1 - 2 \times 10^{18} \text{ cm}^{-3}$ is observed at $\sim 0.3 \mu\text{m}$ depth. This doping profile shows lower near-surface concentration and deeper in-diffusion than the doping profiles obtained from POCl_3 diffusion, as indicated in ref. [217, 218], but has almost the same concentration distribution as the doping profile for highest passivation in ref. [219]. The possible reason of this difference may be the shorter drive-in dwell time in ref. [217, 218]. The doping profiles show that a higher drive-in temperature leads to higher active dopant concentration near wafer surface and deeper profile in wafer bulk, which may reduce the density of minority carrier and suppress the carrier recombination.

5.2 Impacts of spin coating process on passivation quality for poly-Si passivating contact

The aim of this section is to study how the spin coating process impacts passivation quality of poly-Si passivating contact, which can be indicated by implied V_{OC} and passivation uniformity. There are four parameters examined in this process: spin speed, spin time, spin acceleration, and volume of spin-on dopant solution. The samples before spin coating in this section were symmetric a-Si/SiO_x/c-Si/SiO_x/a-Si structures. The fabrication details can be found in chapter 4. The substrates with this symmetric structure were also used in the following sections. After an RCA cleaning, these substrates were spin coated by spin-on solution SOG P-250 on both sides. The ranges of spin speed (1000 – 5000 rpm), spin time (5 – 60 s), spin acceleration (250 – 2000 r/s^2), and solution volume (30 – 180 μL) were used. Following the hard baking at 200 °C for 5 min, the thicknesses of SOG films were also measured by the focused ellipsometer in ANFF. The results are shown in figure 5.2 a – d. Then the samples were annealed and activated in N_2 at 975 °C for 60 min in a tube furnace. During high temperature thermal processes, the a-Si films would be crystallized to poly-Si. The iV_{OC} values and passivation uniformity were checked after an HF dip to remove remained SOG films and after a forming gas annealing (FGA) process. The FGA was performed in a tube furnace in forming gas (5% H_2 , 95% Ar) at 400 °C for 30 min. The results are displayed in figure 5.2 e – f.

The passivation uniformity was exhibited by photoluminescence (PL) images as shown in figure 5.3.




Figure 5.2 The phosphorus-containing SOG thickness as a function of (a) spin speed, (b) spin time, (c) spin acceleration, and (d) solution volume; iV_{OC} values of samples for poly-Si thicknesses of 100 nm (black), 175 nm (red) and 230 nm (green) coated by (e) various spin speeds and (f) spin accelerations, after annealing at 975 °C for 60 min (filled symbols, solid lines) and after FGA (open symbols, dashed lines).

From figure 5.2 a – d, we can find that the spin speed and spin acceleration have larger impacts on the thickness of P Spin-on Glass film, compared to spin time and solution volume. The film thickness decreases apparently with a higher spin speed or acceleration, while a higher spin time or solution volume leads to a slightly thinner SOG film. The film thickness corresponding to 3000 rpm, 30 s, 1000 r/s^2 , and 90 μL is 260 – 265 nm.

Generally, as figure 5.2 e – f show, an increased spin speed or spin acceleration results in a higher iV_{OC} before FGA but only slightly influences iV_{OC} after FGA, for all three poly-Si thicknesses. Before FGA the largest iV_{OC} change comes from sample with 175 nm poly-Si, which is about 30 mV. After FGA, the iV_{OC} values for three poly-Si thicknesses fluctuate within 15 mV range. The highest iV_{OC} is ~ 734 mV after FGA, which belongs to 100 nm poly-Si sample coated with 3000 rpm spin speed and 2000 r/s^2 acceleration.




Figure 5.3 The PL images of n-type poly-Si passivating contact samples coated using various spin speeds and different spin accelerations. The poly-Si thickness included 100, 175, and 230 nm. The exposure time was 0.5 s, and illumination intensity was 0.875 suns for all samples.

Figure 5.3 exhibits the PL images to show passivation quality and uniformity on each sample. The 4 inch² square substrates with three poly-Si thicknesses were coated with different spin speeds and spin accelerations. The big round black spots at the centre or top right corner (blue arrow) refer to the etched area during ECV profile measurements. The other small round spots and bar-like spots (orange arrow) may represent defects from contaminations, scratches, *etc.* during fabrication processes. Besides, the large white circles in the centre (pink arrow) are measurement artefacts from the inductance coil implemented in the PL chuck. We found that after FGA, the trend of PL intensity for different spin coating conditions is not clear, which corresponds to the iV_{OC} results in figure 5.2. However, some samples show that the PL intensity for thicker poly-Si is lower, such as the cases for 3000 and 5000 rpm spin speed. On samples not shown here, we achieved a uniform passivation on 4 inch wafers with poly-Si contact structure, similar to the work by Yang *et al.* [220], which implies a promising passivation uniformity for P spin-on doping process.

5.3 The dependence of passivation quality on hard baking process

In this section we explored the impact of hard baking time on iV_{OC} and sheet resistance of poly-Si contacts. The symmetric substrates and spin-on solution were the same with which described in section 5.2. The intrinsic a-Si thickness was only 100 nm in this section. The spin coating conditions were 2000 rpm spin speed, 15 s spin time, 1000 r/s² acceleration, and 100 μ L solution volume. After

drying at room temperature and soft baking at 90 °C, the samples were hard baked on a hotplate at 200 °C for 3 – 12 min. Following the drive-in process at 950 °C for 60 min and an HF dip, the FGA was conducted. The iV_{OC} values were measured both before and after FGA, but the sheet resistance and ECV doping profiles were measured just after FGA. The results are displayed in figure 5.4.




Figure 5.4 The (a) iV_{OC} values (before and after FGA), (b) R_{sh} , and (c) doping profiles for 100 nm deposited Si samples for various hard baking time.

Figure 5.4a shows that after drive-in process the iV_{OC} increases from ~ 600 mV to ~ 630 mV, corresponding to 3 min and 12 min baking respectively. After FGA, this trend becomes less obvious with an iV_{OC} change between 725 and 730 mV, which is close to the error bar range. On another hand, it can be found from figure 5.4b that the sheet resistance (R_{sh}) decreases, though not linearly, from $\sim 73 \Omega/sq$ down to $\sim 57 \Omega/sq$ when baking time increases from 3 min to 12 min. The doping profiles with error bars (figure 5.4c) shows when baking time ramps up from 3 min to 6 min, doping profile reaches higher and deeper level, but the change in doping profile for 6 – 12 min baking is less apparent. The iV_{OC} before FGA and the R_{sh} changes for 3 – 6 min baking may be explained by the higher and deeper profile, induced by more evaporated solvent in as-spun film thus speeding film solidification and driving more dopants into substrate [221-224]. However, this effect is relatively weak for 6 – 12 min baking as we observe similar doping profiles. From these results it can be deduced that for this spin-on solution P-250, 6 min baking is sufficient for achieving high passivation and low sheet resistance.

5.4 Impacts of drive-in temperature on passivation quality and contact resistivity

After studying the influences of the former two steps in spin-on doping process, we investigated the impacts of drive-in temperature, which was thought as the most important role in deciding performance of a poly-Si passivating contact. Indeed, the drive-in process controls ex-situ doping

level in poly-Si film and c-Si wafer, as well as the damage extent of silicon oxide interlayer. The major process flow was similar to that in section 5.3, except for intrinsic a-Si thickness, hard baking time, and drive-in process. The a-Si (or poly-Si) thickness in this section included 100 (black), 175 (red), and 230 (green) nm. The hard baking time was 5 min. The drive-in temperature ranged from 900 °C to 1050 °C, and drive-in dwell time was set as 60 min. The iV_{OC} for 850 °C drive-in was too low to be measured, even after FGA. The iV_{OC} for 230 nm poly-Si kept increasing from 950 °C to 1000 °C, showing no trend of decrease or saturation. So, we extended the temperature up to 1050 °C.




Figure 5.5 (a) iV_{OC} values of P-doped samples for poly-Si thicknesses of 100 (black), 175 (red) and 230 (green) nm annealed for 60 min at different temperatures (filled symbols, solid lines) and after FGA (open symbols, dashed

lines); (b) measured total surface J_0 (hollow bars) and simulated contribution of Auger recombination (solid bars) for the three poly-Si thicknesses before and after FGA; the doping profiles of 100, 175, and 230 nm poly-Si samples annealed at (c) 900 – 975 °C and (d) 975 – 1000 °C. The dashed lines indicate the position of the SiO_x interlayers; (e) the corresponding values of contact resistivity after FGA.

Figure 5.5a shows the impact of the drive-in temperature on the passivation quality, via the iV_{OC} , of poly-Si passivating contacts before (full symbol, solid line) and after FGA (open symbol, dashed line). The iV_{OC} values were measured using Photoconductance Decay (PCD) method with a Sinton WCT-120 lifetime tester [190]. Before FGA, the iV_{OC} values for all poly-Si thicknesses first increase with higher drive-in temperature, reaching their maximum, and then decrease at excessively high temperature. The iV_{OC} data for 900 °C is too low to be obtained under the same measurement conditions as for other samples and are consequently not shown here. The optimal drive-in temperature increases for thicker poly-Si, in other words, the iV_{OC} values for 100, 175 nm poly-Si reach the highest values at 975 °C, and the 230 nm poly-Si sample has the highest iV_{OC} at 1000 °C. After FGA, similar iV_{OC} trends are observed. As drive-in temperature increases, the iV_{OC} values for the three poly-Si thicknesses all increase, reaching their maximum about 730 mV at 975 °C. When temperature increases further, the iV_{OC} values all decrease remarkably with a greater reduction for thinner poly-Si layer. The highest iV_{OC} value of 733 mV is obtained for 100 nm poly-Si and 975 °C drive-in temperature. The decrease in passivation quality at excessively high temperatures has also been reported for POCl₃ diffused [75, 99, 225] and P implanted [93, 126, 226] poly-Si contacts, even though in these cases the optimal drive-in temperatures are substantially lower (800 – 900 °C). This divergence is probably the consequence of the robust dopant-rich spin-on glass/poly-Si interface [95, 99, 127]. Compared to POCl₃ diffusion or P ion implantation, the dopants for spin-on doping may need to overcome a higher energy barrier at SOG/poly-Si interface to achieve in-diffusion.

The increased passivation quality with higher temperature may be explained by an increased doping level leading to enhanced band bending [73] and field-effect [95]. Figure 5.5c displays the ECV doping profiles for three poly-Si thicknesses under 900 – 975 °C. A high doping level in the poly-Si and a considerable dopant diffusion into the c-Si (doping profile tail) are essential to achieve good passivation. For drive-in temperatures below the optimal point, a higher temperature induces higher doping level in the poly-Si, which is more apparent for thinner poly-Si layers. The high

concentration of activated dopants in poly-Si may form a strong band bending near SiO_x/c-Si interface [73] reducing minority carrier density [127]. Meanwhile, a higher temperature leads to higher active dopant concentration in c-Si below SiO_x interlayer and deeper dopant diffusion into the c-Si substrate, which forms stronger built-in electrical field [3] and helps to suppress the minority carrier density near the SiO_x/c-Si interface. The larger increase in doping levels in poly-Si and c-Si below SiO_x may explain lower optimal temperature for thinner poly-Si. Figure 5.5b shows in hollow bars the total recombination current density ($J_{0,\text{total}}$), extracted from the PCD measurements using the Kane-Swanson method [191], and in filled bars the Auger contribution ($J_{0,\text{Auger}}$) simulated using EDNA2 [194] based on the corresponding doping profiles using only the diffused part in the c-Si wafer. The analysis reveals that after 950 °C drive-in, $J_{0,\text{Auger}}$ for three poly-Si thicknesses take small fraction in $J_{0,\text{total}}$, meaning that recombination at SiO_x/c-Si interface are dominating. When the temperature increases from 950 °C to 975 °C, we observe almost unchanged $J_{0,\text{Auger}}$ (except for 230 nm poly-Si) but notably reduced $J_{0,\text{total}}$. This trend could be due to a lower interface defect state density (thus less recombination centres) at SiO_x/c-Si interface for higher annealing temperature, achieved via Si-O bonding rearrangement [97]. This is supported by the observation that after FGA anneal, these defect states can be passivated reaching similar J_0 values for 950 °C to 975 °C. Here the direct evidence of lower interface state density is not presented, but we admit that the characterization of interface state density via capacitance-voltage (C-V) analysis is meaningful and deserves more investigation in the future. Furthermore, for 950 °C after FGA, the $J_{0,\text{total}}$ for three poly-Si thicknesses is reduced significantly, indicating that the SiO_x break-up is little and the defects near SiO_x interlayer can be passivated effectively by FGA.

However, when the drive-in temperature is higher than the optimal point, the iV_{OC} values for all three poly-Si thicknesses decrease sharply, down to ~635 mV at 1050 °C. Figure 5.5d compares the doping profiles at 975 °C and 1000 °C, demonstrating that after 1000 °C drive-in the doping profile in c-Si becomes deeper, which is more remarkable for thinner poly-Si. At 1000 °C, the doping profile for 230 nm poly-Si shows that doping level in the poly-Si becomes higher, but dopant diffusion into the c-Si remains relatively shallow compared to 100 or 175 nm poly-Si. The slightly deeper profile tail in c-Si leads to an increase in $J_{0,\text{Auger}}$, while a higher doping level in poly-Si may lead to higher band bending, thus lower $J_{0,\text{total}}$. These may explain the higher iV_{OC} for 230 nm poly-

Si. Furthermore, the $J_{0,\text{total}}$ decrease after FGA for 230 nm poly-Si means FGA can still passivate defects near SiO_x interlayer. However, for 100 or 175 nm poly-Si at 1000 °C, the dopant diffusion into the c-Si is relatively deep, leading to high Auger recombination. At the same time, considerable densities of defects may be formed near the $\text{SiO}_x/\text{c-Si}$ interface during drive-in process [74, 126]. The high $J_{0,\text{total}}$, high $J_{0,\text{Auger}}$, and almost no FGA-induced $J_{0,\text{total}}$ decrease support that, the heavy Auger recombination and seriously damaged SiO_x interlayer may both contribute to poor passivation for 100 or 175 nm poly-Si [75, 227].

Figure 5.5e presents the corresponding contact resistivity of samples shown in figure 5.5a, measured using the Cox-Strack method [195]. A detection limit of contact resistivity was introduced based on the variations of wafer base resistivity (ρ) and wafer thickness (t). To attain the detection limit of contact resistivity (ρ_c), we firstly found the largest absolute deviation of measured ρ from the mean ρ (5.5 $\Omega\cdot\text{cm}$), and worked out the ratio of this deviation over the mean ρ . Then this ratio was multiplied by measured total resistance (R_t) to get the largest absolute deviation of R_t , which acted as the upper limit of contact resistance (R_c) that we were able to measure accurately. Afterwards the R_c upper limit was used together with the second item in equation 4.4 to calculate the upper limit of ρ_c , *i.e.*, contact resistivity detection limit. When the drive-in temperature increases from 900 °C to 975 °C, the contact resistivities of all samples decrease substantially from over $3 \times 10^3 \text{ m}\Omega\cdot\text{cm}^2$ to below the detection limit of $4 \text{ m}\Omega\cdot\text{cm}^2$. With further higher drive-in temperature, the contact resistivities remain below this detection limit. The pronounced reduction and low values of contact resistivity can be explained by the increased dopant concentration in poly-Si and c-Si near the $\text{SiO}_x/\text{c-Si}$ interface, and possibly to a stronger break-up of oxide interlayer produced by higher drive-in temperature [74]. To check whether the passivation remains after metallization, we compare the PL image for an Al metallized poly-Si contact sample (a), as displayed in figure 5.6, to a sample without Al metallization (b). Here, Al is covering the full rear side of the sample while on the front the circular pads of the Cox-Stack measurements are visible in figure 5.6a. Besides, the two samples for figure 5.6 both had 600 °C thermal SiO_x and 175 nm intrinsic a-Si. Also, they both went through 975 °C-60 min annealing and 400 °C-30 min FGA process. A slightly higher PL intensity can be observed from metallized sample in (a) than for the sample without metallization (b), which may be explained by light reflection from Al film on rear side. Therefore, we assume that the metal did not

punch through poly-Si and SiO_x interlayer and the high passivation remained. This means that the low contact resistivity values were not at the sacrifice of passivation.





Figure 5.6 PL images of the P-doped poly-Si passivating contact samples (a) after Al metallization and (b) without Al metallization. The anneal setting for the samples presented here was 975 °C for 60 min. The PL settings were same to figure 5.3, *i.e.*, under 0.875 suns for 0.5 s.

5.5 Impacts of drive-in dwell time on passivation and electrical property






Figure 5.7 (a) iV_{OC} values of P-doped samples for poly-Si thicknesses of 100 nm (black), 175 nm (red) and 230 nm (green) annealed at 975 °C for different durations (filled symbols, solid lines) and after FGA (open symbols, dashed lines); (b) measured total surface J_0 (hollow bars) and simulated contribution of Auger recombination (solid bars) for the three poly-Si thicknesses before and after FGA; the corresponding doping profiles of 100, 175 and 230 nm poly-Si samples annealed at 975 °C for (c) 30 – 90 min and (d) 90 – 120 min. The dashed lines indicate the positions of the SiO_x interlayers; (e) the corresponding values of contact resistivity after FGA.

After exploring the influence of drive-in temperature, the impact of drive-in dwell time was studied at a temperature of 975 °C. The other processes remain same as in section 5.4. Figure 5.7a displays the iV_{OC} values for 100 nm (black), 175 nm (red) and 230 nm (green) poly-Si as a function of drive-in dwell time, before (filled symbols, solid lines) and after FGA (open symbols, dashed lines). Similar to the case of drive-in temperature, the iV_{OC} values for all poly-Si thicknesses before FGA increase with a longer drive-in time, reaching a maximum, and then turn to decrease for excessive drive-in. Thicker poly-Si requires longer optimal dwell time. The highest iV_{OC} for 100 and 175 nm poly-Si is obtained for 60 min and 90 min drive-in, respectively. But for 230 nm poly-Si, the iV_{OC} increases with longer drive-in time and still does not show maximum after 120 min drive-in. After FGA, the passivation quality displays different dependences on drive-in time for various poly-Si thicknesses. For thin poly-Si (*i.e.*, 100 and 175 nm), iV_{OC} decreases with longer dwell time, whereas thick poly-Si (230 nm) sample exhibits an increasing trend. High iV_{OC} values above 730 mV are observed for all three poly-Si thicknesses after 60 min drive-in followed by FGA. These iV_{OC} values are higher than reported P spin-on doped poly-Si contact [88], but are still slightly lower than those for $POCl_3$ diffusion [228] or P implantation [123].

Figure 5.7 c – d present the doping profiles for the three poly-Si thicknesses for varied drive-in dwell time. With longer dwell time, the doping level in poly-Si increases and the dopant in-diffusion into c-Si becomes deeper, which is more pronounced for thinner poly-Si. These trends are similar

to the case of higher drive-in temperature, as shown in figure 5.5 c – d. Before reaching optimal doping levels, higher doping concentration in the poly-Si forms larger difference in work functions between poly-Si and c-Si, leading to a higher band bending near the SiO_x/c-Si interface [73]. At the same time, a deeper dopant in-diffusion presumably forms a stronger built-in electrical field [3], which shields more minority carriers from reaching the SiO_x/c-Si interface, thus reducing carrier recombination. Besides, a longer annealing time may allow more Si-O bonds to be rearranged, producing fewer recombination centres [97]. The interface defect state density can be quantitatively measured by capacitance-voltage (C-V) analysis with mercury probe systems and deserves more investigation in the future. The shorter optimal dwell time for thinner poly-Si may be ascribed to larger increase in doping levels in poly-Si and c-Si. Figure 5.7b demonstrates the J_0 analysis of measured total recombination and the simulated Auger recombination for the three poly-Si thicknesses for 30 – 120 min drive-in. The $J_{0,\text{total}}$ values decrease with longer drive-in time until reaching their minimums. This means total carrier recombination decrease may be induced by higher band bending, deeper profile tail, and lower D_{it} , which may explain iV_{OC} increase after longer drive-in process. In addition, as mentioned in the previous subsection, a thicker poly-Si layer slows down dopant in-diffusion, therefore a longer drive-in time is required to obtain optimum iV_{OC} [95, 229]. It can also be observed that, after a relatively short dwell time drive-in, such as 30 min, $J_{0,\text{total}}$ is relatively high, but can be reduced considerably by FGA. This means interface recombination is dominating and defects near SiO_x/c-Si interface can be passivated efficiently by FGA.

However, as shown in figure 5.7 c – d, longer drive-in time results in deeper doping profile in c-Si, thus heavier Auger recombination. This trend is evidenced by increased $J_{0,\text{Auger}}$ shown in figure 5.7b. At the same time, the decrease in $J_{0,\text{total}}$ caused by FGA also shrinks with longer dwell time. These results indicate that, for a relatively long drive-in time, Auger recombination may take a major role in total carrier recombination. Additionally, the SiO_x interlayer may be seriously damaged by massive dopant in-diffusion during annealing, as described in literature by SEM images of defect-rich SiO_x interlayer in ref. [104]. For example, the iV_{OC} values for 100 and 175 nm poly-Si both exhibit decreasing trends for excessively long drive-in time, down to ~660 mV for 120 min. Figure 5.7d shows that the dopant in-diffusions for 100 and 175 nm poly-Si increase strongly from 90 min to 120 min drive-in, which could be responsible for the notably higher $J_{0,\text{total}}$ and $J_{0,\text{Auger}}$ for 100 and

175 nm poly-Si after 120 min drive-in than the case for 90 min drive-in. Also, $J_{0,\text{total}}$ for 100 and 175 nm poly-Si shows tiny drop after FGA, suggesting that SiO_x interlayers may have been heavily distorted. Therefore, the low iV_{OC} after excessive drive-in may be the consequence of heavy Auger recombination [230] and high interface recombination [75, 227].

Figure 5.7e presents the corresponding contact resistivity of samples shown in figure 5.7a. The values of contact resistivity of 100 and 230 nm poly-Si samples decrease from ~ 50 and ~ 700 $\text{m}\Omega\cdot\text{cm}^2$ respectively for 30 min drive-in to below the detection limit of ~ 4.0 $\text{m}\Omega\cdot\text{cm}^2$ for 60 min drive-in. The contact resistivity of 175 nm poly-Si sample remains below the detection limit for all tested dwell times. With a longer drive-in, more dopants are diffused into poly-Si and c-Si substrate, which could decrease the resistivity towards majority carriers. Besides, the strong dopant in-diffusion for 100 and 175 nm poly-Si indicates that possibly considerable break-up in SiO_x interlayer appears, which is beneficial to carrier transportation [74].

In section 5.4 and 5.5 above, the dependences of passivation and contact resistivity of P-doped poly-Si contacts over drive-in temperature, dwell time and poly-Si thickness are discussed. Another key property of poly-Si contact is the short-circuit current density loss resulted from parasitic absorption towards incident photons, especially when placed at the front side of a solar cell [231]. According to the fact that poly-Si passivating contacts are commonly used on rear side of solar cells, the characterization of optical behaviours of the spin-on doped samples were beyond the scope of this work. However, there have been many studies on the optical property of n-type poly-Si films. Feldmann *et al.* and Padhamnath *et al.* both hold the view that higher doping level or thickness of poly-Si will lead to stronger free carrier absorption, forming more loss in short circuit current density [126, 229, 232]. Specifically, a 200 nm poly-Si with $\sim 4 \times 10^{20}$ cm^{-3} dopant concentration shows a near infra-red (NIR) loss of 2.49 mA/cm^2 [233]. Therefore, the NIR losses of the 100 and 175 nm poly-Si spin-on doped poly-Si samples in section 5.4 and 5.5 are assumed to be lower than this value, while the 230 nm poly-Si samples may show similar optical losses as in Ref. [233] due to the similar doping levels and poly-Si thickness.

5.6 Summary

In this chapter, we explored the ability of phosphorus spin-on doping on fabricating poly-Si passivating contacts based on n-type industrial wafers, and investigated the impacts of spin coating, hard baking, drive-in temperature, drive-in dwell time, as well as deposited Si thickness on the quality of poly-Si passivating contacts. We found that:

- Though higher spin speed or spin acceleration during spin coating leads to thinner Spin-on Glass films, the eventual implied open-circuit voltages after FGA are only slightly affected.
- A uniform passivation across 4 inch² wafer is achieved for a wide range of spin speed or spin acceleration.
- Prolonged 200 °C baking time improves iV_{OC} both before and after FGA, and reduces sheet resistance notably.
- After drive-in, the sample with thicker deposited Si film (*e.g.*, 230 nm) requires higher optimal drive-in temperature and longer optimal drive-in time.
- After FGA, optimal drive-in temperature for all three poly-Si thicknesses is 975 °C, but thicker deposited Si still calls for longer optimal drive-in time.
- From the ECV profiles and J_0 analysis of both drive-in temperature and dwell time, it is found that the passivation quality depends strongly on the amount of dopants in the poly-Si layer, the c-Si region below the SiO_x interlayer, as well as damage content of SiO_x interlayer.
- After optimization, high iV_{OC} ~730 mV together with low contact resistivity below 4 mΩ·cm² were obtained after 975 °C-60 min drive-in followed by FGA. This shows the potential of P spin-on doping as a promising substitution to conventional POCl₃ diffusion process.

VI Utilization of boron spin-on doping to form p-type poly-Si passivating contacts

In this chapter, B spin-on doping was employed to form p-type poly-Si passivating contacts on industrial processed symmetrical a-Si/SiO_x/c-Si/SiO_x/a-Si samples. The influences of some specific steps of spin-on doping, *i.e.*, spin coating, 200 °C baking, and drive-in process, were studied for poly-Si contacts with different deposited silicon thicknesses.

6.1 p-type regions on n-type wafer via B spin-on doping

To check the ability of B spin-on doping on forming emitters, the B-containing spin-on dopant solution was applied on n-type wafers directly. The wafers were (100)-orientated, 100 Ω·cm Cz wafers. We firstly used TMAH solution to remove the saw damages on wafer surface. Without an RCA cleaning, these wafers were coated by the Spin-on Glass (SOG) solution, B-1500 ([B] 7.2×10²¹ cm⁻³), using spin coating process. Similar to section 5.1, the RCA cleaning was skipped as here we focused on doping profiles and sheet resistance on which an RCA cleaning has little impact. The SOG solution was also employed in following sections. During spin coating process, the spin speed, spin acceleration, spin time, and solution volume were 3000 rpm, 1000 r/s², 30 s, and 100 μL, respectively. The SOG films were formed after the hard baking at 200 °C for 6 min. Afterwards, these samples were subjected into 60 min drive-in process at temperature from 800 to 1000 °C, followed by an HF dip to remove SOG films. At last, we used Sinton WCT-120 lifetime tester [190], 4-point probe method, and ECV profiler WEP CVP21 to measure the iV_{OC} , R_{sh} , and doping profiles. The iV_{OC} and R_{sh} are indicated as function of drive-in temperature, as shown in figure 6.1.




Figure 6.1 The impacts of drive-in temperature on (a) implied open-circuit voltage, (b) sheet resistance, and (c) doping profile for B spin-on doping on n-type wafers.

From figure 6.1 we can find that the iV_{OC} s for all samples remain consistently low with a range of 520 – 550 mV for drive-in temperature of 800 – 1000 °C. Similar to P-doped samples, the R_{sh} decreases remarkably from 2250 Ω /sq at 800 °C down to 500 Ω /sq at 850 °C, and then decreases slowly, keeping below 250 Ω /sq for temperature above 900 °C. According to these results, 900 °C may be the suitable drive-in temperature for B-1500 dopant to dope wafer directly. However, the typical temperature of BBr₃ diffusion used for doping wafers is higher than 900 °C [234], even over 1000 °C [235]. Figure 6.1c displays the active dopant concentration distribution for 850 – 1000 °C drive-in. Compared to doping profiles after BBr₃ diffusion in ref. [236], as overlaid in figure 6.1c, our 950 °C profile shows similar active dopant concentration near wafer surface, but a bit deeper profile in wafer bulk. However, after 1000 °C diffusion, the doping profile in this work has similar depth in wafer but lower doping level compared to the BBr₃ diffused profile [236]. This comparison means B spin-on doping has opportunity to produce similar doping level and profile as conventional BBr₃ diffusion does. The differences in the profiles may be explained by the different annealing dwell times and differences in ramping up and down speed.

6.2 Impacts of spin coating process on passivation quality of poly-Si passivating contacts

In this section, we explored how the passivation quality on passivating contacts, indicated as iV_{OC} , changes with varying spin coating parameters, including spin speed, spin time, spin acceleration, and spin-on solution volume. The substrates have symmetric structure of a-Si/SiO_x/c-Si/SiO_x/a-Si that contain < 2 nm silicon oxide interlayers [75, 120, 189] and intrinsic amorphous silicon films [79, 92, 111]. More details of fabrication can be found in chapter 4. Via a focused ellipsometer (J.A. Woollam ESM-300) in ANFF, the thicknesses of deposited intrinsic a-Si films were measured to be 100, 175, and 230 nm. In this thesis, we use black colour, red colour, and green colour to show 100, 175, and 230 nm intrinsic Si films, respectively. These sandwich-like substrates were also used in the following sections. Before spin coating process, these symmetric substrates were cleaned with RCA solutions. The consumption of a-Si thickness during RCA cleaning is likely to be negligible compared to the thickness of the whole a-Si layer. In spin coating process, the spin-on solution was SOG B-1500, and the ranges of spin speed, spin time, spin acceleration, and solution volume were set as 1000 – 5000 rpm, 5 – 60 s, 250 – 2000 r/s², and 25 – 200 μ L, respectively. After spin coating,

room temperature venting and hard baking process, the solid SOG films were achieved on both sides of the wafers. The SOG film thicknesses were also measured by the focused ellipsometer in ANFF, as shown in figure 6.2 a – d. Afterwards, the samples were subjected to high temperature annealing at 950 °C for 60 min in N₂ for dopant in-diffusion and activation. During this thermal treatment, a-Si is transformed to poly-Si phase. Following an HF dip and an FGA process at 400 °C for 30 min, the iV_{OC} values and uniformity were obtained using Sinton WCT-120 lifetime tester [190] and photoluminescence (PL) imaging, respectively. The results are demonstrated in figure 6.2 e – f and figure 6.3, respectively.




Figure 6.2 The correlation of boron-containing SOG thickness with (a) spin speed, (b) spin time, (c) spin acceleration, and (d) solution volume; the impacts of (e) spin speed and (f) spin acceleration on iV_{OC} values for 100 nm (black), 175 nm (red) and 230 nm (green) poly-Si, after 950 °C-60 min drive-in process (filled symbols, solid lines) and FGA process (open symbols, dashed lines).

Similar to the case of P Spin-on Glass, the spin speed and spin acceleration show stronger influences on the thickness of B Spin-on Glass film than spin time or solution volume. The film thickness decreases significantly as increasing the spin speed. Different spin acceleration leads to minor thickness variations. However, the SOG film thickness for varied spin time and solution volume just changes within 10 – 15 nm. The spin coating parameters of 3000 rpm, 30 s, 1000 r/s², and 100 μL lead to ~115 nm thick B SOG films.

From figure 6.2 e – f, it can be found that for three poly-Si thicknesses, the varied spin speed and spin acceleration result only in minor changes in iV_{OC} both before and after FGA. The largest iV_{OC} increase, 5 mV, is observed for 230 nm poly-Si before FGA, when spin speed increases from 1000 rpm to 5000 rpm. The highest iV_{OC} \sim 706 mV is obtained from the 230 nm poly-Si sample under 1000 rpm spin speed (with spin time 30 s, acceleration 1000 r/s^2 , and solution volume 100 μ L), or under 2000 r/s^2 spin acceleration (with spin speed 3000 rpm, spin time 30 s, together with solution volume 100 μ L).




Figure 6.3 The PL images of p-type poly-Si passivating contact samples coated with various spin speeds and different spin accelerations. The left 100, 175, and 230 nm indicate the poly-Si thickness. The exposure time was 0.5 s, and illumination intensity was 0.875 suns for all the samples.

Figure 6.3 exhibits the PL images of samples with three poly-Si thicknesses, coated using different spin speeds and accelerations. The samples were 4 inch² squares. The big round black spots at top right corner (blue arrow) are ascribed to dopant profiling etched defects. The damages and contaminations during fabrication may be responsible for the other small round or bar-like spots in images (orange arrow). Additionally, the large white circles in the centre (pink arrow) result from the inductance coil in chuck. The images confirm the results from lifetime measurements (figure 6.2) with a similar PL intensity among samples, meaning that different spin speeds and accelerations have small impacts on passivation. Besides, the PL intensity within each sample is uniform, indicating that B spin-on doping is able to form uniform passivation for poly-Si passivating contacts. These findings mean that, for SOG B-1500 solution, different settings of spin coating process yield only little influence on passivation quality, and uniform passivation can be achieved on substrates under a specific spin coating setting.

6.3 The passivation quality as a function of hard baking time

The hard baking at 200 °C shows some positive effects on improving passivation quality [221-224]: it is able to evaporate solvent and organic additions in as-spun SOG films, densifying SOG films and reducing carbon contamination during dopant in-diffusion. Therefore, in this section we extended hard baking time from 3 min to 12 min. The substrates were also sandwich-like a-Si/SiO_x/c-Si/SiO_x/a-Si stacks, with an intrinsic a-Si thickness of 175 nm. The spin-on solution B-1500 was applied on both sides of substrates using the spin coating setting of 3000 rpm-15 s-1000 r/s²-100 μL. After drying at room temperature and soft baking at 90 °C, the samples were hard baked. Then the samples were subjected to drive-in process at 950 °C for 60 min, followed by HF dip and iV_{OC} measurement. Then, the FGA was performed before the measurements of sheet resistance and doping profiles, as well as another iV_{OC} measurement. Figure 6.4 displays the results.





Figure 6.4 The dependence of (a) iV_{OC} before and after FGA, (b) sheet resistance, and (c) doping profiles on various hard baking dwell times for 175 nm poly-Si samples for B spin-on doping.

As figure 6.4a shows, when hard baking time increases from 3 min to 9 min, higher iV_{OC} values are observed both before and after FGA, showing highest iV_{OC} ~706 mV after 9 min baking and FGA. On another hand, R_{sh} decreases with longer baking time, reaching minimum ~97.5 Ω/sq for 9 min baking, as figure 6.4b shows. Assisted by doping profiles in figure 6.4c, it can be found that a hard baking with longer time drives more dopants into poly-Si and c-Si, forming higher doping level in poly-Si and deeper doping profile in c-Si. This may support the positive effects of hard baking as mentioned above [221-224], though we do not have direct evidence for contaminants evaporation and spin-on film densification. The iV_{OC} decrease for 12 min baking may be ascribed to the slightly higher R_{sh} . It can be concluded from the results that 9 min may be the optimal hard baking time for this SOG B-1500 to produce high iV_{OC} together with low sheet resistance.

6.4 Impacts of drive-in temperature on poly-Si passivating contact quality

Based on results of preliminary sections, we investigated the impacts of drive-in temperature on poly-Si passivating contact quality. The drive-in process controls poly-Si crystallinity, dopant in-diffusion from SOG to poly-Si film and c-Si wafer, and the silicon oxide interlayer damage. The major process flow was similar to that in section 6.3, except that the a-Si (or poly-Si) films with thicknesses of 100 (black), 175 (red), and 230 (green) nm were involved. Besides, the spin time was set to 30 s, and the baking time at 200 °C was 3 min. Afterwards, the as-coated samples were thermally treated in N₂ using a quartz tube furnace to drive-in and activate the dopants at various temperatures between 850 °C to 1000 °C. The drive-in dwell time was set as 60 min. Then the boron-silica glasses were removed in 3% HF solution. Finally, the samples were hydrogenated using forming gas annealing (FGA, 5% H₂, 95% Ar) at 400 °C for 30 min. The details of characterizations and measurements involved here have been described in section 4.1.






Figure 6.5 (a) iV_{OC} values of B-doped samples for poly-Si thicknesses of 100 nm (black), 175 nm (red) and 230 nm (green) annealed for 60 min at different temperatures (filled symbols, solid lines) and after FGA (open symbols, dashed lines); (b) measured total surface J_0 (hollow bars) and simulated contribution of Auger recombination (solid bars) for 900 – 1000 °C annealing and three poly-Si thicknesses before and after FGA; the corresponding doping profiles for annealing at (c) 850 – 950 °C and (d) 950 – 1000 °C. The dashed lines indicate the position of the SiO_x interlayers; (e) the corresponding values of sheet resistance without poly-Si layers and contact resistivity containing poly-Si layers after FGA. The contact resistivity was measured by Thien N. Truong [237].

Figure 6.5a shows the dependences of implied V_{OC} for 100 (black), 175 (red) and 230 (green) nm poly-Si layers on drive-in temperature before and after FGA. Before FGA, the iV_{OC} values for three poly-Si thicknesses first increase and then decrease as the drive-in temperature increases, reaching their maximum at 950 °C. The highest iV_{OC} is 699 mV for 100 nm poly-Si sample. Similar iV_{OC} trends are observed after FGA. The iV_{OC} values increase with higher drive-in temperature and keep a plateau of 701 – 705 mV between 900 °C and 950 °C, and then decrease at higher temperature. For both, before and after FGA, the sample with thicker poly-Si layer shows lower iV_{OC} than thinner poly-Si thicknesses.

The active doping concentration in poly-Si and in c-Si below SiO_x interlayer, together with the defect level density at $\text{SiO}_x/\text{c-Si}$ interface affect the iV_{OC} . Figure 6.5c presents the changes in ECV doping profiles for three poly-Si thicknesses when temperature increases from 850 °C to 950 °C. These doping profiles show that a higher drive-in temperature leads to higher doping levels in both poly-Si and c-Si regions. As a result, a higher band-bending [73] is achieved near $\text{SiO}_x/\text{c-Si}$ interface, and a stronger built-in electrical field [3] is formed in c-Si below SiO_x . These two factors both contribute to resist minority carriers from reaching the defect-rich $\text{SiO}_x/\text{c-Si}$ interface. On another hand, a higher drive-in temperature may enhance the bond rearrangement at $\text{SiO}_x/\text{c-Si}$ interface, which reduces the density of interface defect states (D_{it}) and recombination centres [238]. All these factors contribute to improve passivation quality. Furthermore, it can be found that the improvement

in iV_{OC} with higher drive-in temperature is stronger for thicker poly-Si compared to thinner poly-Si, which has also been observed by Padhamnath *et al.* [229]. Figure 6.5b demonstrates the comparison of total recombination current density ($J_{0,total}$) and Auger recombination current density ($J_{0,Auger}$) for 900 – 1000 °C. The increased temperature from 900 °C to 950 °C leads to lower $J_{0,total}$, which can be explained by the lower interface recombination based on reduced minority carrier concentration at the interface and less recombination centres. For 900 °C drive-in, $J_{0,Auger}$ is relatively low but $J_{0,total}$ is high, implying a dominating interface recombination. FGA results in considerable $J_{0,total}$ decrease, which means defects near SiO_x/c -Si interface can be passivated effectively by hydrogen in forming gas annealing.

However, for 1000 °C drive-in, the iV_{OC} values for three poly-Si thicknesses decrease remarkably. As shown by doping profiles in figure 6.5d, at 1000 °C a large amount of B dopants is diffused into c-Si. This suggests a high Auger recombination contribution and SiO_x interlayer may be damaged [239]. The defects formed on SiO_x interlayer after a similar process has been observed in SEM images after using TMAH to selectively etch away poly-Si to make pinholes visible [104], which may support our reasoning. Figure 6.5b shows that, at 1000 °C the simulated Auger contribution for all three poly-Si thicknesses becomes the dominating factor in $J_{0,total}$. At the same time, the heavy interface recombination is widely regarded as another cause of iV_{OC} decrease [120, 227]. As figure 6.5b shows, FGA leads to minor decrease of $J_{0,total}$, which may suggest a stronger damage on SiO_x interlayer with increased dwell temperature [74, 126]. The damage may be related to dopant in-diffusion [74, 240] and charged B dopants accumulated at SiO_x/c -Si interface [240]. Therefore, the Auger recombination together with distortion on the SiO_x interlayer may be the main drivers for the reduced passivation quality at excessively high temperature. At 1000 °C, the B diffusivity may be high enough to overcome the impediment effect from poly-Si [230], forming similar doping levels in poly-Si for three poly-Si thicknesses. In c-Si region below SiO_x , similar profile tails were obtained, with a slightly higher profile for 230 nm poly-Si. Corresponding to this, both the $J_{0,total}$ and $J_{0,Auger}$ for 230 nm poly-Si are slightly higher than for the 100 and 175 nm poly-Si, resulting in ~10 mV iV_{OC} drop.

Generally, the iV_{OC} increase induced by FGA is more significant for lower drive-in temperature or thicker poly-Si layer. For a specific poly-Si thickness, a higher drive-in temperature may form more

destruction on SiO_x interlayer and drive more dopants into c-Si [74, 126], limiting the room of iV_{OC} improvement after FGA. For example, the iV_{OC} increase for 230 nm poly-Si corresponding to 850 °C drive-in is ~33 mV, which is much larger than that of ~5 mV for 1000 °C drive-in. On another hand, for a specific drive-in temperature below 950 °C, a thicker poly-Si layer may exhibit a somewhat stronger impediment effect on boron in-diffusion [120]. This makes the SiO_x interlayer less damaged thus the H passivation more effective. For instance, for 900 °C drive-in, the iV_{OC} ramping range for 230 nm poly-Si is about 20 mV, which is almost double of that for 100 nm poly-Si. The possible reasoning may be evidenced by the ECV doping profiles displayed in figure 6.5c and d, as well as the impact from accumulated active dopants near SiO_x/c-Si [75, 225] which is not presented here.

Figure 6.5e displays the sheet resistances and contact resistivity values for three poly-Si thicknesses for drive-in temperature of 850 – 1000 °C. The sheet resistance was calculated using the doping profile without the poly-Si part as input in the software EDNA2 [194], while the contact resistivity was measured from samples containing the poly-Si layer. A decreasing trend in R_{sh} with higher drive-in temperature is observed for all three poly-Si thicknesses. For 850 °C drive-in, the diffusion into the c-Si below the SiO_x was too weak to calculate a meaningful R_{sh} using EDNA2. For 950 °C drive-in, the sheet resistances are around 520 Ω/sq, and reach lowest values around 155 Ω/sq at 1000 °C. No clear trend is observed for the contact resistivity values for the three poly-Si thicknesses but all are below 5 mΩ·cm². More details about metallized samples preparation and measurement can be found in ref. [237].

6.5 Impacts of drive-in dwell time on poly-Si passivating contact




Figure 6.6 (a) iV_{OC} values of B-doped samples for poly-Si thicknesses of 100 nm (black), 175 nm (red) and 230 nm (green) annealed at 950 °C for different durations (filled symbols, solid lines) and after FGA (open symbols, dashed lines); (b) measured total surface J_0 (hollow bars) and simulated contribution of Auger recombination (solid bars) for 10 – 90 min drive-in and three poly-Si thicknesses before and after FGA; (c) the corresponding doping profiles for annealing at 950 °C for 10 – 90 min. The dashed lines indicate the positions of the SiO_x interlayers; (d) the corresponding values of sheet resistance without poly-Si layers after FGA.

Figure 6.6a displays the impacts of drive-in dwell time at 950 °C on iV_{OC} values for 100 (black), 175 (red) and 230 (green) nm poly-Si before and after FGA. The Spin-on Glass, spin coating, and baking process were same as in section 6.4. Compared to drive-in temperature, drive-in dwell time provides less influence on iV_{OC} , producing a change in iV_{OC} values in the range of ~ 20 mV before FGA and less than 10 mV after FGA. Before FGA, the iV_{OC} values for three poly-Si thicknesses increase with longer drive-in time and then decrease at long drive-in time. The highest iV_{OC} of ~ 699 mV is obtained for 100 nm poly-Si after 60 – 90 min drive-in. After FGA, the iV_{OC} for three poly-Si thicknesses all remain almost stable at ~ 705 mV for 10 – 60 min drive-in. However, low iV_{OC} values were observed for long annealing time. Again, the thicker poly-Si leads to larger changes in iV_{OC} under extended drive-in. The highest iV_{OC} obtained here is to our knowledge the highest so far

reported for B spin-on doped poly-Si contact [88], but there is still room for improvement in comparison with BBr₃-diffused [241] or B-implanted [238] samples.

It can be seen from figure 6.6c that the drive-in dwell time at 950 °C shows less impact on B in-diffusion compared to drive-in temperature. A longer drive-in will diffuse more dopants into c-Si, but changes the doping level in poly-Si only slightly. The more diffused dopants for longer drive-in may lead to stronger built-in electrical field [3], which contributes to reduce the minority carrier concentration near SiO_x/c-Si interface. Besides, an extended drive-in process may offer more time to perform rearrangement of SiO_x/c-Si interface bonds to reduce interface state density (D_{it}) [238]. The lower D_{it} may be evidenced by capacitance-voltage (C-V) analysis in the future [97]. These two aspects may explain the iV_{OC} increase for dwell times of 10 – 30 min. The J_0 analysis in figure 6.6b shows considerable decrease in $J_{0,total}$ but tiny increase in $J_{0,Auger}$ increasing the drive-in from 10 to 30 min. This suggests that even though dopant in-diffusion is higher, the contribution from Auger recombination is still relatively weak, and interface recombination remains as major part in total recombination. In addition, when drive-in time is extended from 10 min to 30 min, a larger iV_{OC} increase is observed for thicker poly-Si. This may be explained by the slightly stronger dopant in-diffusion for 230 nm poly-Si compared to 100 nm poly-Si after 30 min drive-in, which is supported by the slightly larger change in R_{sh} for 230 nm poly-Si.

Though not remarkable, the descending trend in iV_{OC} is attained for excessively prolonged drive-in dwell time. As shown in figure 6.6c, the drive-in process for more than 30 min keeps diffusing more dopants into c-Si, forming deeper doping profiles in c-Si for three poly-Si thicknesses. When the optimal doping profiles in c-Si are surpassed, the Auger and interface recombination may overwhelm the positive effects of built-in field and interface bond rearrangement [74], leading to lower iV_{OC} . Some evidence can be found from the increased $J_{0,Auger}$ contribution to the measured $J_{0,total}$ values as plotted in figure 6.6b.. Furthermore, similar to the case of high drive-in temperature, a thicker poly-Si layer yields a larger iV_{OC} decrease for long drive-in time. After 90 min drive-in, iV_{OC} for 230 nm poly-Si is ~8 mV lower than that for 100 nm poly-Si. This may be a result of the slightly higher Auger recombination, or the higher D_{it} at SiO_x/c-Si interface due to more accumulated inactive boron dopants. The latter phenomenon has been observed by SIMS data in ref. [230, 242, 243].

The iV_{OC} increase induced by FGA can be influenced by both drive-in dwell time and poly-Si thickness. Similar to the impact of a higher drive-in temperature on hydrogenation, for a specific poly-Si thickness, a longer drive-in will damage the SiO_x interlayer more heavily and form deeper doping profile, thus lead to less response to H passivation [126]. For example, for 230 nm poly-Si, FGA results in ~ 20 mV iV_{OC} increase for 10 min drive-in, but only ~ 6 mV increase for 90 min drive-in. As plotted in figure 6.6b, the high $J_{0,total}$ after 10 min drive-in and notable $J_{0,total}$ decrease after FGA indicate the weakly damaged SiO_x interlayers. However, the $J_{0,total}$ after 90 min drive-in is high and $J_{0,total}$ decrease after FGA is less, which suggests SiO_x interlayers have been more distorted and Auger recombination becomes slightly higher.

Figure 6.6d displays the sheet resistances for drive-in dwell time of 10 – 90 min. As in the case in section 6.4, the R_{sh} values were simulated in EDNA2 [194] using the doping profiles below SiO_x interlayers. Like the case of higher drive-in temperature, the sheet resistances for three poly-Si thicknesses decrease with increasing anneal time. The lowest R_{sh} of ~ 350 Ω/sq belongs to 230 nm poly-Si sample for 90 min drive-in. R_{sh} s for 30 min drive-in and three poly-Si thicknesses locate within 540 – 640 Ω/sq .

The section 6.4 and 6.5 demonstrate the correlations of passivation and electrical properties with drive-in temperature, dwell time, as well as poly-Si thickness. Another important characteristic of p-type poly-Si contacts is the parasitic absorption, but this measurement is out of the scope of this thesis and is moved to future work. However, literature points out that highly doped p-type poly-Si results in apparent current density losses, which increases with higher doping level or thicker poly-Si [244, 245]. We assume that p-type spin-on doped poly-Si behaves similar to poly-Si contacts fabricated by other methods in terms of parasitic absorption.

6.6 Summary

In this chapter, we studied the potential of boron spin-on doping to form p-type poly-Si passivating contacts based on industrial wafers and processes. The impacts of spin coating process, hard baking time, drive-in temperature, drive-in dwell time, and intrinsic silicon thickness on passivation quality and electrical property were investigated. We found that:

- The varied spin speed or spin acceleration shows slight influence on iV_{OC} both before and

after FGA.

- A uniform passivation across square 4 inch² wafer independently of spin coating parameter is achieved.
- A longer hard baking time leads to higher iV_{OC} both before and after FGA, as well as a lower sheet resistance.
- Before FGA, the increased drive-in thermal budget produces optimal iV_{OC} values at 950 °C temperature for 30 – 60 min dwell time for 100, 175, and 230 nm intrinsic silicon.
- The FGA improves iV_{OC} values for all drive-in thermal budgets and three poly-Si thicknesses. This effect is larger for lower temperature, shorter dwell time, or thicker intrinsic silicon.
- After FGA the highest iV_{OC} is ~705 mV, corresponding to 950 °C temperature and 10 – 60 min dwell time for three intrinsic silicon thicknesses. The contact resistivity for three intrinsic silicon thicknesses all keep below 5 m Ω ·cm² at 850 – 1000 °C drive-in temperature.
- Higher drive-in temperature or longer dwell time leads to sheet resistance decrease, especially in case of drive-in temperature and for thinner intrinsic silicon. The sheet resistance for thicker intrinsic silicon is lower because R_{sh} samples contain doped poly-Si layers. The lowest sheet resistance around 50 Ω /sq was obtained for 230 nm intrinsic silicon after 1000 °C-60 min drive-in.
- Varied drive-in temperature leads to differences in doping levels in poly-Si and c-Si below SiO_x interlayer, but drive-in dwell time only impacts doping profiles in c-Si.
- The high iV_{OC} from B spin-on doping here indicates that B spin-on doping may be a potential alternative for conventional BBr₃ diffusion.

VII. Conclusion and outlook

7.1 Conclusion

In this thesis, we fabricated n-type and p-type poly-Si passivating contacts using P and B spin-on doping methods on industrial symmetrical a-Si/SiO_x/c-Si/SiO_x/a-Si substrates. We explored the impacts of spin coating processes (*e.g.*, spin speed, spin time, spin acceleration, spin-on dopant solution volume), hard baking time, drive-in annealing (*e.g.*, temperature and dwell time), as well as intrinsic amorphous silicon thickness (*e.g.*, 100, 175, and 230 nm) on performance of poly-Si passivating contacts. The passivation quality is characterized by implied open-circuit voltage, and the electrical property is represented by contact resistivity and sheet resistance.

We found that:

- For both P and B spin-on doping processes, spin speed and acceleration lead to larger difference of spin-on glass film thickness, but only slight change in passivation quality, especially for B spin-on doping.
- For both P and B spin-on doping processes, longer time of 200 °C baking results in a lower sheet resistance and a higher iV_{OC} before and after forming gas annealing. This process shows a stronger influence on P-doped poly-Si passivating contacts than on B-doped cases.
- After high temperature treatments, the P-doped poly-Si contact with thicker deposited silicon film requires higher drive-in temperature or longer dwell time to reach optimized passivation quality. The samples with 100 and 175 nm intrinsic silicon obtain optimal passivation at 975 °C for 60 and 90 min respectively, but 230 nm intrinsic silicon sample gets optimal passivation at 1000 °C for 60 min or at 975 °C for more than 120 min.
- After high temperature treatments, the optimal passivation for B-doped poly-Si contact, independently of the deposited silicon thickness, is achieved after 950 °C drive-in for 30 – 60 min dwell time.
- The influence of forming gas annealing on passivation quality is found to be stronger for P-doped poly-Si compared to B-doped ones. Passivation improvement is more notable for lower drive-in temperature, less dwell time, and thicker deposited silicon film.
- After forming gas annealing, the P-doped sample with 100 nm intrinsic silicon film shows maximal iV_{OC} ~733 mV corresponding to 975 °C-60 min drive-in. The B-doped samples

for all three intrinsic silicon thicknesses show optimal iV_{OC} of ~ 705 mV after 950 °C drive-in for 10 – 60 min followed by forming gas annealing.

- For P spin-on doping, the values of contact resistivity are less than 4 $m\Omega \cdot cm^2$ for all samples for drive-in at temperature of 975 °C or higher and dwell time of 60 min or longer. For B spin-on doping, the contact resistivity for three deposited silicon thicknesses all keep below 5 $m\Omega \cdot cm^2$ for drive-in temperature between 850 °C and 1000 °C.

These high iV_{OC} s and low contact resistivity values of spin-on doping indicate that the spin-on doping method is a promising alternative approach to conventional gas diffusion doping method to form n-type or p-type poly-Si passivating contacts.

7.2 Outlook

According to the results in this thesis, more work is required:

- The promising results on passivation and electrical transport should be implemented and tested on full proof-of-concept solar cell devices and full-sized industrial cells.
- More effort should be made to investigate the trade-off between passivation and optical absorption.
- The liquid dopant source allows exploring a wide range of other p-type dopant materials, such as Ga and Al, to further push the passivation quality while maintaining low contact resistivity for poly-Si passivating contacts.
- Optimizing and aligning the P and B spin-on doping processes allows to deposit n-type doping on one side and p-type doping on another side, and therefore to fabricate a cell using only one thermal treatment.
- Spin-on dopants may be applied on wafers with different surface morphology, *e.g.*, textured surfaces, to study the trade-off between carrier generation and recombination.
- Spin-on doping may be combined with laser process and/or rapid thermal process to form localized poly-Si passivating contacts and shallow junctions below the ultrathin silicon oxide interlayers.
- Based on the high performance, the focus should be the tolerance of cells via spin-on doping method towards industrial metallization process and long-term operation.

List of publications

The achievements during the MPhil program are listed below:

- Zetao Ding*, Di Yan, Wenhao Chen, Sieu Pheng Phang, Chris Samundsett, Zhao Wang, Jie Yang, Peiting Zheng, Xinyu Zhang, Josua Stuckelberger, Yimao Wan, Daniel Macdonald, “Phosphorus doped poly-Si/SiO_x passivating contact via spin-on doping”. Poster presentation in 29th International Photovoltaic Science and Engineering Conference (PVSEC29) in Xi’an China (2019).
- Zetao Ding*, Di Yan, Josua Stuckelberger, Sieu Pheng Phang, Wenhao Chen, Christian Samundsett, Jie Yang, Zhao Wang, Peiting Zheng, Xinyu Zhang, Yimao Wan, Daniel Macdonald, “Phosphorus-doped polycrystalline silicon passivating contacts via spin-on doping”, *Solar Energy Materials and Solar Cells*, vol. 221, p. 110902, 2021. doi: 10.1016/j.solmat.2020.110902.
- Zetao Ding, Thien N. Truong*, Hieu T. Nguyen, Di Yan, Jie Yang, Zhao Wang, Peiting Zheng, Xinyu Zhang, Yimao Wan, Daniel Macdonald, Josua Stuckelberger*, “Boron spin-on doping for poly-Si/SiO_x passivating contacts”, *ACS Applied Energy Materials*, vol. 4, p. 4993, 2021. doi: 10.1021/acsaem.1c00550.

Bibliography

- [1] W. Hermann, "Quantifying global exergy resources," *Energy*, vol. 31, no. 12, pp. 1685-1702, 2006.
- [2] T. Dullweber and J. Schmidt, "Industrial Silicon Solar Cells Applying the Passivated Emitter and Rear Cell (PERC) Concept-A Review," *Ieee Journal of Photovoltaics*, vol. 6, no. 5, pp. 1366-1381, Sep 2016, doi: 10.1109/jphotov.2016.2571627.
- [3] C. Battaglia, A. Cuevas, and S. De Wolf, "High-efficiency crystalline silicon solar cells: status and perspectives," *Energy & Environmental Science*, vol. 9, no. 5, pp. 1552-1576, 2016, doi: 10.1039/c5ee03380b.
- [4] S. Rühle, "Tabulated values of the Shockley–Queisser limit for single junction solar cells," *Solar Energy*, vol. 130, pp. 139-147, 2016/06/01/ 2016, doi: <https://doi.org/10.1016/j.solener.2016.02.015>.
- [5] A. Richter, M. Hermle, and S. W. Glunz, "Reassessment of the Limiting Efficiency for Crystalline Silicon Solar Cells," *IEEE Journal of Photovoltaics*, vol. 3, no. 4, pp. 1184-1191, 2013.
- [6] J. Zhao, A. Wang, and M. A. Green, "24.5% Efficiency silicon PERT cells on MCZ substrates and 24.7% efficiency PERL cells on FZ substrates," *Progress in Photovoltaics: Research and Applications*, vol. 7, no. 6, pp. 471-474, 1999, doi: 10.1002/(sici)1099-159x(199911/12)7:6<471::Aid-pip298>3.0.Co;2-7.
- [7] M. A. Green, "The path to 25% silicon solar cell efficiency: History of silicon cell evolution," *Progress in Photovoltaics: Research and Applications*, vol. 17, no. 3, pp. 183-189, 2009, doi: 10.1002/pip.892.
- [8] A. Richter, J. Benick, F. Feldmann, A. Fell, M. Hermle, and S. W. Glunz, "n-Type Si solar cells with passivating electron contact: Identifying sources for efficiency limitations by wafer thickness and resistivity variation," *Solar Energy Materials and Solar Cells*, vol. 173, pp. 96-105, Dec 2017, doi: 10.1016/j.solmat.2017.05.042.
- [9] F. Haase *et al.*, "Laser contact openings for local poly-Si-metal contacts enabling 26.1%-efficient POLO-IBC solar cells," *Solar Energy Materials and Solar Cells*, vol. 186, pp. 184-193, Nov 2018, doi: 10.1016/j.solmat.2018.06.020.
- [10] K. Yoshikawa *et al.*, "Exceeding conversion efficiency of 26% by heterojunction interdigitated back contact solar cell with thin film Si technology," *Solar Energy Materials and Solar Cells*, vol. 173, pp. 37-42, 2017/12/01/ 2017, doi: <https://doi.org/10.1016/j.solmat.2017.06.024>.
- [11] M. Hermle, F. Feldmann, M. Bivour, J. C. Goldschmidt, and S. W. Glunz, "Passivating contacts and tandem concepts: Approaches for the highest silicon-based solar cell efficiencies," *Applied Physics Reviews*, vol. 7, no. 2, Jun 2020, Art no. 021305, doi: 10.1063/1.5139202.
- [12] K. Misiakos and D. Tsamakis, "Accurate measurements of the silicon intrinsic carrier density from 78 to 340 K," *Journal of Applied Physics*, vol. 74, no. 5, pp. 3293-3297, 1993, doi: 10.1063/1.354551.
- [13] J. A. Stückelberger, "Transparent Passivating Contacts for Front Side Application in Crystalline Silicon Solar Cells," PhD, EPFL, 2018.

- [14] M. A. Green, *Solar cells: Operating principles, technology, and system applications*. 1982.
- [15] D. M. Chapin, C. S. Fuller, and G. L. Pearson, "A New Silicon p-n Junction Photocell for Converting Solar Radiation into Electrical Power," *Journal of Applied Physics*, vol. 25, no. 5, pp. 676-677, 1954.
- [16] S. R. Dhariwal and V. N. Ojha, "Band gap narrowing in heavily doped silicon," *Solid-State Electronics*, vol. 25, no. 9, pp. 909-911, 1982/09/01/ 1982, doi: [https://doi.org/10.1016/0038-1101\(82\)90180-0](https://doi.org/10.1016/0038-1101(82)90180-0).
- [17] J. J. Liu, Y. Yao, S. Q. Xiao, and X. F. Gu, "Review of status developments of high-efficiency crystalline silicon solar cells," *Journal of Physics D-Applied Physics*, vol. 51, no. 12, Mar 2018, Art no. 123001, doi: 10.1088/1361-6463/aaac6d.
- [18] H. E. Çiftçınar *et al.*, "Study of screen printed metallization for polysilicon based passivating contacts," *Energy Procedia*, vol. 124, pp. 851-861, 2017/09/01/ 2017, doi: <https://doi.org/10.1016/j.egypro.2017.09.242>.
- [19] A. W. Blakers *et al.*, "18-percent efficient terrestrial silicon solar cells," *IEEE Electron Device Letters*, vol. 5, no. 1, pp. 12-13, 1984, doi: 10.1109/EDL.1984.25813.
- [20] J. Haynos, J. Allison, R. Arndt, and A. Meulenbergh, "The COMSAT non-reflective silicon solar cell: a second generation improved cell.," *Int. Conf. on Photovoltaic Power Generation, Hamburg, Germany,, 25-27/9/1974* 1974.
- [21] J. Mandelkorn, C. McAfee, J. Kesperis, L. Schwartz, and W. Pharo, "Fabrication and Characteristics of Phosphorous-Diffused Silicon Solar Cells," *Journal of The Electrochemical Society*, vol. 109, no. 4, p. 313, 1962, doi: 10.1149/1.2425407.
- [22] D. S. Ruby, W. L. Wilbanks, and C. B. Fieddermann, "A statistical analysis of the effect of PECVD deposition parameters on surface and bulk recombination in silicon solar cells," in *Proceedings of 1994 IEEE 1st World Conference on Photovoltaic Energy Conversion - WCPEC (A Joint Conference of PVSC, PVSEC and PSEC)*, 5-9 Dec. 1994 1994, vol. 2, pp. 1335-1338 vol.2, doi: 10.1109/WCPEC.1994.520193.
- [23] M. Wolf, "Limitations and Possibilities for Improvement of Photovoltaic Solar Energy Converters: Part I: Considerations for Earth's Surface Operation," *Proceedings of the IRE*, vol. 48, no. 7, pp. 1246-1263, 1960, doi: 10.1109/JRPROC.1960.287647.
- [24] J. Lindmayer and J. F. Allison, "The violet cell: An improved silicon solar cell," *Solar Cells*, vol. 29, no. 2, pp. 151-166, 1990/08/01/ 1990, doi: [https://doi.org/10.1016/0379-6787\(90\)90023-X](https://doi.org/10.1016/0379-6787(90)90023-X).
- [25] M. D. Lammert and R. J. Schwartz, "The interdigitated back contact solar cell: A silicon solar cell for use in concentrated sunlight," *IEEE Transactions on Electron Devices*, vol. 24, no. 4, pp. 337-342, 1977, doi: 10.1109/T-ED.1977.18738.
- [26] K. Masuko *et al.*, "Achievement of More Than 25% Conversion Efficiency With Crystalline Silicon Heterojunction Solar Cell," *IEEE Journal of Photovoltaics*, vol. 4, no. 6, pp. 1433-1435, 2014, doi: 10.1109/JPHOTOV.2014.2352151.
- [27] R. V. K. Chavali, S. De Wolf, and M. A. Alam, "Device physics underlying silicon heterojunction and passivating-contact solar cells: A topical review," *Progress in Photovoltaics: Research and Applications*, vol. 26, no. 4, pp. 241-260, 2018, doi: 10.1002/pip.2959.
- [28] W. Shockley and W. T. Read, "Statistics of the Recombinations of Holes and Electrons," *Physical Review*, vol. 87, no. 5, pp. 835-842, 09/01/ 1952, doi: 10.1103/PhysRev.87.835.

- [29] R. N. Hall, "Electron-Hole Recombination in Germanium," *Physical Review*, vol. 87, no. 2, pp. 387-387, 07/15/ 1952, doi: 10.1103/PhysRev.87.387.
- [30] N. Tucher, "Analysis of photonic structures for silicon solar cells," 2016.
- [31] D. Yan, "Heavily Doped Carrier-selective Regions for Silicon Solar Cells," Doctor of Philosophy, The Australian National University, 2016.
- [32] M. J. Kerr and A. Cuevas, "General parameterization of Auger recombination in crystalline silicon," *Journal of Applied Physics*, vol. 91, no. 4, pp. 2473-2480, 2002, doi: 10.1063/1.1432476.
- [33] A. Richter, S. W. Glunz, F. Werner, J. Schmidt, and A. Cuevas, "Improved quantitative description of Auger recombination in crystalline silicon," *Physical Review B*, vol. 86, no. 16, p. 165202, 10/09/ 2012, doi: 10.1103/PhysRevB.86.165202.
- [34] M. A. Green, A. W. Blakers, J. Shi, E. M. Keller, and S. R. Wenham, "19.1% efficient silicon solar cell," *Applied Physics Letters*, vol. 44, no. 12, pp. 1163-1164, 1984, doi: 10.1063/1.94678.
- [35] A. W. Blakers, A. Wang, A. M. Milne, J. Zhao, and M. A. Green, "22.8% efficient silicon solar cell," *Applied Physics Letters*, vol. 55, no. 13, pp. 1363-1365, 1989, doi: 10.1063/1.101596.
- [36] J. Zhao, A. Wang, and M. A. Green, "High-efficiency PERL and PERT silicon solar cells on FZ and MCZ substrates," *Solar Energy Materials and Solar Cells*, vol. 65, no. 1, pp. 429-435, 2001/01/01/ 2001, doi: [https://doi.org/10.1016/S0927-0248\(00\)00123-9](https://doi.org/10.1016/S0927-0248(00)00123-9).
- [37] S. Q. Xiao and S. Y. Xu, "High-Efficiency Silicon Solar Cells-Materials and Devices Physics," *Critical Reviews in Solid State and Materials Sciences*, vol. 39, no. 4, pp. 277-317, Jul 2014, doi: 10.1080/10408436.2013.834245.
- [38] G. Dingemans and W. M. M. Kessels, "Status and prospects of Al₂O₃-based surface passivation schemes for silicon solar cells," *Journal of Vacuum Science & Technology A*, vol. 30, no. 4, p. 040802, 2012, doi: 10.1116/1.4728205.
- [39] J. Schmidt and A. G. Aberle, "Carrier recombination at silicon-silicon nitride interfaces fabricated by plasma-enhanced chemical vapor deposition," *Journal of Applied Physics*, vol. 85, no. 7, pp. 3626-3633, 1999, doi: 10.1063/1.369725.
- [40] H. P. Zhou *et al.*, "Low temperature SiN_x:H films deposited by inductively coupled plasma for solar cell applications," *Applied Surface Science*, vol. 264, pp. 21-26, 2013/01/01/ 2013, doi: <https://doi.org/10.1016/j.apsusc.2012.09.050>.
- [41] J. Benick, B. Hoex, M. C. M. v. d. Sanden, W. M. M. Kessels, O. Schultz, and S. W. Glunz, "High efficiency n-type Si solar cells on Al₂O₃-passivated boron emitters," *Applied Physics Letters*, vol. 92, no. 25, p. 253504, 2008, doi: 10.1063/1.2945287.
- [42] J. Benick, A. Richter, M. Hermle, and S. W. Glunz, "Thermal stability of the Al₂O₃ passivation on p-type silicon surfaces for solar cell applications," *Physica Status Solidi-Rapid Research Letters*, vol. 3, no. 7-8, pp. 233-235, Oct 2009, doi: 10.1002/pssr.200903209.
- [43] S. Dauwe, J. Schmidt, and R. Hezel, "Very low surface recombination velocities on p- and n-type silicon wafers passivated with hydrogenated amorphous silicon films," in *Conference Record of the Twenty-Ninth IEEE Photovoltaic Specialists Conference, 2002.*, 19-24 May 2002 2002, pp. 1246-1249, doi: 10.1109/PVSC.2002.1190834.
- [44] J. A. Töfflinger *et al.*, "PECVD-AlO_x/SiN_x passivation stacks on wet chemically oxidized silicon: Constant voltage stress investigations of charge dynamics and interface defect

- states," *Solar Energy Materials and Solar Cells*, vol. 135, pp. 49-56, 2015/04/01/ 2015, doi: <https://doi.org/10.1016/j.solmat.2014.09.024>.
- [45] Y. Wan, D. Yan, J. Bullock, X. Zhang, and A. Cuevas, "Passivation of c-Si surfaces by sub-nm amorphous silicon capped with silicon nitride," *Applied Physics Letters*, vol. 107, no. 23, p. 231606, 2015, doi: 10.1063/1.4937732.
- [46] A. El Amrani, R. Si Kaddour, M. Maoudj, A. El Kechai, and S. Mezghiche, "Investigation of rapid thermal oxide/silicon nitride passivation stack of n+ emitter," *Current Applied Physics*, vol. 15, no. 12, pp. 1563-1567, 2015/12/01/ 2015, doi: <https://doi.org/10.1016/j.cap.2015.10.002>.
- [47] J. Melskens, B. W. H. van de Loo, B. Macco, L. E. Black, S. Smit, and W. M. M. Kessels, "Passivating Contacts for Crystalline Silicon Solar Cells: From Concepts and Materials to Prospects," *IEEE Journal of Photovoltaics*, vol. 8, no. 2, pp. 373-388, 2018, doi: 10.1109/jphotov.2018.2797106.
- [48] J. Melskens *et al.*, "Concepts and Prospects of Passivating Contacts for Crystalline Silicon Solar Cells," in *2015 IEEE 42nd Photovoltaic Specialist Conference*, (IEEE Photovoltaic Specialists Conference, 2015).
- [49] A. ur Rehman *et al.*, "Development and prospects of surface passivation schemes for high-efficiency c-Si solar cells," *Solar Energy*, vol. 166, pp. 90-97, 2018, doi: 10.1016/j.solener.2018.03.025.
- [50] E. H. Rhoderick, "Metal-semiconductor contacts," *IEE Proceedings I-Solid-State and Electron Devices*, vol. 129, no. 1, p. 1, 1982.
- [51] U. Würfel, A. Cuevas, and P. Würfel, "Charge Carrier Separation in Solar Cells," *IEEE Journal of Photovoltaics*, vol. 5, no. 1, pp. 461-469, 2015, doi: 10.1109/JPHOTOV.2014.2363550.
- [52] P. Würfel, "Physics of Solar Cells: From Principles to New Concepts," *Wiley, Weinheim*, 2009.
- [53] Y. Liu, P. Stradins, H. Deng, J. Luo, and S.-H. Wei, "Suppress carrier recombination by introducing defects: The case of Si solar cell," *Applied Physics Letters*, vol. 108, no. 2, p. 022101, 2016, doi: 10.1063/1.4939628.
- [54] J. Shewchun, R. Singh, and M. A. Green, "Theory of metal-insulator-semiconductor solar cells," *Journal of Applied Physics*, vol. 48, no. 2, pp. 765-770, 1977, doi: 10.1063/1.323667.
- [55] S. J. Fonash, "The role of the interfacial layer in metal-semiconductor solar cells," *Journal of Applied Physics*, vol. 46, no. 3, pp. 1286-1289, 1975, doi: 10.1063/1.321694.
- [56] D. L. Pulfrey, "MIS solar cells: A review," *IEEE Transactions on Electron Devices*, vol. 25, no. 11, pp. 1308-1317, 1978, doi: 10.1109/T-ED.1978.19271.
- [57] R. B. Godfrey and M. A. Green, "655 mV open-circuit voltage, 17.6% efficient silicon MIS solar cells," *Applied Physics Letters*, vol. 34, no. 11, pp. 790-793, 1979, doi: 10.1063/1.90646.
- [58] A. W. Blakers and M. A. Green, "678-mV open-circuit voltage silicon solar cells," *Applied Physics Letters*, vol. 39, no. 6, pp. 483-485, 1981, doi: 10.1063/1.92767.
- [59] M. Taguchi *et al.*, "HITM cells—high-efficiency crystalline Si cells with novel structure," *Progress in Photovoltaics: Research and Applications*, vol. 8, no. 5, pp. 503-513, 2000, doi: 10.1002/1099-159x(200009/10)8:5<503::aid-pip347>3.0.co;2-g.
- [60] A. Kanevce and W. K. Metzger, "The role of amorphous silicon and tunneling in

- heterojunction with intrinsic thin layer (HIT) solar cells," *Journal of Applied Physics*, vol. 105, no. 9, p. 094507, 2009, doi: 10.1063/1.3106642.
- [61] Z. C. Holman *et al.*, "Current Losses at the Front of Silicon Heterojunction Solar Cells," *IEEE Journal of Photovoltaics*, vol. 2, no. 1, pp. 7-15, 2012, doi: 10.1109/JPHOTOV.2011.2174967.
- [62] J. Melskens, A. H. M. Smets, M. Schouten, S. W. H. Eijt, H. Schut, and M. Zeman, "New insights in the nanostructure and defect states of hydrogenated amorphous silicon obtained by annealing," in *2012 IEEE 38th Photovoltaic Specialists Conference (PVSC) PART 2*, 3-8 June 2012 2012, pp. 1-8, doi: 10.1109/PVSC-Vol2.2012.6656760. [Online]. Available: <https://ieeexplore.ieee.org/ielx7/6621207/6656697/06656760.pdf?tp=&arnumber=6656760&isnumber=6656697&ref=>
- [63] S. De Wolf and M. Kondo, "Nature of doped a-Si:H/c-Si interface recombination," *Journal of Applied Physics*, vol. 105, no. 10, p. 103707, 2009, doi: 10.1063/1.3129578.
- [64] P. G. Le Comber and W. E. Spear, "Electronic Transport in Amorphous Silicon Films," *Physical Review Letters*, vol. 25, no. 8, pp. 509-511, 08/24/ 1970, doi: 10.1103/PhysRevLett.25.509.
- [65] J. I. Pankove and M. L. Tarng, "Amorphous silicon as a passivant for crystalline silicon," *Applied Physics Letters*, vol. 34, no. 2, pp. 156-157, 1979, doi: 10.1063/1.90711.
- [66] W. E. Spear and P. G. Le Comber, "Substitutional doping of amorphous silicon," *Solid State Communications*, vol. 17, no. 9, pp. 1193-1196, 1975/11/01/ 1975, doi: [https://doi.org/10.1016/0038-1098\(75\)90284-7](https://doi.org/10.1016/0038-1098(75)90284-7).
- [67] M. Tanaka, S. Okamoto, S. Tsuge, and S. Kiyama, "Development of hit solar cells with more than 21% conversion efficiency and commercialization of highest performance hit modules," in *3rd World Conference on Photovoltaic Energy Conversion, 2003. Proceedings of*, 11-18 May 2003 2003, vol. 1, pp. 955-958 Vol.1.
- [68] M. Taguchi *et al.*, "24.7% Record Efficiency HIT Solar Cell on Thin Silicon Wafer," *IEEE Journal of Photovoltaics*, vol. 4, no. 1, pp. 96-99, 2014, doi: 10.1109/JPHOTOV.2013.2282737.
- [69] Y. H. Kwark, R. Sinton, and R. M. Swanson, "SIPOS Heterojunction contacts to silicon," in *1984 International Electron Devices Meeting*, 9-12 Dec. 1984 1984, pp. 742-745, doi: 10.1109/IEDM.1984.190832.
- [70] E. Yablonovitch, T. Gmitter, R. M. Swanson, and Y. H. Kwark, "A 720 mV open circuit voltage SiO_x:c-Si:SiO_x double heterostructure solar cell," *Applied Physics Letters*, vol. 47, no. 11, pp. 1211-1213, 1985, doi: 10.1063/1.96331.
- [71] E. Crabbe, J. Delalano, R. F. W. Pease, and R. M. Swanson, "A NOVEL POLYSILICON-COLLECTOR BIPOLAR-TRANSISTOR FOR THE STUDY OF POLYSILICON-EMITTER INTERFACE PHYSICS," *Ieee Transactions on Electron Devices*, vol. 33, no. 11, pp. 1853-1854, Nov 1986, doi: 10.1109/t-ed.1986.22797.
- [72] J. Y. Gan and R. M. Swanson, "Polysilicon emitters for silicon concentrator solar cells," in *IEEE Conference on Photovoltaic Specialists*, 21-25 May 1990 1990, pp. 245-250 vol.1, doi: 10.1109/PVSC.1990.111625. [Online]. Available: <https://ieeexplore.ieee.org/document/111625/>
- [73] F. Feldmann, M. Bivour, C. Reichel, H. Steinkemper, M. Hermle, and S. W. Glunz, "Tunnel

- oxide passivated contacts as an alternative to partial rear contacts," *Solar Energy Materials and Solar Cells*, vol. 131, pp. 46-50, 2014, doi: <https://doi.org/10.1016/j.solmat.2014.06.015>.
- [74] U. Römer *et al.*, "Recombination behavior and contact resistance of n+ and p+ poly-crystalline Si/mono-crystalline Si junctions," *Solar Energy Materials and Solar Cells*, vol. 131, pp. 85-91, Dec 2014, doi: 10.1016/j.solmat.2014.06.003.
- [75] D. Yan, A. Cuevas, J. Bullock, Y. Wan, and C. Samundsett, "Phosphorus-diffused polysilicon contacts for solar cells," *Solar Energy Materials and Solar Cells*, vol. 142, pp. 75-82, 2015, doi: 10.1016/j.solmat.2015.06.001.
- [76] F. Feldmann, M. Simon, M. Bivour, C. Reichel, M. Hermle, and S. W. Glunz, "Carrier-selective contacts for Si solar cells," *Applied Physics Letters*, vol. 104, no. 18, 2014, doi: 10.1063/1.4875904.
- [77] M. Rienäcker *et al.*, "Recombination Behavior of Photolithography-free Back Junction Back Contact Solar Cells with Carrier-selective Polysilicon on Oxide Junctions for Both Polarities," *Energy Procedia*, vol. 92, pp. 412-418, 2016/08/01/ 2016, doi: <https://doi.org/10.1016/j.egypro.2016.07.121>.
- [78] S. Duttagupta, N. Nandakumar, P. Padhamnath, J. K. Buatis, R. Stangl, and A. G. Aberle, "monoPoly™ cells: Large-area crystalline silicon solar cells with fire-through screen printed contact to doped polysilicon surfaces," *Solar Energy Materials and Solar Cells*, vol. 187, pp. 76-81, 2018/12/01/ 2018, doi: <https://doi.org/10.1016/j.solmat.2018.05.059>.
- [79] M. K. Stodolny *et al.*, "Material properties of LPCVD processed n-type polysilicon passivating contacts and its application in PERPoly industrial bifacial solar cells," *Energy Procedia*, vol. 124, pp. 635-642, 2017/09/01/ 2017, doi: <https://doi.org/10.1016/j.egypro.2017.09.250>.
- [80] A. Ingenito *et al.*, "Silicon Solar Cell Architecture with Front Selective and Rear Full Area Ion-Implanted Passivating Contacts," *Solar RRL*, vol. 1, no. 7, p. 1700040, 2017, doi: 10.1002/solr.201700040.
- [81] J. Krugener, F. Haase, M. Rienacker, R. Brendel, H. J. Osten, and R. Peibst, "Improvement of the SRH bulk lifetime upon formation of n-type POLO junctions for 25% efficient Si solar cells," *Solar Energy Materials and Solar Cells*, vol. 173, pp. 85-91, Dec 2017, doi: 10.1016/j.solmat.2017.05.055.
- [82] A. Richter *et al.*, *Both Sides Contacted Silicon Solar Cells: Options for Approaching 26% Efficiency*. 2019.
- [83] R. Peibst *et al.*, "Building Blocks for Industrial, Screen-Printed Double-Side Contacted POLO Cells With Highly Transparent ZnO:Al Layers," *IEEE Journal of Photovoltaics*, vol. 8, no. 3, pp. 719-725, 2018, doi: 10.1109/JPHOTOV.2018.2813427.
- [84] O. A. Shilova, "'Spin-on glass' films for semiconductor technology," *Surface Coatings International Part B: Coatings Transactions*, vol. 86, no. 3, pp. 195-202, 2003/09/01 2003, doi: 10.1007/BF02699653.
- [85] S. Noël, A. Slaoui, S. Peters, H. Lautenschlager, R. Schindler, and J. C. Müller, "Optimized rapid thermal process for high efficiency silicon solar cells," *Solar Energy Materials and Solar Cells*, vol. 65, no. 1, pp. 495-501, 2001/01/01/ 2001, doi: [https://doi.org/10.1016/S0927-0248\(00\)00132-X](https://doi.org/10.1016/S0927-0248(00)00132-X).
- [86] S. Bourdais, G. Beaucarne, A. Slaoui, J. Poortmans, B. Semmache, and C. Dubois,

- "Comparative study of rapid and classical thermal phosphorus diffusion on polycrystalline silicon thin films," *Solar Energy Materials and Solar Cells*, vol. 65, no. 1, pp. 487-493, 2001/01/01/ 2001, doi: [https://doi.org/10.1016/S0927-0248\(00\)00131-8](https://doi.org/10.1016/S0927-0248(00)00131-8).
- [87] C. Gopalan *et al.*, "Shallow source/drain extensions for deep submicron MOSFETs using spin-on-dopants," *Ieee Transactions on Electron Devices*, vol. 50, no. 5, pp. 1277-1283, May 2003, doi: 10.1109/ted.2003.813467.
- [88] D. Fogel, "Encapsulant characterization and doped passivated contacts for use in a luminescent solar concentrator. Thesis.," 2017. [Online]. Available: <https://ui.adsabs.harvard.edu/abs/2017MsT.....8F>
- [89] D. L. Young *et al.*, "Gallium-Doped Poly-Si:Ga/SiO₂ Passivated Emitters to n-Cz Wafers With $iVoc > 730$ mV," *Ieee Journal of Photovoltaics*, vol. 7, no. 6, pp. 1640-1645, Nov 2017, doi: 10.1109/jphotov.2017.2748422.
- [90] R. Peibst *et al.*, "Working principle of carrier selective poly-Si/c-Si junctions: Is tunnelling the whole story?," *Solar Energy Materials and Solar Cells*, vol. 158, pp. 60-67, 2016.
- [91] M. L. Green, E. P. Gusev, R. Degraeve, and E. L. Garfunkel, "Ultrathin (<4 nm) SiO₂ and Si-O-N gate dielectric layers for silicon microelectronics: Understanding the processing, structure, and physical and electrical limits," *Journal of Applied Physics*, vol. 90, no. 5, pp. 2057-2121, 2001, doi: 10.1063/1.1385803.
- [92] C.-T. Li, F. Hsieh, and L. Wang, "Performance improvement of p-type silicon solar cells with thin silicon films deposited by low pressure chemical vapor deposition method," *Solar Energy*, vol. 88, pp. 104-109, Feb 2013, doi: 10.1016/j.solener.2012.12.001.
- [93] C. Reichel *et al.*, "Tunnel oxide passivated contacts formed by ion implantation for applications in silicon solar cells," *Journal of Applied Physics*, vol. 118, no. 20, p. 205701, 2015, doi: 10.1063/1.4936223.
- [94] Y. Tao *et al.*, "730 mV implied Voc enabled by tunnel oxide passivated contact with PECVD grown and crystallized n+ polycrystalline Si," in *2015 IEEE 42nd Photovoltaic Specialist Conference (PVSC)*, 14-19 June 2015 2015, pp. 1-5, doi: 10.1109/PVSC.2015.7356218.
- [95] M. K. Stodolny *et al.*, "n-Type polysilicon passivating contact for industrial bifacial n-type solar cells," *Solar Energy Materials and Solar Cells*, vol. 158, pp. 24-28, 2016, doi: <https://doi.org/10.1016/j.solmat.2016.06.034>.
- [96] Y. Tao *et al.*, "Large area tunnel oxide passivated rear contact n-type Si solar cells with 21.2% efficiency," *Progress in Photovoltaics: Research and Applications*, vol. 24, no. 6, pp. 830-835, 2016, doi: 10.1002/pip.2739.
- [97] H. Kim *et al.*, "Passivation properties of tunnel oxide layer in passivated contact silicon solar cells," *Applied Surface Science*, vol. 409, pp. 140-148, 2017/07/01/ 2017, doi: <https://doi.org/10.1016/j.apsusc.2017.02.195>.
- [98] D. Yan, A. Cuevas, S. P. Phang, Y. Wan, and D. Macdonald, "23% efficient p-type crystalline silicon solar cells with hole-selective passivating contacts based on physical vapor deposition of doped silicon films," *Applied Physics Letters*, vol. 113, no. 6, p. 061603, 2018, doi: 10.1063/1.5037610.
- [99] J. Sheng *et al.*, "Impact of phosphorus diffusion on n-type poly-Si based passivated contact silicon solar cells," *Solar Energy Materials and Solar Cells*, vol. 203, p. 110120, 2019/12/01/ 2019, doi: <https://doi.org/10.1016/j.solmat.2019.110120>.
- [100] H. C. d. Graaff and J. G. d. Groot, "The SIS tunnel emitter: A theory for emitters with thin

- interface layers," *IEEE Transactions on Electron Devices*, vol. 26, no. 11, pp. 1771-1776, 1979, doi: 10.1109/T-ED.1979.19684.
- [101] A. A. Eltoukhy and D. J. Roulston, "The role of the interfacial layer in polysilicon emitter bipolar transistors," *IEEE Transactions on Electron Devices*, vol. 29, no. 12, pp. 1862-1869, 1982, doi: 10.1109/T-ED.1982.21043.
- [102] M. L. Green *et al.*, "Understanding the limits of ultrathin SiO₂ and Si-O-N gate dielectrics for sub-50 nm CMOS," *Microelectronic Engineering*, vol. 48, no. 1, pp. 25-30, 1999/09/01/ 1999, doi: [https://doi.org/10.1016/S0167-9317\(99\)00330-5](https://doi.org/10.1016/S0167-9317(99)00330-5).
- [103] F. Feldmann *et al.*, "Charge carrier transport mechanisms of passivating contacts studied by temperature-dependent J-V measurements," *Solar Energy Materials and Solar Cells*, vol. 178, pp. 15-19, 2018/05/01/ 2018, doi: <https://doi.org/10.1016/j.solmat.2018.01.008>.
- [104] F. Feldmann *et al.*, "A Study on the Charge Carrier Transport of Passivating Contacts," *IEEE Journal of Photovoltaics*, vol. 8, no. 6, pp. 1503-1509, 2018, doi: 10.1109/JPHOTOV.2018.2870735.
- [105] R. Peibst *et al.*, "A Simple Model Describing the Symmetric I-V Characteristics of p Polycrystalline Si/n Monocrystalline Si, and n Polycrystalline Si/p Monocrystalline Si Junctions," *IEEE Journal of Photovoltaics*, vol. 4, no. 3, pp. 841-850, 2014, doi: 10.1109/JPHOTOV.2014.2310740.
- [106] T. F. Wietler *et al.*, "Pinhole density and contact resistivity of carrier selective junctions with polycrystalline silicon on oxide," *Applied Physics Letters*, vol. 110, no. 25, p. 253902, 2017, doi: 10.1063/1.4986924.
- [107] D. Tetzlaff *et al.*, "Evolution of oxide disruptions: The (W)hole story about poly-Si/c-Si passivating contacts," in *2016 IEEE 43rd Photovoltaic Specialists Conference (PVSC)*, 5-10 June 2016 2016, pp. 0221-0224, doi: 10.1109/PVSC.2016.7749582.
- [108] A. G. Aberle, "Surface passivation of crystalline silicon solar cells: A review," *Progress in Photovoltaics*, vol. 8, no. 5, pp. 473-487, Sep-Oct 2000, doi: 10.1002/1099-159x(200009/10)8:5<473::aid-pip337>3.0.co;2-d.
- [109] A. Mandrampazakis, "Development of Silicon-rich poly-Silicon Carbide passivating contacts for solar cells," Master of Science, Delft University of Technology, 2019.
- [110] A. Fell, F. Feldmann, C. Messmer, M. Bivour, M. C. Schubert, and S. W. Glunz, "Adaption of Basic Metal-Insulator-Semiconductor (MIS) Theory for Passivating Contacts Within Numerical Solar Cell Modeling," *IEEE Journal of Photovoltaics*, vol. 8, no. 6, pp. 1546-1552, Nov 2018, doi: 10.1109/jphotov.2018.2871953.
- [111] G. Yang, A. Ingenito, O. Isabella, and M. Zeman, "IBC c-Si solar cells based on ion-implanted poly-silicon passivating contacts," *Solar Energy Materials and Solar Cells*, vol. 158, pp. 84-90, 2016, doi: <https://doi.org/10.1016/j.solmat.2016.05.041>.
- [112] B. Nemeth *et al.*, "Polycrystalline silicon passivated tunneling contacts for high efficiency silicon solar cells," *Journal of Materials Research*, vol. 31, no. 6, pp. 671-681, 2016, doi: 10.1557/jmr.2016.77.
- [113] H. Tong *et al.*, "A strong-oxidizing mixed acid derived high-quality silicon oxide tunneling layer for polysilicon passivated contact silicon solar cell," *Solar Energy Materials and Solar Cells*, vol. 188, pp. 149-155, 2018/12/15/ 2018, doi: <https://doi.org/10.1016/j.solmat.2018.09.001>.
- [114] J. Stuckelberger *et al.*, "Passivating electron contact based on highly crystalline

- nanostructured silicon oxide layers for silicon solar cells," *Solar Energy Materials and Solar Cells*, vol. 158, pp. 2-10, 2016/12/01/ 2016, doi: <https://doi.org/10.1016/j.solmat.2016.06.040>.
- [115] J. Stuckelberger *et al.*, "Recombination Analysis of Phosphorus-Doped Nanostructured Silicon Oxide Passivating Electron Contacts for Silicon Solar Cells," *IEEE Journal of Photovoltaics*, vol. 8, no. 2, pp. 389-396, 2018, doi: 10.1109/jphotov.2017.2779871.
- [116] A. Ingenito *et al.*, "A passivating contact for silicon solar cells formed during a single firing thermal annealing," *Nature Energy*, vol. 3, no. 9, pp. 800-808, 2018/09/01 2018, doi: 10.1038/s41560-018-0239-4.
- [117] Y. Larionova *et al.*, "On the recombination behavior of p(+)-type polysilicon on oxide junctions deposited by different methods on textured and planar surfaces," *Physica Status Solidi a-Applications and Materials Science*, vol. 214, no. 8, Aug 2017, Art no. 1700058, doi: 10.1002/pssa.201700058.
- [118] A. V. N. Tilak and K. N. Bhat, "Electrical and photovoltaic characteristics of poly-emitter solar cells," *Thin Solid Films*, vol. 312, no. 1-2, pp. 273-279, Jan 14 1998, doi: 10.1016/s0040-6090(97)00740-2.
- [119] M. Sarret, A. Liba, F. Le Bihan, P. Joubert, and B. Fortin, "n-type polycrystalline silicon films obtained by crystallization of in situ phosphorus-doped amorphous silicon films deposited at low pressure," *Journal of applied physics*, vol. 76, no. 9, pp. 5492-5497, 1994.
- [120] D. Yan, A. Cuevas, Y. Wan, and J. Bullock, "Passivating contacts for silicon solar cells based on boron-diffused recrystallized amorphous silicon and thin dielectric interlayers," *Solar Energy Materials and Solar Cells*, vol. 152, pp. 73-79, 2016, doi: 10.1016/j.solmat.2016.03.033.
- [121] A. Florakis *et al.*, "Simulation of the Phosphorus Profiles in a c-Si Solar Cell Fabricated Using POCl₃ Diffusion or Ion Implantation and Annealing," *Energy Procedia*, vol. 38, pp. 263-269, 2013/01/01/ 2013, doi: <https://doi.org/10.1016/j.egypro.2013.07.276>.
- [122] Y. Chen *et al.*, "Mass production of industrial tunnel oxide passivated contacts (i-TOPCon) silicon solar cells with average efficiency over 23% and modules over 345 W," *Progress in Photovoltaics*, vol. 27, no. 10, pp. 827-834, Oct 2019, doi: 10.1002/pip.3180.
- [123] R. Peibst *et al.*, "Building blocks for back-junction back-contacted cells and modules with ion-implanted poly-Si junctions," in *2014 IEEE 40th Photovoltaic Specialist Conference (PVSC)*, 2014: IEEE, pp. 0852-0856.
- [124] U. Römer *et al.*, "ION-IMPLANTED POLY-SI/C-SI JUNCTIONS AS A BACK-SURFACE FIELD IN BACK-JUNCTION BACK-CONTACTED SOLAR CELLS," in *Proceedings of the 29th European Photovoltaic Solar Energy Conference*, 2014, pp. 1107-1110.
- [125] F. Feldmann, R. Müller, C. Reichel, and M. Hermle, "Ion implantation into amorphous Si layers to form carrier-selective contacts for Si solar cells," *Physica Status Solidi (RRL) - Rapid Research Letters*, vol. 8, no. 9, pp. 767-770, Sep 2014, doi: 10.1002/pssr.201409312.
- [126] F. Feldmann, C. Reichel, R. Müller, and M. Hermle, "The application of poly-Si/SiO_x contacts as passivated top/rear contacts in Si solar cells," *Solar Energy Materials and Solar Cells*, vol. 159, pp. 265-271, 2017/01/01/ 2017, doi: <https://doi.org/10.1016/j.solmat.2016.09.015>.
- [127] G. Yang, A. Ingenito, N. van Hameren, O. Isabella, and M. Zeman, "Design and application of ion-implanted polySi passivating contacts for interdigitated back contact c-Si solar

- cells," *Applied Physics Letters*, vol. 108, no. 3, p. 033903, 2016, doi: 10.1063/1.4940364.
- [128] D. L. Young *et al.*, "Gallium-Doped Poly-Si:Ga/SiO₂ Passivated Emitters to n-Cz Wafers With $iV_{oc} > 730$ mV," *IEEE Journal of Photovoltaics*, vol. 7, no. 6, pp. 1640-1645, 2017, doi: 10.1109/jphotov.2017.2748422.
- [129] S. A. Kamil, K. Ibrahim, and A. A. Aziz, "Characterization of spin-on dopant by sol-gel method," in *Current Issues of Physics in Malaysia*, vol. 1017, (AIP Conference Proceedings, 2008, pp. 124-128.
- [130] A. O. Shilova, "'Spin-on glass' films for semiconductor technology," *Surface Coatings International Part B-Coatings Transactions*, vol. 86, no. 3, pp. 195-202, Sep 2003. [Online]. Available: <Go to ISI>://WOS:000185738700005. <https://link.springer.com/content/pdf/10.1007%2FBF02699653.pdf>.
- [131] Z. X. Liu, H. Takato, C. Togashi, and I. Sakata, "Oxygen-atmosphere heat treatment in spin-on doping process for improving the performance of crystalline silicon solar cells," *Applied Physics Letters*, vol. 96, no. 15, Apr 2010, Art no. 153503, doi: 10.1063/1.3394005.
- [132] S. K. Karunakaran *et al.*, "Recent progress in inkjet-printed solar cells," *Journal of Materials Chemistry A*, 10.1039/C9TA03155C vol. 7, no. 23, pp. 13873-13902, 2019, doi: 10.1039/C9TA03155C.
- [133] D. Stüwe, D. Mager, D. Biro, and J. G. Korvink, "Inkjet Technology for Crystalline Silicon Photovoltaics," *Advanced Materials*, vol. 27, no. 4, pp. 599-626, 2015, doi: 10.1002/adma.201403631.
- [134] Z. Kiaee *et al.*, "PRINTED DOPANT SOURCES FOR LOCALLY-DOPED SiO_x/POLY-Si PASSIVATING CONTACTS," in *35th European PV Solar Energy Conference and Exhibition*, Brussels, Belgium, 24-28 September 2018 2018.
- [135] Z. Kiaee *et al.*, "Inkjet-printing of phosphorus and boron dopant sources for tunnel oxide passivating contacts," *36th European Photovoltaic Solar Energy Conference and Exhibition*, pp. 187-191, 2019.
- [136] Z. Kiaee *et al.*, "Inkjet printing of phosphorus dopant sources for doping poly-silicon in solar cells with passivating contacts," *Solar Energy Materials and Solar Cells*, vol. 222, p. 110926, 2021/04/01/ 2021, doi: <https://doi.org/10.1016/j.solmat.2020.110926>.
- [137] K. Zeng *et al.*, "Ga₂O₃ MOSFETs using spin-on-glass source/drain doping technology," *IEEE Electron Device Letters*, vol. 38, no. 4, pp. 513-516, 2017.
- [138] S. Sen, J. Siejka, A. Savtchouk, and J. Lagowski, "Spin-on doping of porous silicon and its effect on photoluminescence and transport characteristics," *Applied physics letters*, vol. 70, no. 17, pp. 2253-2255, 1997.
- [139] K. H. Yoon, Y. H. Lee, D. H. Yeo, and S. J. Kim, "The characteristics of Zn-doped InP using spin-on dopant as a diffusion source," *Journal of electronic materials*, vol. 31, no. 4, pp. 244-247, 2002.
- [140] D. Fogel, "Encapsulant characterization and doped passivated contacts for use in a luminescent solar concentrator," *2017 - Mines Theses & Dissertations*, thesis 2017.
- [141] U. Gangopadhyay, H. Saha, and S. K. Lahiri, "Spin-On Diffusion for Silicon Solar Cell Fabrication," *IETE Journal of Research*, vol. 34, no. 6, pp. 450-454, 1988/11/01 1988, doi: 10.1080/03772063.1988.11436766.
- [142] K. Ritchie, "Liquid diffusion dopant source for semiconductors," ed: Google Patents, 1974.
- [143] S. T. Teh and D. G. S. Chuah, "Diffusion profile of spin-on dopant in silicon substrate,"

- Solar Energy Materials*, vol. 19, no. 3, pp. 237-247, 1989/11/01/ 1989, doi: [https://doi.org/10.1016/0165-1633\(89\)90009-9](https://doi.org/10.1016/0165-1633(89)90009-9).
- [144] A. Usami, M. Ando, M. Tsunekane, and T. Wada, "Shallow-junction formation on silicon by rapid thermal diffusion of impurities from a spin-on source," *IEEE Transactions on Electron Devices*, vol. 39, no. 1, pp. 105-110, 1992, doi: 10.1109/16.108218.
- [145] L. Ventura, A. Slaoui, B. Hartiti, J. C. Muller, R. Stuck, and P. Siffert, "Shallow-Junction Formation by Rapid Thermal Diffusion into Silicon from Doped Spin-on Glass Films," *MRS Proceedings*, vol. 342, p. 345, 1994, Art no. 345, doi: 10.1557/PROC-342-345.
- [146] E. Ishida, T. W. Sigmon, and K. H. Weiner, *Ultra-shallow box-like profiles fabricated by pulsed UV-laser doping process* (Conference: 2. international workshop on the measurement and characterization of ultra-shallow doping profiles in semiconductors, Triangle Park, NC (United States), 23-25 Mar 1993; Other Information: PBD: 23 Mar 1993). ; Lawrence Livermore National Lab., CA (United States), 1993, p. Medium: ED; Size: 9 p.
- [147] S. Coutanson, E. Fogarassy, and J. Venturini, "Fabrication of p+/n Ultra Shallow Junctions (USJ) in silicon by excimer laser doping from spin-on glass sources," in *Silicon Front-End Junction Formation-Physics and Technology*, vol. 810, P. Pichler, A. Claverie, R. Lindsay, M. Orlowski, and W. Windl Eds., (Materials Research Society Symposium Proceedings, 2004, pp. 189-194.
- [148] G. Singh, A. Verma, and R. Jeyakumar, "Fabrication of c-Si solar cells using boric acid as a spin-on dopant for back surface field," *RSC Advances*, vol. 4, no. 9, pp. 4225-4229, 2014, doi: 10.1039/c3ra45746j.
- [149] A. Yadav, G. Singh, R. Nekovei, and R. Jeyakumar, "c-Si solar cells formed from spin-on phosphoric acid and boric acid," *Renewable Energy*, vol. 80, pp. 80-84, Aug 2015, doi: 10.1016/j.renene.2015.01.055.
- [150] L. Ventura, A. Slaoui, J. c. Muller, and P. Siffert, "Rapid thermal annealing of thin doped and undoped spin-on glass films," *Materials Science and Engineering: B*, vol. 31, no. 3, pp. 319-326, 1995/05/01/ 1995, doi: [https://doi.org/10.1016/0921-5107\(94\)01161-3](https://doi.org/10.1016/0921-5107(94)01161-3).
- [151] A. Lachiq, A. Slaoui, L. Georgopoulos, L. Ventura, R. Monna, and J. C. Muller, "Simultaneous dopant diffusion and surface passivation in a single rapid thermal cycle," *Progress in Photovoltaics*, vol. 4, no. 5, pp. 329-339, Sep-Oct 1996, doi: 10.1002/(sici)1099-159x(199609/10)4:5<329::aid-pip131>3.0.co;2-0.
- [152] A. Das, V. Meemongkolkiat, D. S. Kim, S. Ramanathan, and A. Rohatgi, "20% efficient screen printed boron BSF cells using spin-on dielectric passivation," in *2009 34th IEEE Photovoltaic Specialists Conference (PVSC)*, 7-12 June 2009 2009, pp. 000477-000481, doi: 10.1109/PVSC.2009.5411641.
- [153] V. V. Iyengar, B. K. Nayak, and M. C. Gupta, "Silicon PV devices based on a single step for doping, anti-reflection and surface passivation," *Solar Energy Materials and Solar Cells*, vol. 94, no. 12, pp. 2205-2211, 2010/12/01/ 2010, doi: <https://doi.org/10.1016/j.solmat.2010.07.013>.
- [154] Y. Tang, G. Wang, Z. Hu, X. Qin, G. Du, and W. Shi, "Preparation of n+ emitter on p-type silicon wafer using the spin-on doping method," *Materials Science in Semiconductor Processing*, vol. 15, no. 4, pp. 359-363, 2012/08/01/ 2012, doi: <https://doi.org/10.1016/j.mssp.2011.11.003>.

- [155] D. Mathiot, A. Lachiq, A. Slaoui, S. Noël, J. C. Muller, and C. Dubois, "Phosphorus diffusion from a spin-on doped glass (SOD) source during rapid thermal annealing," *Materials Science in Semiconductor Processing*, vol. 1, no. 3, pp. 231-236, 1998/12/01/ 1998, doi: [https://doi.org/10.1016/S1369-8001\(98\)00045-6](https://doi.org/10.1016/S1369-8001(98)00045-6).
- [156] S. Noël, H. Lautenschlager, and J. C. Muller, "Rapid thermal processing for high efficiency silicon solar cells," *Semiconductor Science and Technology*, vol. 15, no. 4, pp. 322-324, 2000/03/08 2000, doi: 10.1088/0268-1242/15/4/303.
- [157] B. Hartiti, J. C. Muller, and P. Siffert, "Gold gettering induced by rapid thermal doping using spin-on sources," *Applied Physics Letters*, vol. 59, no. 4, pp. 425-427, 1991, doi: 10.1063/1.105451.
- [158] B. Hartiti, A. Slaoui, J. C. Muller, R. Stuck, and P. Siffert, "Phosphorus diffusion into silicon from a spin-on source using rapid thermal processing," *Journal of Applied Physics*, vol. 71, no. 11, pp. 5474-5478, 1992, doi: 10.1063/1.350519.
- [159] D. S. Kim, K. Nakayashiki, B. Rounsaville, V. Meemongkolkat, and A. Rohatgi, "Silicon solar cells with boron back surface field formed by using boric acid," *Proc. 22nd Eur. PV Solar Energy Conf. Exhib.*, 01/01 2007.
- [160] D. L. Flowers and S. Y. Wu, "Diffusion in Silicon from a Spin-On Heavily Phosphorus-Doped Oxide Source," *Journal of The Electrochemical Society*, vol. 129, no. 10, pp. 2299-2302, 1982/10/01 1982, doi: 10.1149/1.2123498.
- [161] K. M. Mar, "Phosphorus Diffusion in Silicon from a Spin-on P-Doped Silicon Oxide Film," *Journal of The Electrochemical Society*, vol. 126, no. 7, pp. 1252-1257, 1979/07/01 1979, doi: 10.1149/1.2129251.
- [162] P. Madhusudana Prasad, M. Vejntkata Rao, and V. P. Sundar Singh, "Spin-on sources for boron and arsenic diffusion," *International Journal of Electronics*, vol. 47, no. 5, pp. 503-508, 1979/11/01 1979, doi: 10.1080/00207217908938668.
- [163] Y. Liu, K. Koga, S. Khumpuang, M. Nagao, T. Matsukawa, and S. Hara, "An experimental study of solid source diffusion by spin on dopants and its application for minimal silicon-on-insulator CMOS fabrication," *Japanese Journal of Applied Physics*, vol. 56, no. 6S1, p. 06GG01, 2017/04/20 2017, doi: 10.7567/jjap.56.06gg01.
- [164] S. Sivoththaman, W. Laureys, J. Nijs, and R. Mertens, "Rapid thermal annealing of spin-coated phosphoric acid films for shallow junction formation," *Applied Physics Letters*, vol. 71, no. 3, pp. 392-394, 1997, doi: 10.1063/1.119547.
- [165] S. M. Ahmad, S. L. Cheow, N. A. Ludin, K. Sopian, and S. H. Zaidi, "In-depth investigation of spin-on doped solar cells with thermally grown oxide passivation," *Results in Physics*, vol. 7, pp. 2183-2193, 2017, doi: 10.1016/j.rinp.2017.06.044.
- [166] A. Das, D. S. Kim, K. Nakayashiki, B. Rounsaville, V. Meemongkolkiat, and A. Rohatgi, "Boron Diffusion with Boric Acid for High Efficiency Silicon Solar Cells," *Journal of The Electrochemical Society*, vol. 157, no. 6, p. H684, 2010, doi: 10.1149/1.3392364.
- [167] B. Singha and C. S. Solanki, "Comparison of Boron diffused emitters from BN, BSoD and H3BO3 dopants," *Materials Research Express*, vol. 3, no. 12, Dec 2016, Art no. 125902, doi: 10.1088/2053-1591/3/12/125902.
- [168] M. L. Hoarfrost *et al.*, "Spin-On Organic Polymer Dopants for Silicon," *Journal of Physical Chemistry Letters*, vol. 4, no. 21, pp. 3741-3746, Nov 2013, doi: 10.1021/jz4019095.
- [169] B. C. Popere *et al.*, "Ordered Polymer-Based Spin-On Dopants," in *Advances in Patterning*

- Materials and Processes Xxxvi*, vol. 10960, R. Gronheid and D. P. Sanders Eds., (Proceedings of SPIE, 2019).
- [170] J. Martinez, M. Moreno, P. Rosales, A. Torres, R. Ambrosio, and D. Murias, "Study of the spin on dopant technique as alternative for the fabrication of c-Si solar cells," in *2016 IEEE 43rd Photovoltaic Specialists Conference*, (IEEE Photovoltaic Specialists Conference, 2016, pp. 2483-2486.
- [171] P. J. Cousins, C. B. Honsberg, and J. E. Cotter, *Single high temperature step selective emitter structures using spin-on dopant sources* (Conference Record of the Twenty-Ninth IEEE Photovoltaic Specialists Conference 2002). 2002, pp. 281-284.
- [172] Y. Lee and S. Lee, "Boron back surface field using spin-on dopants by rapid thermal processing," *Journal of the Korean Physical Society*, vol. 44, pp. 1581-1586, 07/01 2004.
- [173] S. Barth *et al.*, "19.4 Efficient Bifacial Solar Cell with Spin-on Boron Diffusion," *Energy Procedia*, vol. 38, pp. 410-415, 2013/01/01/ 2013, doi: <https://doi.org/10.1016/j.egypro.2013.07.297>.
- [174] B. Singha and C. S. Solanki, "Contribution of Boron Spin on Dopant Source towards Bulk Lifetime Degradation of n-type Silicon during Emitter Formation," *Materials Today: Proceedings*, vol. 5, no. 11, Part 2, pp. 23472-23476, 2018/01/01/ 2018, doi: <https://doi.org/10.1016/j.matpr.2018.11.090>.
- [175] B. Singha and C. S. Solanki, "Study of Boron Precipitates Formed during Front Side Emitter Formation with Boron Spin on Dopant (BSOD) Diffusion in n-type c-Si Solar Cells," *Energy Procedia*, vol. 57, pp. 117-125, 2014/01/01/ 2014, doi: <https://doi.org/10.1016/j.egypro.2014.10.015>.
- [176] B. Singha, C. S. Solanki, and Lee, "Experimental study of boric acid diffused emitters for n-type c-Si solar cells," in *2014 IEEE 2nd International Conference on Emerging Electronics*, 2014. [Online]. Available: [Go to ISI>://WOS:000410587300010](https://doi.org/10.1109/ICEE.2014.6882010). [Online]. Available: [Go to ISI>://WOS:000410587300010](https://doi.org/10.1109/ICEE.2014.6882010)
- [177] B. Singha and C. S. Solanki, "Effect of Low Temperature Oxidation (LTO) in reducing Boron skin in Boron Spin On Dopant Diffused Emitter," in *International Conference on Condensed Matter and Applied Physics*, vol. 1728, M. S. Shekhawat, S. Bhardwaj, and B. Suthar Eds., (AIP Conference Proceedings, 2016.
- [178] B. Singha and C. S. Solanki, "Impact of Dopant Concentrations on Emitter Formation with Spin on Dopant Source in n-type Crystalline Silicon Solar Cells," in *International Conference on Condensed Matter and Applied Physics*, vol. 1728, M. S. Shekhawat, S. Bhardwaj, and B. Suthar Eds., (AIP Conference Proceedings, 2016.
- [179] B. Singha and C. S. Solanki, "Boric acid solution concentration influencing p-type emitter formation in n-type crystalline Si solar cells," in *International Conference on Advances in Materials and Manufacturing Applications*, vol. 149, C. S. P. Rao and S. Basavarajappa Eds., (IOP Conference Series-Materials Science and Engineering, 2016.
- [180] B. Singha and C. S. Solanki, "Impact of a boron rich layer on minority carrier lifetime degradation in boron spin-on dopant diffused n-type crystalline silicon solar cells," *Semiconductor Science and Technology*, vol. 31, no. 3, Mar 2016, Art no. 035009, doi: 10.1088/0268-1242/31/3/035009.
- [181] B. Singha and C. S. Solanki, "Impact of boron rich layer on performance degradation in boric acid diffused emitters for n-type crystalline Si solar cells," *Materials Research Express*,

- vol. 5, no. 1, Jan 2018, Art no. 015907, doi: 10.1088/2053-1591/aaa2b6.
- [182] B. Singha and C. S. Solanki, "Boron-rich layer properties formed by boron spin on dopant diffusion in n-type silicon," *Materials Science in Semiconductor Processing*, vol. 57, pp. 83-89, 2017/01/01/ 2017, doi: <https://doi.org/10.1016/j.mssp.2016.09.034>.
- [183] B. Singha and C. S. Solanki, "Optimization of Boron Spin on Dopant (BSoD) Diffusion for Emitter Formation in n-type c-Si Solar Cells," *Materials Today-Proceedings*, vol. 5, no. 11, pp. 23466-23471, 2018 2018. [Online]. Available: <Go to ISI>://WOS:000452328100070.
- [184] A. U. Ebong, C. B. Honsberg, and S. R. Wenham, "Fabrication of double sided buried contact (DSBC) silicon solar cell by simultaneous pre-deposition and diffusion of boron and phosphorus," *Solar Energy Materials and Solar Cells*, vol. 44, no. 3, pp. 271-278, 1996/11/30/ 1996, doi: [https://doi.org/10.1016/0927-0248\(96\)00057-8](https://doi.org/10.1016/0927-0248(96)00057-8).
- [185] T. W. Krygowski, A. Rohatgi, and T. Selzer, "A novel processing technology for high-efficiency silicon solar cells," *Journal of the Electrochemical Society*, vol. 146, no. 3, pp. 1141-1146, Mar 1999, doi: 10.1149/1.1391735.
- [186] M. T. Asom, J. L. Benton, R. Sauer, and L. C. Kimerling, "Interstitial defect reactions in silicon," *Applied Physics Letters*, vol. 51, no. 4, pp. 256-258, 1987, doi: 10.1063/1.98465.
- [187] S. Haridoss, F. Bénére, M. Gauneau, and A. Rupert, "Diffusion of gallium in silicon," *Journal of Applied Physics*, vol. 51, no. 11, pp. 5833-5837, 1980, doi: 10.1063/1.327541.
- [188] J. D. Plummer and P. B. Griffin, "Material and process limits in silicon VLSI technology," *Proceedings of the IEEE*, vol. 89, no. 3, pp. 240-258, 2001, doi: 10.1109/5.915373.
- [189] K. C. Fong *et al.*, "Phosphorus diffused LPCVD polysilicon passivated contacts with in-situ low pressure oxidation," *Solar Energy Materials and Solar Cells*, vol. 186, pp. 236-242, 2018/11/01/ 2018, doi: <https://doi.org/10.1016/j.solmat.2018.06.039>.
- [190] R. A. Sinton and A. Cuevas, "Contactless determination of current-voltage characteristics and minority-carrier lifetimes in semiconductors from quasi-steady-state photoconductance data," *Applied Physics Letters*, vol. 69, no. 17, pp. 2510-2512, 1996, doi: 10.1063/1.117723.
- [191] D. E. Kane and R. M. Swanson, "Measurement of the emitter saturation current by a contactless photoconductivity decay method," in *photovoltaic specialists conference*, 1985, pp. 578-583.
- [192] P. Blood, "Capacitance-voltage profiling and the characterisation of III-V semiconductors using electrolyte barriers," *Semiconductor Science and Technology*, vol. 1, no. 1, pp. 7-27, 1986/07/01 1986, doi: 10.1088/0268-1242/1/1/002.
- [193] E. Peiner, A. Schlachetzki, and D. Krüger, "Doping Profile Analysis in Si by Electrochemical Capacitance-Voltage Measurements," *Journal of The Electrochemical Society*, vol. 142, no. 2, pp. 576-580, 1995/02/01 1995, doi: 10.1149/1.2044101.
- [194] PVLighthouse. "EDNA2." [Online]. Available: <https://www2.pvlighthouse.com.au/calculators> (accessed).
- [195] R. H. Cox and H. Strack, "Ohmic contacts for GaAs devices," *Solid-State Electronics*, vol. 10, no. 12, pp. 1213-1218, 1967/12/01/ 1967, doi: [https://doi.org/10.1016/0038-1101\(67\)90063-9](https://doi.org/10.1016/0038-1101(67)90063-9).
- [196] G. K. Reeves and H. B. Harrison, "Obtaining the specific contact resistance from transmission line model measurements," *IEEE Electron Device Letters*, vol. 3, no. 5, pp. 111-113, 1982, doi: 10.1109/EDL.1982.25502.

- [197] D. K. Schroder and D. L. Meier, "Solar cell contact resistance—A review," *IEEE Transactions on Electron Devices*, vol. 31, no. 5, pp. 637-647, 1984, doi: 10.1109/T-ED.1984.21583.
- [198] D. Chen *et al.*, "24.58% total area efficiency of screen-printed, large area industrial silicon solar cells with the tunnel oxide passivated contacts (i-TOPCon) design," *Solar Energy Materials and Solar Cells*, vol. 206, p. 110258, 2020/03/01/ 2020, doi: <https://doi.org/10.1016/j.solmat.2019.110258>.
- [199] X. Yan *et al.*, "Development of ultra-thin doped poly-Si via LPCVD and ex-situ tube diffusion for passivated contact solar cell applications," *Solar Energy Materials and Solar Cells*, vol. 209, p. 110458, 2020/06/01/ 2020, doi: <https://doi.org/10.1016/j.solmat.2020.110458>.
- [200] T. I. Kamins, M. M. Mandurah, and K. C. Saraswat, "Structure and Stability of Low Pressure Chemically Vapor-Deposited Silicon Films," *Journal of The Electrochemical Society*, vol. 125, no. 6, pp. 927-932, 1978/06/01 1978, doi: 10.1149/1.2131593.
- [201] W. Kern and G. L. Schnable, "Low-pressure chemical vapor deposition for very large-scale integration processing—A review," *IEEE Transactions on Electron Devices*, vol. 26, no. 4, pp. 647-657, 1979, doi: 10.1109/T-ED.1979.19473.
- [202] B. G. Bagley, D. E. Aspnes, A. C. Adams, and C. J. Mogab, "Optical properties of low-pressure chemically vapor deposited silicon over the energy range 3.0–6.0 eV," *Applied Physics Letters*, vol. 38, no. 1, pp. 56-58, 1981, doi: 10.1063/1.92131.
- [203] E. Kinsbron, M. Sternheim, and R. Knoell, "Crystallization of amorphous silicon films during low pressure chemical vapor deposition," *Applied Physics Letters*, vol. 42, no. 9, pp. 835-837, 1983, doi: 10.1063/1.94080.
- [204] J. J. Hajjar, R. Reif, and D. Adler, "Structural and electrical properties of polycrystalline silicon films deposited by low pressure chemical vapor deposition with and without plasma enhancement," *Journal of Electronic Materials*, vol. 15, no. 5, pp. 279-285, 1986/09/01 1986, doi: 10.1007/BF02659023.
- [205] W. L. M. Weerts, M. H. J. M. de Croon, and G. B. Marin, "Low pressure chemical vapour deposition of polycrystalline silicon: Validation and assessment of reactor models," *Chemical Engineering Science*, vol. 51, no. 10, pp. 2109-2118, 1996/05/01/ 1996, doi: [https://doi.org/10.1016/0009-2509\(96\)00068-1](https://doi.org/10.1016/0009-2509(96)00068-1).
- [206] A. Cuevas *et al.*, "Carrier population control and surface passivation in solar cells," *Solar Energy Materials and Solar Cells*, vol. 184, pp. 38-47, 2018, doi: 10.1016/j.solmat.2018.04.026.
- [207] S. H. Lee, M. F. Bhopal, D. W. Lee, and S. H. Lee, "Review of advanced hydrogen passivation for high efficient crystalline silicon solar cells," *Materials Science in Semiconductor Processing*, vol. 79, pp. 66-73, Jun 2018, doi: 10.1016/j.mssp.2018.01.019.
- [208] S. Instruments, *Sinton Instruments product note - WCT-120 - Offline wafer lifetime measurement*. 2011.
- [209] G. J. M. Janssen, Y. Wu, K. C. J. J. Tool, I. G. Romijn, and A. Fell, "Extraction of Recombination Properties from Lifetime Data," *Energy Procedia*, vol. 92, pp. 88-95, 2016/08/01/ 2016, doi: <https://doi.org/10.1016/j.egypro.2016.07.034>.
- [210] R. A. Sinton, A. Cuevas, and M. Stuckings, "Quasi-steady-state photoconductance, a new method for solar cell material and device characterization," in *Conference Record of the Twenty Fifth IEEE Photovoltaic Specialists Conference - 1996*, 13-17 May 1996 1996, pp.

- 457-460, doi: 10.1109/PVSC.1996.564042.
- [211] E. Basaran, C. P. Parry, R. A. Kubiak, T. E. Whall, and E. H. C. Parker, "Electrochemical capacitance-voltage depth profiling of heavily boron-doped silicon," *Journal of Crystal Growth*, vol. 157, no. 1, pp. 109-112, 1995/12/02/ 1995, doi: [https://doi.org/10.1016/0022-0248\(95\)00397-5](https://doi.org/10.1016/0022-0248(95)00397-5).
- [212] R. Bock, P. Altermatt, and J. Schmidt, *Accurate extraction of doping profiles from electrochemical capacitance voltage measurements*. 2008.
- [213] H. Wu *et al.*, "Electrochemical capacitance-voltage characterization of plasma-doped ultra-shallow junctions," *Frontiers of Electrical and Electronic Engineering in China*, vol. 3, no. 1, pp. 116-119, 2008/01/01 2008, doi: 10.1007/s11460-008-0016-4.
- [214] B. Sermage *et al.*, "Electrochemical capacitance voltage measurements in highly doped silicon and silicon-germanium alloys," *Journal of Applied Physics*, vol. 119, no. 15, p. 155703, 2016, doi: 10.1063/1.4946890.
- [215] G. K. Reeves, "Specific contact resistance using a circular transmission line model," *Solid-State Electronics*, vol. 23, no. 5, pp. 487-490, 1980/05/01/ 1980, doi: [https://doi.org/10.1016/0038-1101\(80\)90086-6](https://doi.org/10.1016/0038-1101(80)90086-6).
- [216] T. Gao *et al.*, "An industrially viable TOPCon structure with both ultra-thin SiO_x and n⁺-poly-Si processed by PECVD for p-type c-Si solar cells," *Solar Energy Materials and Solar Cells*, vol. 200, p. 109926, 2019/09/15/ 2019, doi: <https://doi.org/10.1016/j.solmat.2019.109926>.
- [217] A. Dastgheib-Shirazi, M. Steyer, G. Micard, H. Wagner, P. Altermatt, and G. Hahn, "Effects of process conditions for the n⁺-emitter formation in crystalline silicon," in *2012 38th IEEE Photovoltaic Specialists Conference*, 3-8 June 2012 2012, pp. 001584-001589, doi: 10.1109/PVSC.2012.6317897.
- [218] K. Murukesan *et al.*, "POCl₃ diffusion process optimization for the formation of emitters in the crystalline silicon solar cells," in *2014 IEEE 40th Photovoltaic Specialist Conference (PVSC)*, 8-13 June 2014 2014, pp. 3011-3013, doi: 10.1109/PVSC.2014.6925567.
- [219] A. Wolf *et al.*, "Status and perspective of emitter formation by POCl₃-diffusion," in *31st European PV Solar Energy Conference and Exhibition*, Hamburg, Germany, 14-18 September 2015.
- [220] X. Yang, J. Kang, W. Liu, X. Zhang, and S. De Wolf, "Solution-Doped Polysilicon Passivating Contacts for Silicon Solar Cells," *ACS Applied Materials & Interfaces*, vol. 13, no. 7, pp. 8455-8460, 2021/02/24 2021, doi: 10.1021/acsami.0c22127.
- [221] M. Rastogi *et al.*, "BORON DOPING USING PROXIMITY RAPID THERMAL-DIFFUSION FROM SPIN-ON-DOPANTS," in *Rapid Thermal and Integrated Processing Iii*, vol. 342, J. J. Wortman, J. C. Gelpey, M. L. Green, S. R. J. Brueck, and F. Roozeboom Eds., (Materials Research Society Symposium Proceedings, 1994, pp. 369-374.
- [222] W. Zagodzonzosik, P. B. Grabiec, and G. Lux, "SILICON DOPING FROM PHOSPHORUS SPIN-ON DOPANT SOURCES IN PROXIMITY RAPID THERMAL-DIFFUSION," *Journal of Applied Physics*, vol. 75, no. 1, pp. 337-344, Jan 1994, doi: 10.1063/1.355855.
- [223] P. B. Grabiec, W. Zagodzonzosik, and G. Lux, "KINETICS OF PHOSPHORUS PROXIMITY RAPID THERMAL-DIFFUSION USING SPIN-ON DOPANT SOURCE FOR SHALLOW JUNCTIONS FABRICATION," *Journal of Applied Physics*, vol. 78, no. 1, pp. 204-211, Jul 1995, doi: 10.1063/1.360653.

- [224] M. Nolan, T. Perova, R. A. Moore, and H. S. Gamble, "Boron diffusion from a spin-on source during rapid thermal processing," *Journal of Non-Crystalline Solids*, vol. 254, pp. 89-93, Sep 1999, doi: 10.1016/s0022-3093(99)00379-8.
- [225] D. Yan, S. P. Phang, Y. Wan, C. Samundsett, D. Macdonald, and A. Cuevas, "High efficiency n-type silicon solar cells with passivating contacts based on PECVD silicon films doped by phosphorus diffusion," *Solar Energy Materials and Solar Cells*, vol. 193, pp. 80-84, 2019/05/01/ 2019, doi: <https://doi.org/10.1016/j.solmat.2019.01.005>.
- [226] D. L. Young *et al.*, "Ion Implanted Passivated Contacts for Interdigitated Back Contacted Solar Cells," in *2015 IEEE 42nd Photovoltaic Specialist Conference*, (IEEE Photovoltaic Specialists Conference, 2015).
- [227] F. Feldmann, R. Müller, C. Reichel, and M. Hermle, "Ion implantation into amorphous Si layers to form carrier-selective contacts for Si solar cells," *physica status solidi (RRL) – Rapid Research Letters*, vol. 08, no. 09, pp. 767-770, 2014, doi: 10.1002/pssr.201409312.
- [228] P. Padhamnath *et al.*, "Metal contact recombination in monoPoly (TM) solar cells with screen-printed & fire-through contacts," *Solar Energy Materials and Solar Cells*, vol. 192, pp. 109-116, Apr 2019, doi: 10.1016/j.solmat.2018.12.026.
- [229] P. Padhamnath *et al.*, "Development of thin polysilicon layers for application in monoPoly™ cells with screen-printed and fired metallization," *Solar Energy Materials and Solar Cells*, vol. 207, p. 110358, 2020, doi: <https://doi.org/10.1016/j.solmat.2019.110358>.
- [230] F. Feldmann, J. Schön, J. Niess, W. Lerch, and M. Hermle, "Studying dopant diffusion from Poly-Si passivating contacts," *Solar Energy Materials and Solar Cells*, vol. 200, p. 109978, 2019/09/15/ 2019, doi: <https://doi.org/10.1016/j.solmat.2019.109978>.
- [231] D. K. Schroder, R. N. Thomas, and J. C. Swartz, "Free Carrier Absorption in Silicon," *IEEE Journal of Solid-State Circuits*, vol. 13, no. 1, pp. 180-187, 1978, doi: 10.1109/JSSC.1978.1051012.
- [232] F. Feldmann, M. Nicolai, R. Müller, C. Reichel, and M. Hermle, "Optical and electrical characterization of poly-Si/SiO_x contacts and their implications on solar cell design," *Energy Procedia*, vol. 124, pp. 31-37, 2017/09/01/ 2017, doi: <https://doi.org/10.1016/j.egypro.2017.09.336>.
- [233] P. Padhamnath *et al.*, "Optoelectrical properties of high-performance low-pressure chemical vapor deposited phosphorus-doped polysilicon layers for passivating contact solar cells," *Thin Solid Films*, vol. 699, p. 137886, 2020/04/01/ 2020, doi: <https://doi.org/10.1016/j.tsf.2020.137886>.
- [234] Y. Schiele, S. Fahr, S. Joos, G. Hahn, and B. Terheiden, *Study on Boron Emitter Formation by BBr₃ Diffusion for n-type Si Solar Cell Applications*. 2013, pp. 1242-1247.
- [235] L. Yang *et al.*, "Boron Diffusion of the Silicon Solar Cell with BBr₃," in *ISES solar world congress 2007*, Beijing, China, 18-21 Sep 2007, vol. Vol. I - Vol. V. Solar energy and human settlement, doi: 10.1007/978-3-540-75997-3_227.
- [236] M. Li *et al.*, "Numerical Simulation of Doping Process by BBr₃ Tube Diffusion for Industrial n-Type Silicon Wafer Solar Cells," *IEEE Journal of Photovoltaics*, vol. 7, no. 3, pp. 755-762, 2017, doi: 10.1109/JPHOTOV.2017.2679342.
- [237] Z. Ding *et al.*, "Boron spin-on doping for poly-Si/SiO_x passivating contacts (submitted)."
- [238] Y. Larionova *et al.*, "On the recombination behavior of p+-type polysilicon on oxide junctions deposited by different methods on textured and planar surfaces," *physica status*

- solidi (a)*, vol. 214, no. 8, p. 1700058, 2017, doi: 10.1002/pssa.201700058.
- [239] J. Krügener *et al.*, "Dopant diffusion from p+ -poly-Si into c-Si during thermal annealing," in *2016 IEEE 43rd Photovoltaic Specialists Conference (PVSC)*, 2016: IEEE, pp. 2451-2454.
- [240] D. L. Young *et al.*, "Ion Implanted Passivated Contacts for Interdigitated Back Contacted Solar Cells," in *IEEE 42nd Photovoltaic Specialist Conference*, 2015, in IEEE Photovoltaic Specialists Conference. [Online]. Available: [Go to ISI>://WOS:000369992902101](https://doi.org/10.1109/PVSC.2015.7447881). [Online]. Available: [Go to ISI>://WOS:000369992902101](https://doi.org/10.1109/PVSC.2015.7447881)
- [241] P. Padhamnath *et al.*, "High-Quality Doped Polycrystalline Silicon Using Low-Pressure Chemical Vapor Deposition (LPCVD)," *Energy Procedia*, vol. 150, pp. 9-14, 2018/09/01/ 2018, doi: <https://doi.org/10.1016/j.egypro.2018.09.014>.
- [242] D. L. Young *et al.*, "Low-cost plasma immersion ion implantation doping for Interdigitated back passivated contact (IBPC) solar cells," *Solar Energy Materials and Solar Cells*, vol. 158, pp. 68-76, 2016/12/01/ 2016, doi: <https://doi.org/10.1016/j.solmat.2016.05.044>.
- [243] M. Lozac'h, S. Nunomura, and K. Matsubara, "Double-sided TOPCon solar cells on textured wafer with ALD SiOx layer," *Solar Energy Materials and Solar Cells*, vol. 207, p. 110357, 2020/04/01/ 2020, doi: <https://doi.org/10.1016/j.solmat.2019.110357>.
- [244] P. E. Schmid, "Optical absorption in heavily doped silicon," *Physical Review B*, vol. 23, no. 10, pp. 5531-5536, 05/15/ 1981, doi: 10.1103/PhysRevB.23.5531.
- [245] S. Reiter *et al.*, "Parasitic absorption in polycrystalline Si-layers for carrier-selective front junctions," in *Proceedings of the 6th International Conference on Crystalline Silicon Photovoltaics*, vol. 92, P. J. Ribeyron *et al.* Eds., (Energy Procedia, 2016, pp. 199-204.