#### University of Arkansas, Fayetteville ScholarWorks@UARK

Mathematical Sciences Spring Lecture Series

**Mathematical Sciences** 

4-6-2021

### Lecture 11: The Road to Exascale and Legacy Software for Dense Linear Algebra

Jack Dongarra University of Tennessee

Follow this and additional works at: https://scholarworks.uark.edu/mascsls

Part of the Algebra Commons, Computer and Systems Architecture Commons, Databases and Information Systems Commons, Data Storage Systems Commons, Digital Communications and Networking Commons, Numerical Analysis and Computation Commons, Numerical Analysis and Scientific Computing Commons, Ordinary Differential Equations and Applied Dynamics Commons, and the Programming Languages and Compilers Commons

#### Citation

Dongarra, J. (2021). Lecture 11: The Road to Exascale and Legacy Software for Dense Linear Algebra. *Mathematical Sciences Spring Lecture Series.* Retrieved from https://scholarworks.uark.edu/mascsls/10

This Video is brought to you for free and open access by the Mathematical Sciences at ScholarWorks@UARK. It has been accepted for inclusion in Mathematical Sciences Spring Lecture Series by an authorized administrator of ScholarWorks@UARK. For more information, please contact ccmiddle@uark.edu.

46th University of Arkansas Spring Lecture Series Virtual Conference Scalable Solvers: Universals and Innovations

# The Road to Exascale and Legacy Software for Dense Linear Algebra

### Jack Dongarra

University of Tennessee Oak Ridge National Laboratory University of Manchester

Copy of slides at http://bit.ly/dongarra-arkansas-042021

4/1/21



Common Operations

$$Ax = b; \quad \min_{x} || Ax - b ||; \quad Ax = \lambda x$$

- A major source of large dense linear systems is problems involving the solution of boundary integral equations.
  - The price one pays for replacing three dimensions with two is that what started as a sparse problem in  $O(n^3)$  variables is replaced by a dense problem in  $O(n^2)$ .
- Dense systems of linear equations are found in numerous other applications, including:
  - Airplane wing design;
  - Radar cross-section studies;
  - Flow around ships and other off-shore constructions;
  - Diffusion of solid bodies in a liquid;
  - Noise reduction; and
- $_{4/1/21}$  Diffusion of light through small particles.  $_2$





### Existing Math Software - Dense LA

DIRECT SOLVERS	License	Support	5	Гуре	I	Languag	ge		Mode		Dense	S	parse D	irect	Spa Itera	arse ative	Sp Eiger	arse nvalue	Last release date
			Real	Complex	F77/ F95	С	C++	Shared	Accel.	Dist		SPD	SI	Gen	SPD	Gen	Sym	Gen	
Chameleon	CeCILL-C	yes	X	X		X		X	С	Μ	X								2018-09-15
DPLASMA	<u>BSD</u>	yes	X	X		X		X	С	М	X								2014-04-14
Eigen	MPL2	yes	X	X			X	X			X	X		X	X	Х			2018-07-23
Elemental	New BSD	yes	X	X			X			М	X	X	X	X					2017-02-06
<u>ELPA</u>	<u>LGPL</u>	yes	X	X	F90	X		X		М	X								2018-06-01
FLENS	<u>BSD</u>	yes	X	X			X	X			X								2014-05-11
LAPACK	<u>BSD</u>	yes	X	X	Х	X		X			X								2017-11-12
LAPACK95	<u>BSD</u>	yes	X	X	Х			X			X								2000-11-30
libflame	<u>New BSD</u>	yes	X	X	Х	X		X			X								2014-03-18
MAGMA	<u>BSD</u>	yes	Х	X	Х	X		X	C/O/X		X				X	X	X		2018-06-25
NAPACK	<u>BSD</u>	yes	X		Х			X			X				X		X		?
PLAPACK	LGPL	yes	X	X	Х	X				М	X								2007-06-12
PLASMA	<u>BSD</u>	yes	X	X	Х	X		X			X								2018-09-04
ScaLAPACK	<u>BSD</u>	yes	Х	X	Х	X				M/P	X								2018-08-20
Trilinos/Pliris	BSD	yes	X	X		X	X			М	X								2015-05-07
ViennaCL	MIT	yes	X				X	X	C/O/X		X				X	х	X	X	2016-01-20

http://www.netlib.org/utk/people/JackDongarra/la-sw.html

# • LINPACK, EISPACK, LAPACK, ScaLAPACK

4/1/21

> PLASMA, MAGMA



- We are interested in developing Dense Linear Algebra Solvers
- Retool LAPACK and ScaLAPACK for multicore and hybrid architectures



### Over the Past 50 Years Evolving SW and Alg Tracking Hardware Developments



Software	e/Algorithms	follow har	dware evolution in time
EISPACK (1970's) (Translation of Algol to F66)		Under Friedrich	Rely on - Fortran, but row oriented
LINPACK (1980's) (Vector operations)			Rely on - Level-1 BLAS operations - Column oriented
LAPACK (1990's) (Blocking, cache friendly)		4. A P A C A 4. A P A C A 4. A P A C A 4. A P A C B 4. A P A C B	Rely on - Level-3 BLAS operations
ScaLAPACK (2000's) (Distributed Memory)			Rely on - PBLAS Mess Passing
PLASMA / MAGMA (2010's) (Many-core friendly & GPUs)			Rely on - DAG/scheduler - block data layout
SLATE (2020's) (DM and Heterogeneous arch)			Rely on C++ - Tasking DAG scheduling - Tiling, but tiles can come from anywhere - Heterogeneous HW, Batched dispatch



### What do we mean by performance?

- What is the unit: floating point operations per second (flop/s)?
  - > flop/s is a rate of execution, some number of floating point operations per second.
    - > Whenever this term is used it will refer to 64 bit floating point operations and the operations will be either addition or multiplication.
  - > Tflop/s refers to trillions (10<sup>12</sup>) of floating point operations per second
  - > Pflop/s refers to  $10^{15}$  floating point operations per second.
  - > Eflop/s is  $10^{18}$  floating point operations per second.
- What is the theoretical peak performance?
  - > The theoretical peak is based not on an actual performance from a benchmark run, but on a paper computation to determine the theoretical peak rate of execution of floating point operations for the machine.
  - The theoretical peak performance is determined by counting the number of floatingpoint additions and multiplications (in 64-bit precision) that can be completed during a period of time, usually the cycle time of the machine.
  - For example, an Intel Skylake core at 2.1 GHz can complete 32 floating point operations per cycle or a theoretical peak performance per core of:
     32 fl.pt. ops / cycle \* 2.1 G-cycles / second = 67.2 Gflop/s
    - > With 24 cores per socket: 24\*67.2 Gflop/s or 1.61 Tflop/s for the socket.



We are

here

# Peak Performance - Per Core

### Floating point operations per cycle per core

- > Intel Xeon earlier models and AMD Opteron have SSE2
  - > 2 flops/cycle/core DP & 4 flops/cycle/core SP
- > Intel Xeon Nehalem (2009) & Westmere (2010) have SSE4
  - > 4 flops/cycle/core DP & 8 flops/cycle/core SP

### > Intel Xeon Sandy Bridge(2011) & Ivy Bridge (2012) have AVX (vector instructions)

- > 8 flops/cycle/core DP & 16 flops/cycle/core SP
- > Intel Xeon Haswell (2013) & Broadwell (2014) AVX2
  - > 16 flops/cycle/core DP & 32 flops/cycle/core SP
  - > Xeon Phi (per core) is at 16 flops/cycle DP & 32 flops/cycle SP
- > Intel Xeon Skylake (server) & <del>KNL AVX 512</del>
  - > 32 flops/cycle/core DP & 64 flops/cycle/core SP
  - > Skylake w/24 cores & <del>Xeon Phi (Knight's Landing) w/68 cores</del>
- Intel Xeon Cascade Lake, Kaby Lake, Coffee Lake, Ice Lake...
  - > 32 flops/cycle/core DP & 64 flops/cycle/core SP
  - > Next Gen Sapphire Rapids. with AMX (matrix instructions)







FLOPs  $FLOPS = cores \times clock \times$ 



# **Commodity Processors ...**

## Over provisioned for floating point operations

### Today it's all about data movement



Each Core: 32 Flops per core / cycle With 2.6 GHz

(32 flops/cycle\*2.6 Gcycles/sec = 83.2 Gflop/s) L1 Cache In Full Random access

Each Core Peak DP 83.2 Gflop/s

Each Socket (8 cores) Peak 665.6 Gflop/s

In 167 cycles single core: 5344 DP Flops, socket: >40K Flops Main memory 167 L3 Cache Full Random access 38 L3 Cache In Page Random access 18 L3 Cache sequential access 14 L2 Cache Full Random access 11 L2 Cache In Page Random access 11 L2 Cache sequential access 11 Need Cache Friendly Algorithms L1 Cache In Page Random access Matrix Multiply and Data Reuse L1 Cache sequential access 0 50 150 200 100

Memory Access Latencies in Clock Cycles 167 cycles to move a word from memory to a register

## Memory transfer

• One level of memory model on my laptop:



The model IS simplified (see next slide) but it provides an upper bound on performance as well. I.e., we will never go faster than what the model predicts. (And, of course, we can go slower ... )

## FMA: fused multiply-add



Note: It is reasonable to expect the one loop codes shown here to perform as well as their Level 1 BLAS counterpart (on multicore with an OpenMP pragma for example).

• Take two double precision vectors x and y of size n=375,000.



- Data size:
  - (375,000 double) \* (8 Bytes / double) = 3 MBytes per vector

(Two vectors fit in cache (6 MBytes). OK.)

- Time to move the vectors from memory to cache:
   ( 6 MBytes ) / ( 25.6 GBytes/sec ) = 0.23 ms
- Time to perform computation of DOT:
   ( 2n flops ) / ( 56 Gflop/sec ) = 0.013 ms



## **Vector Operations**

## total\_time $\geq$ max ( time\_comm , time\_comp ) = max ( 0.23ms , 0.01ms ) = 0.23ms

Performance = (2 x 375,000 flops)/.23ms = 3.2 Gflop/s

## Performance for DOT ≤ 3.2 Gflop/s Peak is 56 Gflop/s

We say that the operation is communication bounded. No reuse of data.

## Level 1, 2 and 3 BLAS



• Double precision matrix A and vectors x and y of size n=860.

GEMV: 
$$y \leftarrow \alpha$$
  
A  $x + y$ 

- Data size:
  - (860<sup>2</sup> + 2\*860 double) \* (8 Bytes / double) ~ 6 MBytes

Matrix and two vectors fit in cache (6 MBytes).

- Time to move the data from memory to cache:
  - ( 6 MBytes ) / ( 25.6 GBytes/sec ) = 0.23 ms
- Time to perform computation of GEMV:

- ( 2n<sup>2</sup> flops ) / ( 56 Gflop/sec ) = 0.026 ms

### Matrix - Vector Operations

## total\_time $\geq$ max ( time\_comm , time\_comp ) = max ( 0.23ms , 0.026ms ) = 0.23ms

Performance =  $(2 \times 860^2 \text{ flops})/.23 \text{ms} = 6.4 \text{ Gflop/s}$ 

### **Performance for GEMV ≤ 6.4 Gflop/s**

Performance for DOT ≤ 3.2 Gflop/s

Peak is 56 Gflop/s



56 GFLOP/sec/core x 2 cores

We say that the operation is communication bounded. Very little reuse of data.

• Take two double precision matrices A and B of size n=500.



• Data size:

- ( 500<sup>2</sup> double ) \* ( 8 Bytes / double ) = 2 MBytes per matrix
( Three matrices fit in cache (6 MBytes). OK.)

- Time to move the matrices in cache:
   (6 MBytes) / (25.6 GBytes/sec) = 0.23 ms
- Time to perform computation in GEMM:
   ( 2n<sup>3</sup> flops ) / ( 56 Gflop/sec ) = 4.5 ms

## **Matrix Matrix Operations**

```
total_time ≥ max ( time_comm , time_comp )
```

= max( 0.23ms , 4.46ms ) = 4.46ms

For this example, communication time is less than 6% of the computation time.

Performance =  $(2 \times 500^{3} \text{ flops})/4.5 \text{ ms} = 55.5 \text{ Gflop/s}$ 

There is a lots of data reuse in a GEMM; 2/3n per data element. Has good temporal locality.

If we assume total\_time ≈ time\_comm +time\_comp, we get Performance for GEMM ≈ 55.5 Gflop/sec

Performance for DOT ≤ 3.2 Gflop/s Performance for GEMV ≤ 6.4 Gflop/s

(Out of 56 Gflop/sec possible, so that would be 99% peak performance efficiency.)



### **Level 1, 2 and 3 BLAS** 1 core Intel Haswell i7-4850HQ, 2.3 GHz (Turbo Boost at 3.5 GHz); Peak = 56 Gflop/s



1 core Intel Haswell i7-4850HQ, 2.3 GHz, Memory: DDR3L-1600MHz 6 MB shared L3 cache, and each core has a private 256 KB L2 and 64 KB L1. The theoretical peak per core double precision is 56 Gflop/s per core. Compiled with gcc and using Veclib

### Level 1, 2 and 3 BLAS

18 cores Intel Xeon Gold 6140 (Skylake), 2.3 GHz, Peak DP = 1325 Gflop/s



### Issues

- Reuse based on matrices that fit into cache.
- What if you have matrices bigger than cache?

### Issues

- Reuse based on matrices that fit into cache.
- What if you have matrices bigger than cache?
- Break matrices into blocks or tiles that will fit.



4/1/21

### LU Factorization in LINPACK (1970's)



- Factor one column at a time
  - i\_amax and \_scal
- Update each column of trailing matrix, one column at a time
  - \_ахру
- Level 1 BLAS
- Bulk synchronous
  - Single main thread
  - Parallel work in BLAS
  - "Fork-and-join" model



22

# The Standard LU Factorization LAPACK 1980's HPC of the Day: Cache Based SMP



- Factor panel of *nb* columns
  - getf2, unblocked BLAS-2 code
- Level 3 BLAS update block-row of U
  - trsm
- Level 3 BLAS update trailing matrix
  - gemm
  - Aimed at machines with cache hierarchy
- Bulk synchronous

23



### Most flops in gemm update

- 2/3 n<sup>3</sup> term
- Easily parallelized using multi-threaded BLAS
- Done in any reasonable software
- Other operations lower order
  - Potentially expensive if not parallelized







Matrix point of view						Processor point of view													
0	2	4	0	2	4	0	2	4	0	0	0		2	2	2	][	4	4	4
1	3	5	1	3	5	1	3	5	0	0	0	lli	2	2	2		4	4	4
0	2	4	0	2	4	0	2	4	0	0	0		2	2	2		4	4	4
1	3	5		3	5	1	3	5	0	0	0		2	2	2		4	4	4
0	2	4	0	2	4	0	2	4	0	0	0	l	2	2	2		4	4	4
1	3	5	1	3	5	1	3	5	1	1	1	1	3	3	3	][	5	5	5
0	2	4	0	2	4	0	2	4	1	1	1		3	3	3		5	5	5
_		F			F		2	E	1	1	1	lli	3	3	3		5	5	5

4/1/21

# ScaLAPACK

Scalable Linear Algebra PACKage

- Distributed memory
- Message Passing
  - Clusters of SMPs
  - Supercomputers
- Dense linear algebra
- Modules
  - PBLAS: Parallel BLAS

# Parallelism in ScaLAPACK

- Similar to LAPACK
- Bulk-synchronous processing
  - separate message passing & compute
- Most flops in gemm update
  - $2/3 n^3 term$

27

- Can use sequential BLAS,
- Or multi-threaded BLAS,



# Today's HPC Environment for Numerical Libraries

- Highly parallel
  - Distributed memory
  - MPI + Open-MP programming model
- Heterogeneous
  - Commodity processors + GPU accelerators
- Simple loop level parallelism too limiting in terms of performance
- Communication between parts very expensive compared to floating point ops
- Comparison of operation counts may not reflect time to solution
- Floating point hardware at 64, 32, and 16 bit levels





Serial Region

Serial Region Parallel Region



	<b>u</b> ii		
Туре	Size	Range	$u = 2^{-t}$
half	16 bits	10 <sup>±5</sup>	$2^{-11}\approx 4.9\times 10^{-4}$
single double	32 bits 64 bits	10 <sup>±38</sup> 10 <sup>±308</sup>	$\begin{array}{l} 2^{-24}\approx 6.0\times 10^{-8} \\ 2^{-53}\approx 1.1\times 10^{-16} \end{array}$
quadruple	128 bits	10 <sup>±4932</sup>	$2^{-113}\approx 9.6\times 10^{-35}$

### Yesterday's HPC

#### ScaLAPACK

- First released Feb 1995, 25 years old
- Lacks dynamic scheduling, look-ahead panels, communication avoiding algorithms, ...
- Can't be adequately retrofitted for accelerators
- Written in archaic language (Fortran 77)

#### SGI Origin 2000 (ASCI Blue Mountain, 1998)

- 6,144 MIPS R10000
- 3 Tflop/s

#### ScaLAPACK Users' Guide

L. S. Blackford - J. Choi - A. Cleary - E. D'Azevedo J. Demmel - I. Dhillon - J. Dongarra - S. Hammarling G. Henry - A. Petitet - K. Stanley - D. Walker - R. C. Whaley

LAPACK	LAPACK	LAPACK
L -A P -A C -K	L -A P -A C -K	L -A P -A C -K
LAPAC-K	LAPA-C-K	LAPA-C-K
L-AP-A-CK	L -A F -A -C K	L -A P -A -C K
LAPACK	L A -P -A C K	LA-P-ACK
L-A-PAC-K	L-A-PAC-K	L-A-PAC-K
LAPACK	LAPACK	LAPACK
L -A P -A C -K	L -A P -A C -K	L -A P -A C -K
L A P A -C -K	L A P A -C -K	LAPA-C-K
L-AP-A-CK	L -A P -A -C K	L -A P -A -C K
LAPACK	L A -P -A C K	L A -P -A C K
L-A-PAC-K	L -A -P A C -K	L-A-PAC-K
LAPACK	LAPACK	LAPACK
L-AP-AC-K	L -A P -A C -K	L-AP-AC-K
LAPAC-K	LAPA-C-K	LAPA-C-K
L -A F -A -C K	L -A P -A -C K	L-AP-A-CK
L A -P -A C K	L A -P -A C K	LA-P-ACK
L-A-PAC-K	L -A -P A C -K	L-A-PAC-K

#### **ASCI Blue Mountain**







### SLATE: Software for Linear Algebra Targeting Exascale

- Distributed, GPU-accelerated, dense linear algebra library
  - Target large HPC machines
  - BLAS: matrix multiply (C = AB), etc.
  - Linear systems (Ax = b)
    - LU, Cholesky, symmetric indefinite
  - Least squares  $(Ax \approx b)$ 
    - QR, LQ
  - Eigenvalue (Ax =  $\lambda x$ )
  - SVD (A = U $\Sigma V^H$ )
- Modern replacement for ScaLAPACK
  - Explicit multi-threading (OpenMP)
  - C++





### Coverage

### Basic linear algebra ( $C = AB_{r} ...$ )

	ScaLAPACK	SLATE
Level 1 PBLAS	$\checkmark$	X (use Level 3)
Level 2 PBLAS	$\checkmark$	X (use Level 3)
Level 3 PBLAS	$\checkmark$	$\checkmark$
Matrix norms	$\checkmark$	$\checkmark$
Test matrix generation	$\checkmark$	√ (new)

#### Linear systems (Ax = b)

	ScaLAPACK	SLATE
LU (partial pivoting)	$\checkmark$	$\checkmark$
LU, band (pp)	$\checkmark$	$\checkmark$
LU (non-pivoting)	X	√ (new)
Cholesky	$\checkmark$	$\checkmark$
Cholesky, band	$\checkmark$	√ (new)
Symmetric Indefinite (Aasen)	X	✓ (CPU only)
Mixed precision	X	$\checkmark$
Inverses (LU, Cholesky)	$\checkmark$	$\checkmark$



Least squares  $(Ax \cong b)$ 

	ScaLAPACK	SLATE
QR	$\checkmark$	$\checkmark$
LQ	$\checkmark$	✓ (new)
Least squares solver	$\checkmark$	$\checkmark$

SVD, eigenvalues ( $A = U\Sigma V^{H}$ ,  $Ax = \lambda x$ )

ScaLAPACK	SLATE
$\checkmark$	✓ values (new)
$\checkmark$	✓ values (new)
$\checkmark$	✓ values (new)
X	√ (new)
X pieces	<b>X</b> (2021–2022)
	ScaLAPACK ✓ ✓ ✓ X X pieces

## All SLATE routines listed are GPU-accelerated, except symmetric indefinite

(new) since Sep 2019 review



### Track dependencies — Directed acyclic graph (DAG)









Fork-join schedule on 4 cores with artificial synchronizations



Reorder without synchronizations



Critical path

### **Dataflow Based Design**

Lookahead Update

Panel

Trailing Matrix

Undate

Lookahead

Trailing Matrix

Undate

- Objectives
  - High utilization of each core
  - Scaling to large number of cores
  - Synchronization reducing algorithms
- Methodology
  - Dynamic DAG scheduling using OpenMP
  - Explicit parallelism
  - Implicit communication
  - Fine granularity / block data layout
- Arbitrary DAG with dynamic scheduling



Cholesky; 45% improvement









48 cores, matrix is 4000 x 4000, tile size is 200 x 200.







Total: 18(3t+6)

35
### Accelerator platforms

- Initial version with NVIDIA CUDA
- Port to AMD and Intel in progress
- Use BLAS++ as abstraction layer
  - cuBLAS backend (done)
  - hip/rocBLAS backend (done)
  - oneAPI backend (in progress)
- Few CUDA kernels are memory bound (batched add tiles, scale tiles, norms of tiles)
  - Port to HIP using hipify (prototype done)
  - Port to DPC++ in progress
  - Alternatively, port to OpenMP offload





# Machine Learning in Computational Science

Many fields are beginning to adopt machine learning to augment modeling and simulation methods

- Climate
- Biology
- Drug Design
- Epidemology
- Materials
- Cosmology
- High-Energy Physics





COMPUTER

#84517548

SOCIAL NE

### **Deep Learning Needs Small Matrix Operations**

Matrix Multiply is the time consuming part.

**Convolution Layers and Fully Connected Layers require matrix multiply** 

There are many GEMM's of small matrices, perfectly parallel, can get b



THIS IS YOUR MACHINE LEARNING SYSTEM?

YUP! YOU POUR THE DATA INTO THIS BIG

### **Standard for Batched Computations**

- Define standard API for batched BLAS and LAPACK in collaboration with Intel/Nvidia/other users
- Fixed size: most of BLAS and LAPACK released
- Variable size: most of BLAS released
- Variable size: LAPACK in the branch
- Native GPU algorithms (Cholesky, LU, QR) in the branch
- Tiled algorithm using batched routines on tile or LAPACK data layout in the branch
- Framework for Deep Neural Network kernels
- CPU, KNL and GPU routines
- FP16 routines in progress





### **Batched Computations**

### Non-batched computation

 loop over the matrices one by one and compute using multithread (note that, since matrices are of small sizes there is not enough work for all the cores). So we expect low performance as well as threads contention might also affect the performance

```
for (i=0; i<batchcount; i++)
dgemm(...)
</pre>
```



### **Batched Computations**

- Batched computation
- Distribute all the matrices over the available resources by assigning a matrix to each group of core/TB to operate on it independently
  - For very small matrices, assign a matrix/core (CPU) or per TB for GPU
  - For medium size a matrix go to a team of cores (CPU) or many TB's (GPU)
  - For large size switch to multithreads classical 1 matrix per round.









Nvidia V100 GPU

50~1000 matrices of size

### IEEE 754 Half Precision (16-bit) Floating Pt Standard

A lot of interest driven by "machine learning"





8 bits for the exponent (same as SP)

7 bits for the mantissa

	AMD Rad		
	Instinct MI6	Instinct MI8	Instinct MI25
Memory Type	16GB GDDR5	4GB HBM	"High Bandwidth Cache and Controller"
Memory Bandwidth	224GB/sec	512GB/sec	?
Single Precision	5.7 TELOPS	8.2 TELOPS	12.5 TFLOPS
(FP32) Half Precision	5.7 TFLOPS	8.2 TFLOPS	25 TFLOPS
(FP16)			
TDP	<150W	<175W	<3000
Cooling	Passive	Passive (SFF)	Passive
GPU	Polaris 10	Fiji	Vega
Manufacturing Process	GloFo 14nm	TSMC 28nm	?

#### **GPU PERFORMANCE COMPARISON**

	P100	V100	Natio
DL Training FP16	10 TFLOPS	120 TFLOPS	12x
DL Inferencing FP16	21 TFLOPS	120 TFLOPS	6x
FP64/FP32	5/10 TFLOPS	7.5/15 TFLOPS	1,5x
HBM2 Bandwidth	720 GB/s	900 GB/s	1.2x
STREAM Triad Perf	557 GB/s	855 GB/s	1.5x
NVLink Bandwidth	160 GB/s	300 GB/s	1.9x
L2 Cache	4 MB	6 MB	1.5x
L1 Caches	1.3 MB	10 MB	7.7x



### Today many precisions to deal with (IEEE Standard)

Туре	Size	Range	$u = 2^{-t}$
half	16 bits	10 <sup>±5</sup>	$2^{-11}\approx 4.9\times 10^{-4}$
single double	32 bits 64 bits	10 <sup>±38</sup> 10 <sup>±308</sup>	$\begin{array}{l} 2^{-24} \approx 6.0 \times 10^{-8} \\ 2^{-53} \approx 1.1 \times 10^{-16} \end{array}$
quadruple	128 bits	10 <sup>±4932</sup>	$2^{-113}\approx9.6\times10^{-35}$

 Note the number range with half precision (16 bit fl.pt.)









- 64 bit floating point (FMA): 7.5 Tflop/s
- 32 bit floating point (FMA): 15 Tflop/s
- 16 bit floating point (FMA): 30 Tflop/s
- 16 bit floating point with Tensor core: 120 Tflop/s

### Mixed Precision Matrix Multiply 4x4 Matrices



### **VOLTA TENSOR OPERATION**



Also supports FP16 accumulator mode for inferencing

Study of the Matrix Matrix multiplication kernel on Nvidia V100



• dgemm achieve about 6.4 Tflop/s

Matrix matrix multiplication GEMM

+β

С

В

С

 $= \alpha | A$ 

#### Study of the Matrix Matrix multiplication kernel on Nvidia V100



- dgemm achieve about 6.4 Tflop/s
- sgemm achieve about 14 Tflop/s



#### Study of the Matrix Matrix multiplication kernel on Nvidia V100



dgemm achieve about 6.4 Tflop/s sgemm achieve about 14 Tflop/s hgemm achieve about 27 Tflop/s

С

#### Study of the Matrix Matrix multiplication kernel on Nvidia V100



dgemm achieve about 6.4 Tflop/s sgemm achieve about 14 Tflop/s hgemm achieve about 27 Tflop/s Tensor cores gemm reach about 85 Tflop/s



#### Study of the Matrix Matrix multiplication kernel on Nvidia V100



dgemm achieve about 6.4 Tflop/s sgemm achieve about 14 Tflop/s hgemm achieve about 27 Tflop/s Tensor cores gemm reach about 85 Tflop/s



#### Study of the rank k update used by the LU factorization algorithm on Nvidia V100



 In LU factorization need matrix multiple but operations is a rank-k update computing the Schur complement



#### Study of the LU factorization algorithm on Nvidia V100



 LU factorization is used to solve a linear system Ax=b

Α

x ⊟ p

**⊟** |b

X

A x = b

LUx = b

Ly = b

Ux = y

then

Idea: use low precision to compute the expensive flops (LU  $O(n^3)$ ) and then iteratively refine the solution in order to achieve the FP64 arithmetic

Iterative refinement for dense systems, $Ax = b$ , can work this way. L U = lu(A) x = U\(L\b) r = b - Ax	lower precision lower precision FP64 precision	<mark>O(n³)</mark> O(n²) O(n²)
WHILE    r    not small enough <ol> <li>find a correction "z" to adjust x that satisfy Az=r solving Az=r could be done by either:</li> <li>z = U\(L\r)</li> <li>GMRes preconditioned by the LU to solve Az=r Iterative Refinement using GMI</li> <li>x = x + z</li> <li>r = b - Ax</li> </ol>	lower precision Res lower precision FP64 precision FP64 precision	O(n²) O(n²) O(n¹) O(n²)
END Higham and Carson showed can solve the inner problem with iterative method and not infect the s	solution.	
<ul> <li>Wilkinson, Moler, Stewart, &amp; Higham provide error bound for SP fl pt results when using DP fl pt.</li> <li>It can be shown that using this approach we can compute the solution to 64-bit floating point precision.</li> </ul>	son & N. Higham, "Accelerating r Systems by Iterative Refinemer sions SIAM J. Sci. Comput., 40(2)	the Solution of nt in Three ), A817–A847.
<ul> <li>Wilkinson, Moler, Stewart, &amp; Higham provide error bound for SP fl pt results when using DP fl pt.</li> <li>It can be shown that using this approach we can compute the solution to 64-bit floating point precision.</li> <li>Need the original matrix to compute residual (r) and matrix cannot be too badly con</li> </ul>	ditioned	), A817-A847.

# **Improving Solution**

- *z* is the correction or  $(x_{i+1} x_i)$
- Computed in lower precision and then added to the approximate solution in higher precision  $x_i + z$



$$x_{i+1} = x_i - \frac{f(x_i)}{f'(x_i)}$$
$$\underbrace{x_{i+1} - x_i}_{f'(x_i)} = -\frac{f(x_i)}{f'(x_i)}$$





















# $\mathcal{L}$ Critical Issues at Exascale for Algorithm and Software Design

### • Synchronization-reducing algorithms

- Break Fork-Join model
- Communication-reducing algorithms
  - Use methods which have lower bound on communication
- Mixed precision methods (half (16bit), single(32 bit), & double precision (64))
  - 2x 10x speed of ops and 2x 4x speed for data movement
- Autotuning Performance Debugging
  - Today's machines are very complicated, build "smarts" into software to adapt to the hardware
- Fault resilient algorithms
  - Implement algorithms that can recover from failures/bit flips
- Reproducibility of results
  - Today we can't guarantee this. We understand the issues, but some of our "colleagues" have a hard time with this.



# The Take Away

- HPC Constantly Changing
  - Scalar
  - Vector
  - Distributed
  - Accelerated
  - Mixed precision
- Data movement critical for performance.
- Algorithm / Software advances follows hardware
  - And there is "plenty of room at the top"
  - "There's life in the old dog yet"





62



## Collaborators / Software / Support

- PLASMA <u>http://icl.cs.utk.edu/plasma/</u>
- MAGMA <u>http://icl.cs.utk.edu/magma/</u>
- SLATE
  - https://icl.utk.edu/slate/
  - https://bitbucket.org/icl/slate/src/default/
- PaRSEC (Parallel Runtime Scheduling & Execution Control)
- http://icl.cs.utk.edu/parsec/



Also see: <u>http://www.netlib.org/utk/people/JackDongarra/papers.htm</u>

Looking for Grad Students and Post-Docs for work in this area.



**NVIDIA**.

Collaborating partners
 University of Tennessee, Knoxville
 University of California, Berkeley
 University of Colorado, Denver

EXASCALE COMPUTING PROJEC

FUITSU

he MathWorks

íntel)

nag



### Synchronization (in LAPACK)





- Added with OpenMP 3.0 (2009)
- Allows parallelization of irregular problems
- OpenMP 4.0 (2013) Tasks can have
  - dependencies
  - DAGs











Flops = 2n<sup>3</sup>/(3 time) meaning twice higher is twice faster

• solving Ax = b using FP64 LU

Matrices generated with positive  $\lambda$  and clustered distribution of its singular values  $\sigma_i = (1, \dots, 1, \frac{1}{cond})$  and where its condition number is equal to  $10^2$ .



Flops =  $2n^3/(3 \text{ time})$ meaning twice higher is twice faster

- solving Ax = b using FP64 LU
- solving Ax = b using FP32 LU and iterative refinement to achieve FP64 accuracy

Matrices generated with positive  $\lambda$  and clustered distribution of its singular values  $\sigma_i = (1, \dots, 1, \frac{1}{cond})$  and where its condition number is equal to  $10^2$ .



Flops =  $2n^3/(3 \text{ time})$ meaning twice higher is twice faster

- solving Ax = b using FP64 LU
- solving Ax = b using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 LU and iterative refinement to achieve FP64 accuracy

Matrices generated with positive  $\lambda$  and clustered distribution of its singular values  $\sigma_i = (1, \dots, 1, \frac{1}{cond})$  and where its condition number is equal to  $10^2$ .
# **Leveraging Half Precision in HPC on V100**



Flops =  $2n^3/(3 \text{ time})$ meaning twice higher is twice faster

- solving Ax = b using FP64 LU
- solving Ax = b using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 Tensor Cores LU and iterative refinement to achieve FP64 accuracy

Matrices generated with positive  $\lambda$  and clustered distribution of its singular values  $\sigma_i = (1, \dots, 1, \frac{1}{cond})$  and where its condition number is equal to  $10^2$ .













Problem generated with an arithmetic distribution of the singular values  $\sigma_i = 1 - (\frac{i-1}{n-1})(1 - \frac{1}{cond})$  and positive eigenvalues.



## Leveraging Half Precision in **Power awareness**



Mixed precision techniques can provide a large gain in energy efficiency

Performance poev arith cond 100

Power consumption of the FP64 algorithm to • solve Ax=b for a matrix of size 34K, it achieve 5.5 Tflop/s and requires about 2021 joules providing about 14 Gflops/Watts.

9

8

7

6

5

4

3

2

1

0

Power consumption of the mixed precision FP32 $\rightarrow$ 64 algorithm to solve Ax=b for a matrix of size 34K, it achieve 10.7 Tflop/s and requires about 1041 joules providing about 30 Gflops/Watts.

Power consumption of the mixed precision FP16 $\rightarrow$ 64 algorithm to solve Ax=b for a matrix of size 34K, it achieve 16.8 Tflop/s and requires about 609 joules providing about 48 Gflops/Watts.

Problem generated with an arithmetic distribution of the singular values  $\sigma_i = 1 - (\frac{i-1}{n-1})(1 - \frac{1}{cond})$  and positive eigenvalues.



### Leveraging Half Precision in HPC Power awareness Mixed precision tec a large gain in e



#### Mixed precision techniques can provide a large gain in energy efficiency

Performance poev arith cond 100

 Power consumption of the FP64 algorithm to solve Ax=b for a matrix of size 34K, it achieve 5.5 Tflop/s and requires about 2021 joules providing about 14 Gflops/Watts. 9

8

7

6

5

4

3

2

1

0

 Power consumption of the mixed precision FP32→64 algorithm to solve Ax=b for a matrix of size 34K, it achieve 10.7 Tflop/s and requires about 1041 joules providing about 30 Gflops/Watts.

- Power consumption of the mixed precision FP16→64 algorithm to solve Ax=b for a matrix of size 34K, it achieve 16.8 Tflop/s and requires about 609 joules providing about 48 Gflops/Watts.
- Power consumption of the mixed precision FP16→64 TC algorithm using Tensor Cores to solve Ax=b for a matrix of size 34K, it achieve 24 Tflop/s and requires about 470 joules providing about 74 Gflops/Watts.

Problem generated with an arithmetic distribution of the singular values  $\sigma_i = 1 - (\frac{i-1}{n-1})(1 - \frac{1}{cond})$  and positive eigenvalues.



## Critical Issues at Peta & Exascale for Algorithm and Software Design

- Synchronization-reducing algorithms
  - Break Fork-Join model
- Communication-reducing algorithms
  - Use methods which have lower bound on communication
- Mixed precision methods
  - 2x speed of ops and 2x speed for data movement
  - Now we have 16 bit floating point as well
- Autotuning
  - Today's machines are too complicated, build "smarts" into software to adapt to the hardware
- Fault resilient algorithms
  - Implement algorithms that can recover from failures/bit flips
- Reproducibility of results
  - Today we can't guarantee this. We understand the issues, but some of our "colleagues" have a hard time with this.



# Collaborators / Software / Support

- SLATE http://icl.cs.utk.edu/slate/
- PLASMA ٠ http://icl.cs.utk.edu/plasma/
- MAGMA ٠ http://icl.cs.utk.edu/magma/
- **PaRSEC**(Parallel Runtime Scheduling ٠ and Execution Control)
- http://icl.cs.utk.edu/parsec/



Collaborating partners University of Tennessee, Knoxville University of California, Berkeley University of Colorado, Denver







### **ICL** is hiring!

**Projects include** 

79

- SLATE distributed dense linear algebra
- CEED tensor algebra, batched operations
- PEEKS Krylov methods
- heFFTe distributed FFT
- PAPI performance measurement and modeling
- ParSEC distributed tasking for exascale www.icl.utk.edu/jobs







