University of Arkansas, Fayetteville

# Lecture 11: The Road to Exascale and Legacy Software for Dense Linear Algebra 

Jack Dongarra<br>University of Tennessee

Follow this and additional works at: https://scholarworks.uark.edu/mascsls
Part of the Algebra Commons, Computer and Systems Architecture Commons, Databases and Information Systems Commons, Data Storage Systems Commons, Digital Communications and Networking Commons, Numerical Analysis and Computation Commons, Numerical Analysis and Scientific Computing Commons, Ordinary Differential Equations and Applied Dynamics Commons, and the Programming Languages and Compilers Commons

## Citation

Dongarra, J. (2021). Lecture 11: The Road to Exascale and Legacy Software for Dense Linear Algebra. Mathematical Sciences Spring Lecture Series. Retrieved from https://scholarworks.uark.edu/mascsls/10

This Video is brought to you for free and open access by the Mathematical Sciences at ScholarWorks@UARK. It has been accepted for inclusion in Mathematical Sciences Spring Lecture Series by an authorized administrator of ScholarWorks@UARK. For more information, please contact ccmiddle@uark.edu.

46th University of Arkansas Spring Lecture Series Virtual Conference
Scalable Solvers:
Universals and Innovations

# The Road to Exascale and Legacy Software for Dense Linear Algebra 

Jack Dongarra<br>University of Tennessee<br>Oak Ridge National Laboratory<br>University of Manchester

Copy of slides at http://bit.ly/dongarra-arkansas-042021

## Dense Linear Algebra

- Common Operations

$$
A x=b ; \quad \min \|A x-b\| ; \quad A x=\lambda x
$$

- A major source of large dense linear systems is problems involving the solution of boundary integral equations.
- The price one pays for replacing three dimensions with two is that what started as a sparse problem in $O\left(n^{3}\right)$ variables is replaced by a dense problem in $O\left(n^{2}\right)$.
- Dense systems of linear equations are found in numerous other applications, including:
- Airplane wing design;
- Radar cross-section studies;
- Flow around ships and other off-shore constructions;
- Diffusion of solid bodies in a liquid;
- Noise reduction; and

4/1/21 • Diffusion of light through small particles. 2


## Existing Math Software - Dense LA

| DIRECT SOLVERS | License | Support | Type |  | Language |  |  | Mode |  |  | Dense | Sparse Direct |  |  | Sparse Iterative |  | Sparse Eigenvalue |  | Last release date |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Real | Complex | $\begin{aligned} & \text { F771 } \\ & \text { F99 } \end{aligned}$ | C | C++ | Shared | Accel. | Dist |  | SPD | SI | Gen | SPD | Gen | Sym | Gen |  |
| Chameleon | CeCILL-C | yes | X | X |  | X |  | X | C | M | X |  |  |  |  |  |  |  | 2018-09-15 |
| DPLASMA | BSD | yes | X | X |  | X |  | X | C | M | X |  |  |  |  |  |  |  | 2014-04-14 |
| Eigen | MPL2 | yes | X | X |  |  | X | X |  |  | X | X |  | X | X | X |  |  | 2018-07-23 |
| Elemental | New BSD | yes | X | X |  |  | X |  |  | M | X | X | X | X |  |  |  |  | 2017-02-06 |
| ELPA | LGPL | yes | X | X | F90 | X |  | x |  | M | X |  |  |  |  |  |  |  | 2018-06-01 |
| FLENS | BSD | yes | X | X |  |  | X | X |  |  | X |  |  |  |  |  |  |  | 2014-05-11 |
| LAPACK | BSD | yes | X | X | X | X |  | X |  |  | X |  |  |  |  |  |  |  | 2017-11-12 |
| LAPACK95 | BSD | yes | X | X | X |  |  | X |  |  | X |  |  |  |  |  |  |  | 2000-11-30 |
| libflame | New BSD | yes | X | X | X | X |  | X |  |  | X |  |  |  |  |  |  |  | 2014-03-18 |
| MAGMA | BSD | yes | X | X | x | X |  | X | C/O/X |  | x |  |  |  | x | X | X |  | 2018-06-25 |
| NAPACK | BSD | yes | X |  | X |  |  | X |  |  | X |  |  |  | X |  | X |  | ? |
| PLAPACK | LGPL | yes | X | X | X | X |  |  |  | M | X |  |  |  |  |  |  |  | 2007-06-12 |
| PLASMA | BSD | yes | X | X | X | X |  | X |  |  | X |  |  |  |  |  |  |  | 2018-09-04 |
| ScaLAPACK | BSD | yes | X | X | X | X |  |  |  | M/P | X |  |  |  |  |  |  |  | 2018-08-20 |
| Trilinos/Pliris | BSD | yes | X | X |  | X | X |  |  | M | X |  |  |  |  |  |  |  | 2015-05-07 |
| ViennaCL | MIT | yes | x |  |  |  | x | x | C/O/X |  | x |  |  |  | x | x | x | X | 2016-01-20 |

http://www.netlib.org/utk/people/JackDongarra/la-sw.html

- LINPACK, EISPACK, LAPACK, ScaLAPACK
> PLASMA, MAGMA


## DLA Solvers

- We are interested in developing Dense Linear Algebra Solvers
- Retool LAPACK and ScaLAPACK for multicore and hybrid architectures


## Over the Past 50 Years Evolving SW and Alg Tracking Hardware Developments

Software/ Algorithms follow hardware evolution in time
EISPACK (1970's)
(Translation of Algol to F66)

| LINPACK (1980's) |
| :--- |
| (Vector operations) |


| LAPACK (1990's) |
| :--- |
| (Blocking, cache friendly) |


| ScaLAPACK (2000's) |
| :--- |
| (Distributed Memory) |


| PLASMA / MAGMA (2010's) |
| :--- | :--- | :--- |
| (Many-core friendly \& GPUs) |

SLATE (2020's)

- What is the unit: floating point operations per second (flop/s)?
$>$ flop/s is a rate of execution, some number of floating point operations per second.
$>$ Whenever this term is used it will refer to 64 bit floating point operations and the operations will be either addition or multiplication.
$>$ Tflop/s refers to trillions $\left(10^{12}\right)$ of floating point operations per second
$>$ Pflop/s refers to $10^{15}$ floating point operations per second.
$>$ Eflop/s is $10^{18}$ floating point operations per second.
- What is the theoretical peak performance?
$>$ The theoretical peak is based not on an actual performance from a benchmark run, but on a paper computation to determine the theoretical peak rate of execution of floating point operations for the machine.
$>$ The theoretical peak performance is determined by counting the number of floatingpoint additions and multiplications (in 64-bit precision) that can be completed during a period of time, usually the cycle time of the machine.
- For example, an Intel Skylake core at 2.1 GHz can complete 32 floating point operations per cycle or a theoretical peak performance per core of:
$32 \mathrm{fl} . \mathrm{pt}$. ops / cycle * 2.1 G-cycles / second $=67.2 \mathrm{Gflop} / \mathrm{s}$
> With 24 cores per socket: 24*67.2 Gflop/s or 1.61 Tflop/s for the socket.


## Peak Performance - Per Core

Floating point operations per cycle per core

$$
\text { FLOPS }=\operatorname{cores} \times \text { clock } \times \frac{\text { FLOPs }}{\text { cycle }}
$$

> Most of the recent computers have FMA (Fused multiple add):
(i.e. $x \leftarrow x+y^{\star} z$ in one cycle)
> Intel Xeon earlier models and AMD Opteron have SSE2
> 2 flops/cycle/core DP \& 4 flops/cycle/core SP
$>$ Intel Xeon Nehalem (2009) \& Westmere (2010) have SSE4
> 4 flops/cycle/core DP \& 8 flops/cycle/core SP
> Intel Xeon Sandy Bridge(2011) \& Ivy Bridge (2012) have AVX (vector instructions)
> 8 flops/cycle/core DP \& 16 flops/cycle/core SP
> Intel Xeon Haswell (2013) \& Broadwell (2014) AVX2
> 16 flops/cycle/core DP \& 32 flops/cycle/core SP
> Xeon Phi (per core) is at 16 flops/cycle DP \& 32 flops/cycle SP
> Intel Xeon Skylake (server) \& KNL AVX 512
> 32 flops/cycle/core DP \& 64 flops/cycle/core SP
We $\quad>$ Skylake w/24 cores \& XeonPhi (Knight's Landing) w/68-cores
are $\Rightarrow>$ Intel Xeon Cascade Lake, Kaby Lake, Coffee Lake, Ice Lake... here > 32 flops/cycle/core DP \& 64 flops/cycle/core SP
$>$ Next Gen Sabphire Rabids. with AMX (matrix instructions)


## Commodity Processors

## Over provisioned for floating point operations Today it's all about data movement



Each Core: 32 Flops per core / cycle With 2.6 GHz
(32 flops/cycle*2.6 Gcycles/sec $=$ 83.2 Gflop/s) L1 Cache In Full Random access $\square 4$
Each Core Peak DP $83.2 \mathrm{Gflop} / \mathrm{s} \quad 11$ Cache 1 I Page Random access $\quad{ }^{4}$ Need Cache Friendly Algorithms Each Socket ( 8 cores) Peak $665.6 \mathrm{Gflop} / \mathrm{s}$ Memory Access Latencies in Clock Cycles
167 cycles to move a word from memory to a register
In 167 cycles single core: 5344 DP Flops, socket: >40K Flops


L2 Cache In Page Random access $\quad 11$
L2 Cache sequential access $\quad 11$ Matrix Multiply and Data Reuse

## Memory transfer

- One level of memory model on my laptop:

( Omitting latency here.)

The model IS simplified (see next slide) but it provides an upper bound on performance as well. I.e., we will never go faster than what the model predicts.
(And, of course, we can go slower ... )

## FMA: fused multiply-add



Note: It is reasonable to expect the one loop codes shown here to perform as well as their Level 1 BLAS counterpart (on multicore with an OpenMP pragma for example).

- Take two double precision vectors $x$ and $y$ of size $n=375,000$.
- Data size:

- ( 375,000 double ) * ( 8 Bytes / double ) = 3 MBytes per vector
( Two vectors fit in cache (6 MBytes). OK.)
- Time to move the vectors from memory to cache: - ( 6 MBytes ) / ( 25.6 GBytes $/ \mathrm{sec}$ ) $=0.23 \mathrm{~ms}$
- Time to perform computation of DOT:

- ( 2 n flops ) / ( $56 \mathrm{Gflop} / \mathrm{sec}$ ) $=0.013 \mathrm{~ms}$


## Vector Operations

$$
\begin{aligned}
\text { total_time } & \geq \max (\text { time_comm }, \text { time_comp }) \\
& =\max (0.23 \mathrm{~ms}, 0.01 \mathrm{~ms})=0.23 \mathrm{~ms}
\end{aligned}
$$

Performance $=(2 \times 375,000$ flops $) / .23 \mathrm{~ms}=3.2 \mathrm{Gflop} / \mathrm{s}$

## Performance for DOT $\leq 3.2$ Gflop/s <br> Peak is 56 Gflop/s

We say that the operation is communication bounded. No reuse of data.

## Level 1, 2 and 3 BLAS

## Level 1 BLAS Matrix-Vector operations

```
2n FLOPs
```



2n memory references
AXPY: 2n READ, n WRITE
DOT: 2n READ

RATIO Fl Pt Ops to Memory Ops: 1:1
Level 2 BLAS Matrix-Vector operations


Level 3 BLAS Matrix-Matrix operations


```
2n}\mp@subsup{}{}{3}\mathrm{ FLOPs
\(3 n^{2}\) memory references \(3 n^{2}\) READ, \(n^{2}\) WRITE
```

RATIO FI Pt Ops to Memory Ops: n:2

- Double precision matrix $A$ and vectors $x$ and $y$ of size $n=860$.
- Data size:

$-\left(860^{2}+2^{*} 860\right.$ double ) * ( 8 Bytes / double ) ~ 6 MBytes Matrix and two vectors fit in cache (6 MBytes).
- Time to move the data from memory to cache:
- ( 6 MBytes )/( 25.6 GBytes $/ \mathrm{sec}$ ) $=0.23 \mathrm{~ms}$
- Time to perform computation of GEMV:
- ( $2 \mathrm{n}^{2}$ flops ) / ( $56 \mathrm{Gflop} / \mathrm{sec}$ ) $=0.026 \mathrm{~ms}$


## Matrix - Vector Operations

$$
\begin{aligned}
\text { total_time } & \geq \max (\text { time_comm }, \text { time_comp }) \\
& =\max (0.23 \mathrm{~ms}, 0.026 \mathrm{~ms})=0.23 \mathrm{~ms}
\end{aligned}
$$

Performance $=\left(2 \times 860^{2}\right.$ flops $) / .23 \mathrm{~ms}=6.4 \mathrm{Gflop} / \mathrm{s}$ Performance for GEMV $\leq 6.4$ Gflop/s

Performance for DOT $\leq 3.2$ Gflop/s

Peak is 56 Gflop/s


We say that the operation is communication bounded. Very little reuse of data.

- Take two double precision matrices $A$ and $B$ of size $n=500$.
- Data size:

- ( $500^{2}$ double ) * ( 8 Bytes / double ) = 2 MBytes per matrix
( Three matrices fit in cache ( 6 MBytes). OK.)
- Time to move the matrices in cache:
- ( 6 MBytes ) / ( 25.6 GBytes $/ \mathrm{sec}$ ) $=0.23 \mathrm{~ms}$
- Time to perform computation in GEMM:
$-\left(2 n^{3}\right.$ flops $) /(56 \mathrm{Gflop} / \mathrm{sec})=4.5 \mathrm{~ms}$


## Matrix Matrix Operations

```
total_time \geq max ( time_comm , time_comp )
    = max( 0.23ms,4.46ms ) = 4.46ms
```

For this example, communication time is less than $6 \%$ of the computation time.
Performance $=\left(2 \times 500^{3}\right.$ flops $) / 4.5 \mathrm{~ms}=55.5 \mathrm{Gflop} / \mathrm{s}$
There is a lots of data reuse in a GEMM; 2/3n per data element. Has good temporal locality.

If we assume total_time $\approx$ time_comm +time_comp, we get
Performance for GEMM $\approx 55.5$ Gflop/sec

Performance for DOT $\leq 3.2$ Gflop/s
Performance for GEMV $\leq$ 6.4 Gflop/s
(Out of $56 \mathrm{Gflop} / \mathrm{sec}$ possible, so that would be $99 \%$ peak performance efficiency.)

## Level 1, 2 and 3 BLAS

1 core Intel Haswell i7-4850HQ, 2.3 GHz (Turbo Boost at 3.5 GHz );
Peak $=56$ Gflop $/ \mathrm{s}$



1 core Intel Haswell i7-4850HQ, 2.3 GHz, Memory: DDR3L-1600MHz
6 MB shared L3 cache, and each core has a private 256 KB L2 and 64 KB L1.
The theoretical peak per core double precision is 56 Gflop/s per core.
Compiled with gce and using Veclib

## Level 1, 2 and 3 BLAS

18 cores Intel Xeon Gold 6140 (Skylake), 2.3 GHz, Peak DP = 1325 Gflop/s


## Issues

- Reuse based on matrices that fit into cache.
- What if you have matrices bigger than cache?


## Issues

- Reuse based on matrices that fit into cache.
- What if you have matrices bigger than cache?
- Break matrices into blocks or tiles that will fit.



## LU Factorization in LINPACK (1970's)



- Factor one column at a time
- i_amax and _scal
- Update each column of trailing matrix, one column at a time
- _axpy
- Level 1 BLAS
- Bulk synchronous
- Single main thread
- Parallel work in BLAS

- "Fork-and-join" model


## The Standard LU Factorization LAPACK

 1980's HPC of the Day: Cache Based SMP

- Factor panel of $n b$ columns
- getf2, unblocked BLAS-2 code
- Level 3 BLAS update block-row of U
- trsm
- Level 3 BLAS update trailing matrix
- gemm
- Aimed at machines with cache hierarchy
- Bulk synchronous


## Parallelism in LAPACK

- Most flops in gemm update
- $2 / 3 \mathrm{n}^{3}$ term
- Easily parallelized using multi-threaded BLAS
- Done in any reasonable software
- Other operations lower order
- Potentially expensive if not parallelized



## Last Generations of DLA Software

| Software/ Algorithms follow hardware evolution in time |
| :--- |
| LINPACK (70's) <br> (Vector operations) <br> Rely on <br> - Level-1 BLAS <br> operations |
| LAPACK (80's) <br> (Blocking, cache <br> friendly) |
| Rely on <br> - Level-3 BLAS <br> operations |
| ScaLAPACK (90's) <br> (Distributed Memory) |


| Matrix point of view |  |  |  |  |  |  |  |  |  | Processor point of view |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 2 | 4 | 0 | 2 | 4 | , | 2 | 4 |  |  | 00 | 2 | 22 | 22 | 4 |  | 4 |  |
| 1 | 3 | 5 | 1 | 3 | 5 | 1 | 3 | 5 |  | 0 | 00 |  | 2 | 2 | 4 |  | 4 | 4 |
| 0 | 2 | 4 | 0 | 2 | 4 | 0 | 2 | 4 |  | 0 | 00 |  | 2 | 2 | 4 |  | 4 | 4 |
| 1 | 3 | 5 | 1 | 3 | 5 | 1 | 3 | 5 |  | 0 | 0 |  | 2 | 2 |  |  | 4 | 4 |
| 0 | 2 | 4 | 0 | 2 | 4 | 0 | 2 |  |  |  | 00 |  | 2 | 2 |  |  | 4 |  |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 3 | 5 | 1 | 3 | 5 | 1 | 3 | 5 |  | 1 | 11 |  | 3 |  | 5 |  | 55 | 5 |
| 0 | 2 | 4 | 0 | 2 | 4 | 0 | 2 | 4 |  | 1 | 11 | 3 | 3 | 仡 | 5 |  | 5 | 5 |
| 1 | 3 | 5 | 1 | 3 | 5 | 1 | 3 | 5 |  | 1 | 11 | 3 | 3 | - | 5 |  | 5 | 5 |
| 0 | 2 | 4 | 0 | 2 | 4 | 0 | 2 | 4 |  | 1 | 11 |  |  |  | 5 |  |  |  |

## ScaLAPACK

## Scalable Linear Algebra PACKage

- Distributed memory
- Message Passing
- Clusters of SMPs
- Supercomputers
- Dense linear algebra
- Modules
- PBLAS: Parallel BLAS
${ }_{26}$ BLACS: Basic Linear Algebra Communication Subprograms


## Parallelism in ScaLAPACK

- Similar to LAPACK
- Bulk-synchronous processing
- separate message passing \& compute
- Most flops in gemm update
- $2 / 3 \mathrm{n}^{3}$ term
- Can use sequential BLAS, p x q = \# cores
= \# MPI processes, num_threads = 1
- Or multi-threaded BLAS,
pxq=\# nodes
= \# MPI processes,
num_threads = \# cores/node


laswp swap rows


## Today's HPC Environment for Numerical Libraries

- Highly parallel
- Distributed memory
- MPI + Open-MP programming model

- Heterogeneous
- Commodity processors + GPU accelerators

- Simple loop level parallelism too limiting in terms of performance
- Communication between parts very
 expensive compared to floating point ops

- Comparison of operation counts may not reflect time to solution

- Floating point hardware at 64,32 , and 16 bit levels

| Type | Size | Range | $u=2^{-t}$ |
| :--- | :--- | :--- | :---: |
| half | 16 bits | $10^{ \pm 5}$ | $2^{-11} \approx 4.9 \times 10^{-4}$ |
| single | 32 bits | $10^{ \pm 38}$ | $2^{-24} \approx 6.0 \times 10^{-8}$ |
| double | 64 bits | $10^{ \pm 308}$ | $2^{-53} \approx 1.1 \times 10^{-16}$ |
| quadruple | 128 bits | $10^{ \pm 4932}$ | $2^{-113} \approx 9.6 \times 10^{-35}$ |

## Yesterday's HPC

## ScaLAPACK

- First released Feb 1995, 25 years old
- Lacks dynamic scheduling, look-ahead panels, communication avoiding algorithms, ...
- Can't be adequately retrofitted for accelerators
- Written in archaic language (Fortran 77)

ASCI Blue Mountain


## SLATE: Software for Linear Algebra Targeting Exascale

- Distributed, GPU-accelerated, dense linear algebra library
- Target large HPC machines
- BLAS: matrix multiply $(C=A B)$, etc.
- Linear systems (Ax=b)
- LU, Cholesky, symmetric indefinite
- Least squares ( $\mathrm{Ax} \approx \mathrm{b}$ )
- QR, LQ
- Eigenvalue ( $\mathrm{Ax}=\lambda \mathrm{x}$ )
- SVD (A = ULVH)

- Modern replacement for ScaLAPACK
- Explicit multi-threading (OpenMP)
- C++


## Coverage

| Basic linear algebra $(\mathrm{C}=\mathrm{AB}, \ldots)$ |  |  |
| :--- | :--- | :--- |
|  | ScaLAPACK | SLATE |
| Level 1 PBLAS | $\checkmark$ | $\times$ (use Level 3) |
| Level 2 PBLAS | $\checkmark$ | $\times$ (use Level 3) |
| Level 3 PBLAS | $\checkmark$ | $\checkmark$ |
| Matrix norms | $\checkmark$ | $\checkmark$ |
| Test matrix generation | $\checkmark$ | $\checkmark$ (new) |

Linear systems $(\mathrm{Ax}=\mathrm{b})$

|  | ScaLAPACK | SLATE |
| :--- | :--- | :--- |
| LU (partial pivoting) | $\checkmark$ | $\checkmark$ |
| LU, band (pp) | $\checkmark$ | $\checkmark$ |
| LU (non-pivoting) | $X$ | $\checkmark$ (new) |
| Cholesky | $\checkmark$ | $\checkmark$ |
| Cholesky, band | $\checkmark$ | $\checkmark$ (new) |
| Symmetric Indefinite (Aasen) | $X$ | $\checkmark$ (CPU only) |
| Mixed precision | $X$ | $\checkmark$ |
| Inverses (LU, Cholesky) | $\checkmark$ | $\checkmark$ |

Least squares $(A x \cong b)$

|  | ScaLAPACK |  |
| :--- | :--- | :--- |
|  | SLATE |  |
| QR | $\checkmark$ | $\checkmark$ |
| LQ | $\checkmark$ | $\checkmark$ (new) |
| Least squares solver | $\checkmark$ | $\checkmark$ |
|  |  |  |
|  |  |  |

SVD, eigenvalues $\left(A=U \Sigma V^{H}, A x=\lambda x\right)$

|  | ScaLAPACK | SLATE |
| :--- | :--- | :--- |
|  | $\checkmark$ | $\checkmark$ values (new) |
| SVD | $\checkmark$ | $\checkmark$ values (new) |
| Symmetric eigenvalues | $\checkmark$ | $\checkmark$ values (new) |
| Generalized symmetric eig. | $\checkmark$ | $\checkmark$ (new) |
| Polar decomposition (QDWH) | $X$ |  |
| Non-symmetric eigenvalues | $X$ pieces | $\times(2021-2022)$ |

All SLATE routines listed are GPU-accelerated, except symmetric indefinite
(new) since Sep 2019 review

## Tile Algorithms: Matrix Decomposition

LAPACK Algorithm (right looking)

$\Delta=$ chol $\Delta$,


SLATE: Tile Algorithm

$\Delta=$ chol( $\Delta$ )
$\begin{array}{lll}1 & =\square, ~ & \text { trsm } \\ 2 & =\square, ~ & \text { trsm } \\ 3 & =\square, ~ & \text { trsm }\end{array}$


## Track dependencies - Directed acyclic graph (DAG)



Fork-join schedule on 4 cores with artificial synchronizations


Reorder without synchronizations


Critical path

## Dataflow Based Design

- Objectives
- High utilization of each core
- Scaling to large number of cores
- Synchronization reducing algorithms
- Methodology
- Dynamic DAG scheduling using OpenMP
- Explicit parallelism
- Implicit communication
- Fine granularity / block data layout
- Arbitrary DAG with dynamic scheduling


Cholesky; 45\% improvement


Merging DAGs


48 cores, matrix is $4000 \times 4000$, tile size is $200 \times 200$.

time $\rightarrow$

time $\rightarrow$


Total: 18(3t+6)

## Accelerator platforms

- Initial version with NVIDIA CUDA
- Port to AMD and Intel in progress

| SLATE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

- Use BLAS++ as abstraction layer
- cuBLAS backend (done)
- hip/rocBLAS backend (done)
- oneAPI backend (in progress)

חVIDIA. CUDA


## OpenMP



## Machine Learning in Computational Science

Many fields are beginning to adopt machine learning to augment modeling and simulation methods

- Climate
- Biology
- Drug Design
- Epidemology
- Materials

- Cosmology
- High-Energy Physics



## Deep Learning Needs Small Matrix Operations

Matrix Multiply is the time consuming part.
Convolution Layers and Fully Connected Layers require matrix multipl
There are many GEMM's of small matrices, perfectly parallel, can get b



Fully Connected
Classification

## Standard for Batched Computations

- Define standard API for batched BLAS and LAPACK in collaboration with Intel/Nvidia/other users
- Fixed size: most of BLAS and LAPACK released
- Variable size: most of BLAS released
- Variable size: LAPACK in the branch
- Native GPU algorithms (Cholesky, LU, QR) in the branch
- Tiled algorithm using batched routines on tile or LAPACK data layout in the branch
- Framework for Deep Neural Network kernels
- CPU, KNL and GPU routines
- FP16 routines in progress



## Batched Computations

- Non-batched computation
- loop over the matrices one by one and compute using multithread (note that, since matrices are of small sizes there is not enough work for all the cores). So we expect low performance as well as threads contention might also affect the performance

```
for (i=0; i<batchcount; i++)
    dgemm(...)
```




## Batched Computations

## - Batched computation

- Distribute all the matrices over the available resources by assigning a matrix to each group of core/TB to operate on it independently
- For very small matrices, assign a matrix/core (CPU) or per TB for GPU
- For medium size a matrix go to a team of cores (CPU) or many TB's (GPU)
- For large size switch to multithreads classical 1 matrix per round.


Nvidia V100 GPU


## A IEEE 754 Half Precision (16-bit) Floating Pt Standard

A lot of interest driven by "machine learning"


## Mixed Precision

- Today many precisions to deal with (IEEE Standard)

| Type | Size | Range | $u=2^{-t}$ |
| :--- | :--- | :--- | :---: |
| half | 16 bits | $10^{ \pm 5}$ | $2^{-11} \approx 4.9 \times 10^{-4}$ |
| single | 32 bits | $10^{ \pm 38}$ | $2^{-24} \approx 6.0 \times 10^{-8}$ |
| double | 64 bits | $10^{ \pm 308}$ | $2^{-53} \approx 1.1 \times 10^{-16}$ |
| quadruple | 128 bits | $10^{ \pm 4932}$ | $2^{-113} \approx 9.6 \times 10^{-35}$ |

- Note the number range with half precision (16 bit fl.pt.)



Nvidia Volta peak rates

- 64 bit floating point (FMA): 7.5 Tflop/s
- 32 bit floating point (FMA): 15 Tflop/s
- 16 bit floating point (FMA): 30 Tflop/s
- 16 bit floating point with Tensor core: 120 Tflop/s

Mixed Precision Matrix Multiply $4 \times 4$ Matrices


## VOLTA TENSOR OPERATION

| FP16 | Sum with |  |  |
| :---: | :---: | :---: | :---: |
| storage/input | Full precision | FP32 | Convert to |
|  | product | accumulator | FP32 result |



Also supports FP16 accumulator mode for inferencing

## Leveraging Half Precision in HPC on V1oo

Study of the Matrix Matrix multiplication kernel on Nvidia V100


- dgemm achieve about 6.4 Tflop/s

Matrix matrix multiplication GEMM


## Leveraging Half Precision in HPC on V1oo

Study of the Matrix Matrix multiplication kernel on Nvidia V100


- dgemm achieve about 6.4 Tflop/s
- sgemm achieve about 14 Tflop/s

Matrix matrix multiplication GEMM


## Leveraging Half Precision in HPC on V1oo

Study of the Matrix Matrix multiplication kernel on Nvidia V100

dgemm achieve about 6.4 Tflop/s
sgemm achieve about 14 Tflop/s hgemm achieve about 27 Tflop/s

Matrix matrix multiplication GEMM


## Leveraging Half Precision in HPC on Vıoo

Study of the Matrix Matrix multiplication kernel on Nvidia V100

dgemm achieve about 6.4 Tflop/s sgemm achieve about 14 Tflop/s hgemm achieve about 27 Tflop/s Tensor cores gemm reach about 85 Tflop/s

Matrix matrix multiplication GEMM


## Leveraging Half Precision in HPC on Vıoo

Study of the Matrix Matrix multiplication kernel on Nvidia V100

dgemm achieve about 6.4 Tflop/s sgemm achieve about $14 \mathrm{Tflop} / \mathrm{s}$ hgemm achieve about 27 Tflop/s Tensor cores gemm reach about 85 Tflop/s

Matrix matrix multiplication GEMM


## Leveraging Half Precision in HPC on V1oo

Study of the rank k update used by the LU factorization algorithm on Nvidia V100


- In LU factorization need matrix multiple but operations is a rank-k update computing the Schur complement



## Leveraging Half Precision in HPC on V1oo

## Study of the LU factorization algorithm on Nvidia V100



- LU factorization is used to solve a linear system $A x=b$



## Leveraging Half Precision in HPC on V1oo

Idea: use low precision to compute the expensive flops $\left(L U O\left(n^{3}\right)\right.$ ) and then iteratively refine the solution in order to achieve the FP64 arithmetic

```
Iterative refinement for dense systems, }Ax=b\mathrm{ , can work this way.
LU=lu(A)
x=U\(L\b)
r=b-Ax
WHILE || r || not small enough
    1. find a correction " }z\mathrm{ " to adjust }x\mathrm{ that satisfy Az=r
        solving Az=r could be done by either:
        > =U\(L\r) Classical Iterative Refinement
        > GMRes preconditioned by the LU to solve Az=r Iterative Refinement using GMRes
    2. }x=x+
    3. r=b-Ax
```

| lower precision | $O\left(n^{3}\right)$ |
| :--- | :--- |
| lower precision | $O\left(n^{2}\right)$ |
| FP64 precision | $O\left(n^{2}\right)$ |

lower precision
lower precision $\quad O\left(n^{2}\right)$
FP64 precision
FP64 precision
Higham and Carson showed can solve the inner problem with iterative method and not infect the solution.

```
- It can be shown that using this approach we can compute the solution to 64 -bit floating point precision.
> Need the original matrix to compute residual \((r)\) and matrix cannot be too badly conditioned

\section*{Improving Solution}
- \(z\) is the correction or \(\left(x_{i+1}-x_{i}\right)\)
- Computed in lower precision and then added to the approximate solution in higher precision \(x_{i}+z\)

\[
x_{i+1}=x_{i}-\frac{f\left(x_{i}\right)}{f^{\prime}\left(x_{i}\right)}
\]
- Can be used in situations like this, i.e.
\[
x_{i+1}-x_{i}=-\frac{f\left(x_{i}\right)}{f^{\prime}\left(x_{i}\right)}
\]

\section*{Leveraging Half Precision in HPC on V1oo Performance Behavior}

Performance of solving \(A x=b\) using FP64 or IR with GMRes to achieve FP64 accuracy


Flops \(=2 n^{3} /(3\) time \()\)
meaning twice higher is twice faster
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP64 LU

Problem generated with an arithmetic distribution of the singular values \(\sigma_{i}=1-\left(\frac{i-1}{n-1}\right)\left(1-\frac{1}{\text { cond }}\right)\) and positive eigenvalues.

\section*{Leveraging Half Precision in HPC on V1oo Performance Behavior}

Performance of solving \(A x=b\)


Flops \(=2 n^{3} /(3\) time \()\) meaning twice higher is twice faster
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP64 LU
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP32 LU and iterative refinement to achieve FP64 accuracy

Problem generated with an arithmetic distribution of the singular values \(\sigma_{i}=1-\left(\frac{i-1}{n-1}\right)\left(1-\frac{1}{\text { cond }}\right)\) and positive eigenvalues.

\section*{Leveraging Half Precision in HPC on V1oo Performance Behavior}

\section*{Performance of solving Ax=b} using FP64 or IR with GMRes to achieve FP64 accuracy


Flops = \(2 n^{3} /(3\) time) meaning twice higher is twice faster
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP64 LU
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 LU and iterative refinement to achieve FP64 accuracy

Problem generated with an arithmetic distribution of the singular values \(\sigma_{i}=1-\left(\frac{i-1}{n-1}\right)\left(1-\frac{1}{\text { cond }}\right)\) and positive eigenvalues.

\section*{Leveraging Half Precision in HPC on Vioo Performance Behavior}

\section*{Performance of solving \(A x=b\)}


\section*{Flops \(=2 n^{3} /(3\) time \()\)}
meaning twice higher is twice faster
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP64 LU
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP16 LU and iterative refinement to achieve FP64 accuracy
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP16 Tensor Cores LU and iterative refinement to achieve FP64 accuracy

Problem generated with an arithmetic distribution of the singular values \(\sigma_{i}=1-\left(\frac{i-1}{n-1}\right)\left(1-\frac{1}{\text { cond }}\right)\) and positive eigenvalues.

\section*{Leveraging Half Precision in HPC on V1oo Performance Behavior}

\section*{Performance of solving Ax=b}


\section*{Flops = \(2 n^{3} /(3\) time)} meaning twice higher is twice faster
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP64 LU
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP16 LU and iterative refinement to achieve FP64 accuracy
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP16 Tensor Cores LU and iterative refinement to achieve FP64 accuracy

Problem generated with an arithmetic distribution of the singular values \(\sigma_{i}=1-\left(\frac{i-1}{n-1}\right)\left(1-\frac{1}{\text { cond }}\right)\) and positive eigenvalues.

\section*{Critical Issues at Exascale for Algorithm and Software Design}
- Synchronization-reducing algorithms
- Break Fork-Join model
- Communication-reducing algorithms
- Use methods which have lower bound on communication
- Mixed precision methods (half (16bit), single( 32 bit ), \& double precision (64))
- \(2 x-10 x\) speed of ops and \(2 x-4 x\) speed for data movement
- Autotuning - Performance Debugging
- Today's machines are very complicated, build "smarts" into software to adapt to the hardware
- Fault resilient algorithms
- Implement algorithms that can recover from failures/bit flips
- Reproducibility of results
" Today we can't guarantee this. We understand the issues, but some of our "colleagues" have a hard time with this.

\section*{The Take Away}
- HPC Constantly Changing
- Scalar
- Vector
- Distributed
- Accelerated
- Mixed precision
- Data movement critical for performance.
- Algorithm / Software advances follows hardware
" And there is "plenty of room at the top"
" "There's life in the old dog yet"

The Top


Leiserson et al., Science 368, 1079 (2020) 5 June 2020
"There's plenty of room at the Top: What will drive computer performance after Moore's law?"


\section*{Collaborators / Software / Support}
- PLASMA http://icl.cs.utk.edu/plasma/
- MAGMA
http://icl.cs.utk.edu/magma/
- SLATE
- https://icl.utk.edu/slate/
- https://bitbucket.org/icl/slate/src/default/
- PaRSEC (Parallel Runtime Scheduling \& Execution Control) http://icl.cs.utk.edu/parsec/


Also see: http://www.netlib.org/utk/people/JackDongarra/papers.htm
- Collaborating partners University of Tennessee, Knoxville University of California, Berkeley University of Colorado, Denver
Looking for Grad Students and Post-Docs for work in this area.

e
ICLUT
\(\qquad\)

\section*{Synchronization (in LAPACK)}


\section*{OpenMP tasking}
- Added with OpenMP 3.0 (2009)
- Allows parallelization of irregular problems
- OpenMP 4.0 (2013) - Tasks can have dependencies
- DAGs


\section*{Tiled Cholesky Decomposition}
\#pragma omp parallel
\#pragma omp master
\{ CHOLESKY ( A ); \}
CHOLESKY ( A ) \{
for \((k=0 ; k<M ; k++)\{\) \#pragma omp task depend(inout: \(\mathrm{A}(\mathrm{k}, \mathrm{k})\) [0:tilesize] \{ \(\operatorname{POTRF}(\mathrm{A}(\mathbf{k}, \mathrm{k})) ;\}\)

for \((m=k+1 ; m<M ; m++)\{\) \#pragma omp task
depend (in:A(k,k)[0:tilesize])
depend (inout: \(\mathrm{A}(\mathrm{m}, \mathrm{k})[0\) : tilesize])

\section*{\(\{\operatorname{TRSM}(\mathrm{A}(\mathrm{k}, \mathrm{k}), \mathrm{A}(\mathrm{m}, \mathrm{k})) ;\}\)}
\(\}\)
for \((\mathrm{m}=\mathrm{k}+1 ; \mathrm{m}<\mathrm{M} ; \mathrm{m}++)\) \{ \#pragma omp task
depend (in:A(m,k)[0:tilesize])
depend (inout:A(m,m)[0:tilesize])
\(\{\operatorname{SYRK}(\mathrm{A}(\mathrm{m}, \mathrm{k}), \mathrm{A}(\mathrm{m}, \mathrm{m})) ;\}\)
for \((\mathrm{n}=\mathrm{k}+1 ; \mathrm{n}<\mathrm{m} ; \mathrm{n}++\) ) \(\{\)
\#pragma omp task depend (in:A(m,k) \([0:\) tilesize \(]\),
\(A(n, k)[0:\) tilesize \(])\) depend (inout: \(A(m, n)[0\) : tilesize])
\(\{\mathrm{G} M \mathrm{MM}(\mathrm{A}(\mathrm{m}, \mathrm{k}), \mathrm{A}(\mathrm{n}, \mathrm{k}), \mathrm{A}(\mathrm{m}, \mathrm{n})) ;\}\)
    \}
    \(\}\)
\}

\section*{Leveraging Half Precision in HPC on V1oo}



Matrix of size 10240 generated with positive \(\lambda\) and clustered singular values, \(\sigma_{i}=\left(1, \cdots, 1, \frac{1}{\text { cond }}\right)\) and where its condition number is equal to \(10^{2}\).

\section*{Leveraging Half Precision in HPC on V1oo}

```

Flops = 2n3/(3 time)
meaning twice higher is twice faster

```
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP64 LU

Matrices generated with positive \(\lambda\) and clustered distribution of its singular values \(\sigma_{i}=\left(1, \cdots, 1, \frac{1}{\text { cond }}\right)\) and where its condition number is equal to \(10^{2}\).

\section*{Leveraging Half Precision in HPC on V1oo}


Flops \(=2 n^{3} /(3\) time \()\)
meaning twice higher is twice faster
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP64 LU
- solving \(A x=b\) using FP32 LU and iterative refinement to achieve FP64 accuracy

Matrices generated with positive \(\lambda\) and clustered distribution of its singular values \(\sigma_{i}=\left(1, \cdots, 1, \frac{1}{\text { cond }}\right)\) and where its condition number is equal to \(10^{2}\).

\section*{Leveraging Half Precision in HPC on V1oo}


\section*{Flops \(=2 n^{3} /(3\) time \()\)}
meaning twice higher is twice faster
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP64 LU
- solving Ax = b using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 LU and iterative refinement to achieve FP64 accuracy

Matrices generated with positive \(\lambda\) and clustered distribution of its singular values \(\sigma_{i}=\left(1, \cdots, 1, \frac{1}{\text { cond }}\right)\) and where its condition number is equal to \(10^{2}\).

\section*{Leveraging Half Precision in HPC on V1oo}


Flops \(=2 n^{3} /(3\) time \()\)
meaning twice higher is twice faster
- solving \(\mathrm{Ax}=\mathrm{b}\) using FP64 LU
- solving Ax = b using FP32 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 LU and iterative refinement to achieve FP64 accuracy
- solving Ax = b using FP16 Tensor Cores LU and iterative refinement to achieve FP64 accuracy

Matrices generated with positive \(\lambda\) and clustered distribution of its singular values \(\sigma_{i}=\left(1, \cdots, 1, \frac{1}{\text { cond }}\right)\) and where its condition number is equal to \(10^{2}\).

\section*{Leveraging Half Precision in HPC Power awareness}

- Power consumption of the FP64 algorithm to solve \(A x=b\) for a matrix of size \(34 K\), it achieve 5.5 Tflop/s and requires about 2021 joules providing about 14 Gflops/Watts.

Power is for GPU + CPU + DRAM

CPU Intel Xeon E5-2650 v3 (Haswell)
\(2 \times 10\) cores @ 2.30 GHz
\(\begin{array}{lll}\text { V100 } & \text { NVIDIA Volta GPU } \\ 80 \text { MP x } 64 \text { @ } 1.38 \text { GHz }\end{array}\)

Problem generated with an arithmetic distribution of the singular values \(\sigma_{i}=1-\left(\frac{i-1}{n-1}\right)\left(1-\frac{1}{c o n d}\right)\) and positive eigenvalues.

\section*{Leveraging Haf Precision 11 HPC Power awareness}

- Power consumption of the FP64 algorithm to solve \(A x=b\) for a matrix of size \(34 K\), it achieve 5.5 Tflop/s and requires about 2021 joules providing about \(14 \mathrm{Gflops} /\) Watts.
- Power consumption of the mixed precision FP \(32 \rightarrow 64\) algorithm to solve \(A x=b\) for a matrix of size 34 K , it achieve 10.7 Tflop/s and requires about 1041 joules providing about 30 Gflops/Watts.

Problem generated with an arithmetic distribution of the singular values \(\sigma_{i}=1-\left(\frac{i-1}{n-1}\right)\left(1-\frac{1}{\text { cond }}\right)\) and positive eigenvalues.

\section*{Leveraging Haf Precision 11 HPC Power awareness \\ Mixed precision techniques can provide a large gain in energy efficiency}

- Power consumption of the FP64 algorithm to solve \(A x=b\) for a matrix of size \(34 K\), it achieve 5.5 Tflop/s and requires about 2021 joules providing about \(14 \mathrm{Gflops} /\) Watts.
- Power consumption of the mixed precision FP \(32 \rightarrow 64\) algorithm to solve \(A x=b\) for a matrix of size 34 K , it achieve \(10.7 \mathrm{Tflop} / \mathrm{s}\) and requires about 1041 joules providing about 30 Gflops/Watts.
- Power consumption of the mixed precision FP16 \(\rightarrow 64\) algorithm to solve Ax=b for a matrix of size 34 K , it achieve \(16.8 \mathrm{Tflop} / \mathrm{s}\) and requires about 609 joules providing about 48 Gflops/Watts.

Problem generated with an arithmetic distribution of the singular values \(\sigma_{i}=1-\left(\frac{i-1}{n-1}\right)\left(1-\frac{1}{\text { cond }}\right)\) and positive eigenvalues.

\section*{Leveraging Haf Precision 11 HPC Power awareness \\ Mixed precision techniques can provide a large gain in energy efficiency}

- Power consumption of the FP64 algorithm to solve \(A x=b\) for a matrix of size \(34 K\), it achieve 5.5 Tflop/s and requires about 2021 joules providing about \(14 \mathrm{Gflops} /\) Watts.
- Power consumption of the mixed precision FP \(32 \rightarrow 64\) algorithm to solve \(A x=b\) for a matrix of size 34 K , it achieve \(10.7 \mathrm{Tflop} / \mathrm{s}\) and requires about 1041 joules providing about 30 Gflops/Watts.
- Power consumption of the mixed precision FP16 \(\rightarrow 64\) algorithm to solve Ax=b for a matrix of size 34 K , it achieve \(16.8 \mathrm{Tflop} / \mathrm{s}\) and requires about 609 joules providing about 48 Gflops/Watts.
- Power consumption of the mixed precision FP16 \(\rightarrow 64\) TC algorithm using Tensor Cores to solve \(A x=b\) for a matrix of size \(34 K\), it achieve 24 Tflop/s and requires about 470 joules providing about 74 Gflops/Watts.

Problem generated with an arithmetic distribution of the singular values \(\sigma_{i}=1-\left(\frac{i-1}{n-1}\right)\left(1-\frac{1}{\text { cond }}\right)\) and positive eigenvalues.

Critical Issues at Peta \& Exascale for Algorithm and Software Design
- Synchronization-reducing algorithms
- Break Fork-Join model
- Communication-reducing algorithms
- Use methods which have lower bound on communication
- Mixed precision methods
- 2x speed of ops and \(2 x\) speed for data movement
- Now we have 16 bit floating point as well
- Autotuning
- Today's machines are too complicated, build "smarts" into software to adapt to the hardware
- Fault resilient algorithms
- Implement algorithms that can recover from failures/bit flips
- Reproducibility of results
- Today we can't guarantee this. We understand the issues, but some of our "colleagues" have a hard time with this.

\section*{Collaborators / Software / Support}
- SLATE
http://icl.cs.utk.edu/slate/
- PLASMA
http://icl.cs.utk.edu/plasma/
- MAGMA
http://icl.cs.utk.edu/magma/
- PaRSEC(Parallel Runtime Scheduling and Execution Control)
http://icl.cs.utk.edu/parsec/

- Collaborating partners University of Tennessee, Knoxville University of California, Berkeley University of Colorado, Denver


\section*{ICL is hiring!}

Projects include
- SLATE - distributed dense linear algebra
- CEED - tensor algebra, batched operations
- PEEKS - Krylov methods
- heFFTe - distributed FFT
- PAPI - performance measurement and modeling
- ParSEC - distributed tasking for exascale www.icl.utk.edu/jobs


?
THE UNIVERSITY OF TENNESSEE KNOXVILLE```

