

Low-Power Read-Out ICs for Smart Electrochemical Sensors

Joan Aymerich Gubern

Tesi doctoral presentada per a l'obtenció del títol de

Doctor per la Universitat Politècnica de Catalunya,

dins el Programa de Doctorat en Enginyeria Electrònica

Novembre 2020

al Jose, a l'Anand i a l'Amparo

Resum

En els últims anys s'ha produït una ràpida expansió dels sensors electroquímics en comparació amb altres tecnologies químiques de sensat gràcies al seu potencial per generar dispositius analítics precisos, selectius, miniaturitzats i econòmics. Aquestes característiques satisfan l'actual creixent demanda de sistemes de sensat d'un sol ús, on la usabilitat, la portabilitat i el preu són els factors més importants, permetent detectar evidència analítica per qualsevol persona, en qualsevol lloc i en qualsevol moment, sense limitacions en termes de calibratge o de temps de vida útil. En particular, un dispositiu electroquímic ha d'incloure una interfície electrònica intel·ligent aparellada per estimular específicament la cèl·lula electroquímica, adquirir senyals, realitzar la conversió de dades i comunicar les mesures a través d'una interfície digital estàndard, tot sota restriccions severes de mida, cost i potencia consumida.

Aquesta tesi descriu el desenvolupament d'una nova plataforma de detecció electroquímica, econòmica, d'un sol ús, d'alt rendiment i fàcil d'utilitzar, que combina la intel·ligència de circuits integrats CMOS amb la flexibilitat de l'electrònica impresa.

Es presenten dues realitzacions de circuits integrats de lectura en tecnologies CMOS de 65-nm i 0.18- μ m amb un consum de l'ordre de μ W, específicament optimitzades per a la polarització potenciostàtica i la lectura amperomètrica de sensors electroquímics. Les interfícies proposades ofereixen implementacions CMOS molt elegants i compactes, ja que reutilitzen les propietats dinàmiques del mateix sensor per implementar moduladors Delta-Sigma ($\Delta \Sigma$ M) mixtes en temps continu. Les topologies inclouen potenciòstats diferencials per ampliar el seu rang. A més, permeten aconseguir un límit baix de detecció mitjançant la implementació d'un nou mecanisme de cancel·lació del soroll de baixa freqüència provinent de la retroalimentació digital-analògic del modulador $\Delta \Sigma$ M electroquímic. El xip inclou una interfície digital estàndard basada en I²C per controlar l'extensa configuració del sistema i també per reduir el nombre de connexions externes de cara al seu muntatge de baix cost sobre substrats flexibles. Es presenten resultats experimentals de les proves tant elèctriques com electroquímiques i es comparen amb altres interfícies de sensors electroquímics d'última generació.

Finalment, es proposa una interfície híbrida rendible, on s'imprimeix directament el sensor electroquímic sobre un substrat PEN flexible que també allotja la interfície CMOS integrada de lectura a nivell de dau de silíci sense encapsular. Els tres elèctrodes del sensor i tota la connectivitat s'aconsegueixen gràcies a la tecnologia d'impressió d'injecció de tinta de baix cost. Així mateix, s'investiguen els adhesius conductors anisotròpics com un enfocament emergent per al contacte mecànic i elèctric entre la matriu del circuit integrat CMOS i les tintes conductores per tal d'obtenir un dispositiu sensorial electroquímic flexible d'un sol ús.

Abstract

Electrochemical sensors are expanding rapidly over other chemical sensoring technologies because of their potential to generate precise, selective, miniaturized and cost-effective analytical devices. These features satisfy the emerging global demand for disposable testing systems at the point-of-need, where usability, portability, and price counts most, enabling to detect critical analytical evidence by anyone, anywhere and at any time, without concerning about recalibration and limited shelf life. In particular a disposable electrochemical device must include a paired smart electronic interface to specifically bias the electrochemical cell, acquire signals, perform data conversion and communicate measurements through a standard digital interface, all under severe restrictions of size and power consumption.

This thesis describes the development of a novel, cost-effective, disposable, highperformance and user-friendly electrochemical sensing platform that combines the smartness of CMOS integrated circuits (ICs) with the flexibility of printed electronics.

Two practical μ W-range readout integrated circuit (ROIC) realizations in 65-nm and 0.18- μ m CMOS technologies are presented and specifically optimized for the potentiostatic biasing and amperometric read-out of electrochemical sensors. The proposed frontend architectures yield very elegant and compact CMOS implementations by reusing the dynamic properties of the sensor itself to implement continuous-time mixed electrochemical delta-sigma modulators ($\Delta\Sigma$ M). The topologies include differential potentiostats to extend its range. Furthermore, low limit of detection (LOD) values can be achieved by implementing a novel cancellation mechanism of the flicker noise coming from the feedback DAC of the electrochemical $\Delta\Sigma$ M. A standard interface based on I²C is included on-chip not only to control the extensive system configuration but also to limit the number of IC pads towards a low-cost flip-chip assembly on flexible substrates. Experimental results from both electrical and electrochemical tests are presented and compared to other state-ofthe-art electrochemical sensor frontends.

A cost-effective hybrid electronics interfacing approach is proposed, where the electrochemical sensor is directly printed on a flexible PEN substrate that also hosts the CMOS ROIC as a bare die without wire bonding. Low-cost inkjet printing technology is employed for the development of a three-electrode sensor and all the required connectivity. Anisotropic conductive adhesives are investigated as an emerging approach for mechanical and electrical contact between the IC die and printed inks in order to obtain a disposable flexible smart electrochemical sensory device.

Acknowledgements

I really want to expand my sincere thanks towards all the personages who have guided me through the endless universe of microelectronics. You all show me how suffering can lead to gratification.

I am also very appreciative to the current members of the ICAS research group for accompanying me with such lovely work atmosphere. Specially to my supervisor Paco Serra for his contagious motivation and best guidance throughout all the research done in this PhD thesis.

All the experimentation with electrochemical sensors has been made possible thanks to the GTQ research group. In particular, Xavier Muñóz and Amparo Ferrer for their constant invaluable support. Special thanks also goes to Roger Escudé from printed electronics, for all the time he spent helping me and printing the flexible designs.

I extend my thanks to the Sci-Hub and Libgen websites for *removing barriers in the way of science* and provide me free access to the multitude of research papers and books I could only have otherwise acquired by spending money and time.



Contents |

1	Intr	oduct	ion	1
	1.1	Motiv	ation	1
	1.2	Electr	ochemical Sensing Principles	3
		1.2.1	Electrode-Electrolyte Interface	5
		1.2.2	Electrochemical Cell	6
		1.2.3	Voltammetry and Amperometry	8
	1.3	State-	of-the-Art CMOS ROIC	10
		1.3.1	Potentiostatic Operation	10
		1.3.2	Electrochemical Current Read-Out	11
		1.3.3	Digitization Circuits	15
	1.4	Flexib	le Hybrid Electronics	19
		1.4.1	Printed Electronics	19
		1.4.2	Flexible Substrates	21
		1.4.3	Flip-Chip Bonding	22
		1.4.4	FHE Applications	24

	1.5	Objec	tives and Scope	26
2	The	e Poter	ntiostatic Amperometric $\Delta \Sigma \mathbf{M}$	29
	2.1	Mixed	Electrical-Electrochemical Noise Shaping	29
		2.1.1	Sensor-in-the-Loop Concept	29
		2.1.2	First versus Second Order Architectures	31
		2.1.3	Stability, Noise and Reference Voltage Ripple Analysis	34
		2.1.4	Proof-of-Concept Discrete Implementation	40
	2.2	Differe	ential Wide Potentiostatic Range	42
	2.3	Flicke	r Noise Cancellation	46
3	CM	OS RO	DICs in 65-nm and 0.18- μm Technologies	49
	3.1	Low-F	Power CMOS Circuits	49
		3.1.1	Rail-to-Rail One-Times Current Transconductor $\ . \ . \ . \ .$	50
		3.1.2	Rail-to-Rail Latched Quantizer	50
		3.1.3	Differential-Current Feedback DAC	52
		3.1.4	All-MOS Subthreshold Current Reference	52
	3.2	A 1.2-	V 65-nm CMOS Electrochemical $\Delta \Sigma M$	55
		3.2.1	Full-Custom Schematic and Physical Design	55
		3.2.2	Simulation Results	59
	3.3	A 1.8-	V 0.18- μ m CMOS Electrochemical Smart Frontend	63
		3.3.1	Mixed-signal Schematic and Physical Design	65
		3.3.2	SoC Simulation Results	73
4	Low	v-Cost	Flexible Hybrid Integration	81
	4.1	Flexib	le All-Inkjet Printed Electronics	81
	4.2	Sensor	-on-Flex Technology	83
		4.2.1	All-Inkjet Printing Process	83

		4.2.2	Electrochemical Cell Characterization
	4.3	Chip-o	on-Flex Assembly
		4.3.1	Test Vehicles
		4.3.2	Custom ACA-Based Flip Chip
5	Exp	erime	ntal Results 93
	5.1	A 1.2-	V 65-nm CMOS $\Delta\Sigma {\rm M}$ Frontend for Electrochemical Sensors . 93
		5.1.1	Low-Cost Screen-Printed Electrochemical Sensor 95
		5.1.2	Electrical Tests
		5.1.3	Electrochemical Tests
	5.2	A 1.8-	V 0.18-µm CMOS Smart System for Electrochemical Sensors . 102
		5.2.1	Electrical Tests
		5.2.2	Electrochemical Tests
	5.3	Dispos	sable Smart Electrochemical Sensor
0	a		110
6	Con	clusio	ns 113
	6.1	Contri	butions \ldots \ldots \ldots \ldots \ldots \ldots \ldots 113
	6.2	Future	e work

List of Figures

1.1	Electrochemical sensor typical applications.	2
1.2	New smart electrochemical sensor concept: disposable device (a) and end-user interface (b). Drawing not to scale	3
1.3	Electric charge and potential distribution in the EDL of the electrode- electrolyte interface for the case of positively-charged solid elec- trode [1].	5
1.4	Three-electrode electrochemical cell (a) and typical potentiostatic amperometric measurament setup (b).	6
1.5	Randles equivalent circuit of the electrochemical cell impedance seen between CE and WE (a), small signal model (b) and Nyquist plot (c).	8
1.6	Amperometry labeling the analyte (a) and voltammetries including chronoamperometry (b), current-time CV (c) and current-potential CV (d).	9
1.7	Single ended fixed-WE (a) and floating-WE (b) potentiostat circuit topologies [2]	11
1.8	A fully-differential fixed-WE potentiostatic with $\mathrm{I/V}$ conversion [3]	11
1.9	Resistive (a) and capacitive (b) TIA for current-to-voltage readout. [4]	12

1.10	Capacitive TIA readout with built-in CDS with (a) [5] and without (b) [6] PGA	13
1.11	Current-mirror based readout circuits with NMOS current buffer (a) [7] and PMOS BDI (b) [8]	14
1.12	I/F ADC for amperometric readout [9]. \ldots	16
1.13	Dual-slope ADC for amperometric readout topology (a) and opera- tion (b) [10]	16
1.14	DT (a) [11] and CT (b) [12] potentiostatic-amperometric $\Delta \Sigma M$ based on the sensor-in-the-loop concept.	17
1.15	Typical building blocks of a flexible hybrid system	20
1.16	Simplified schematics of DOD inkjet (a) and screen (b) printing techniques.	21
1.17	Cross section of a typical flip-chip die with RDL. \ldots	23
1.18	Typical flip-chip process flow: dice alignment (a), reflowing (b) and refilling (c).	23
1.19	Typical ACA-based flip-chip assembly	24
2.1	Fixed-WE potentisotatic-amperometric single-bit first-order CT sensor- in-the-loop $\Delta \Sigma M$ architecture (a) and equivalent signal processing model (b)	30
2.2	Signal block diagrams of DFB (a) and FF (b) single-bit second-order CT $\Delta\Sigma M$ topologies.	32
2.3	DC simulation comparison of the second-order potentiostat behavior for $OSR = 250$ and $\tau_1 = 0.15 \text{ s.}$	33
2.4	Proposed fixed-WE potentisotatic-amperometric single-bit second- order FF CT $\Delta\Sigma$ M architecture (a) and small-signal model (b)	34
2.5	Linear model of the single-bit second-order FF electrochemical CT $\Sigma\Delta M$ of Fig. 2.4.	35
2.6	Root locus of the single-bit second-order FF CT $\Sigma\Delta M$ model of Fig. 2.4 as a function of the quantizer gain K , for several values of f_z/f_s .	36
2.7	Stability region of the root locus of Fig. 2.6 as a function of f_z/f_s for OSR = 125 (a), 250 (b), 500 (c) and 1 k (d) considering $\tau_1 >> \tau_2$.	36

2.8	Simulated SQNR of the $\Delta \Sigma M$ proposed in Fig. 2.6 for $Ts = 1$ ms. First-order leakage effect in outerband (a) and first-order leakage in baseband (b).	38
2.9	Linear noise model of the single-bit second-order FF electrochemical CT $\Delta \Sigma M$ of Fig. 2.4.	39
2.10	Proof of concept of the architecture proposed in Fig. 2.4. Discrete circuit solution (a) and PCB (size: $38.5 \text{ mm} \times 22.5 \text{ mm}$) (b)	41
2.11	Electrical zero-input (a) and electrochemical cyclic voltammetries (b) measurements of the proof of concept of Fig. 2.10 with $R_{\rm FS} = 330 \mathrm{k}\Omega$.	43
2.12	Proposed programmable-WE (a) and differential-DAC (b) potentio- static electrochemical single-bit second-order FF CT $\Delta\Sigma M$ architec- tures.	44
2.13	Small-signal model of the programmable-WE (a) and differential-DAC (b) $\Delta\Sigma$ M architectures of Fig. 2.12	45
2.14	Proposed wide-range potentiostatic second-order electrochemical $\Delta \Sigma M$ with flicker noise cancellation.	46
2.15	Feedback DAC $I_{\rm fsp}$ (red) and $I_{\rm fsn}$ (blue) noise current circulation without (a) and with (b) the proposed $G_{\rm m1}$ -switching flicker cancellation method of Fig. 2.14 for all output data cases of $q_{\rm mod}$	47
2.16	Electrical model simulation output PSD comparison: fixed-WE (a), differential-DAC (b) and G_{m1} -switching (c) for weak inputs. Response to $-65 \text{ dB}_{\text{FS}}$ 200 mHz sinusoidal input. Configuration is $(V_{\text{potn}} - V_{\text{potp}}) = 0 \text{ V}$ and ± 100 -nA full scale.	48
3.1	CMOS rail-to-rail one-times current transconductor [13] (a), rail-to-rail latched quantizer (b) and single-bit feedback DAC (c) for the proposed $\Delta\Sigma M$ architectures of Fig. 2.12(b) and Fig. 2.14	51
3.2	Low-voltage all-MOS circuit topology for the generation of $I_{\rm S}$ -based biasing currents and thermally compensated voltage references	53
3.3	Extended-DR wide-range potentiostat second-order single-bit CT $\Delta\Sigma$ M architecture integrated in TSMC 1.2-V 65-nm CMOS technology.	56

3.4	CMOS schematics of the rail-to-rail one-times current transconductor (a), rail-to-rail latched quantizer (b) and single-bit current feedback DAC (c) for the electrochemical $\Delta\Sigma M$ of Fig. 3.3 in TSMC 1.2-V 65-nm CMOS technology. All devices dimensions are in μm .	57
3.5	Full-custom analog IC design flow and methodology employed for the electrochemical $\Delta \Sigma M$ of Fig 3.3.	59
3.6	Physical layout of the electrochemical $\Delta\Sigma M$ of Fig. 3.3 in TSMC 65-nm 9-metal CMOS technology. Core bounding box is 350 $\mu m \times 200 \ \mu m \ (0.07 \ mm^2)$.	60
3.7	Simulated transient response of modulated (a) and internal (b) signals of the TSMC 1.2-V 65-nm electrochemical $\Delta\Sigma M$ of Fig. 3.3. Configuration is $V_{\rm potn,p}=V_{\rm DD}/2=0.6$ V and $\pm 1.5\text{-}\mu A$ full scale	61
3.8	Simulated potentiostatic range for the TSMC 1.2-V 65-nm electro- chemical $\Delta \Sigma M$ of Fig. 3.3.	62
3.9	Normalized transconductance versus the common-mode input volatge of the rail-to-rail transconductors of Fig. 3.4(a) used in the TSMC 1.2-V 65-nm electrochemical $\Delta \Sigma M$ of Fig. 3.3.	63
3.10	Post-layout simulation comparison of the output PSD with (a) and without (b) electronic transient noise of the electrochemical $\Delta\Sigma M$ of Fig. 3.6. Configuration is $V_{\rm potn,p} = 0.6$ V and ± 100 -nA full scale.	64
3.11	Post-layout simulated output SNDR for three programmable full scale values of the electrochemical $\Delta\Sigma M$ of Fig. 3.6. Response to 200-mHz input and integrated in-band noise from 10 mHz to 1 Hz.	64
3.12	Proposed wide-range electrochemical potentiostatic $\Delta \Sigma M$ with flicker noise cancellation architecture (a) and 7-pin SoC block diagram (b) integrated in XFAB 1.8-V 0.18- μ m CMOS technology	65
3.13	CMOS schematics of the rail-to-rail one-times current transconduc- tor (a), rail-to-rail latched quantizer (b) and single-bit current feed- back DAC (c) for the electrochemical $\Delta\Sigma M$ of Fig. 3.12(a) in XFAB 1.8-V 0.18- μ m CMOS technology. All devices dimensions are in μ m.	66
3.14	I^2C slave serial interface controller architecture (a) and command sequence (b) as included in the electrochemical smart frontend of Fig. 3.12(b)	68
3.15	Semi-custom digital IC design flow and methodology employed for the I^2C slave of Fig 3.14	70

3.16	CMOS 8-bit binary-weighted switched-current DAC for $V_{\text{potp,n}}$ references (a) and bit slice of the I ² C pseudo-random slave address generator (b) as used in the SoC of Fig. 3.12(b). All device dimensions are in μ m	71
3.17	CMOS capless linear voltage regulator topology (a) and schematic (b) employed in the smart electrochemical frontend of Fig. 3.12 (b). All devices dimensions are in μ m.	71
3.18	Physical layout of the core (a) and custom pad ring (b) of the smart- sensor frontend of Fig. 3.12 in XFAB 0.18- μ m 6-metal CMOS tech- nology. Chip size is 1.5 mm × 1.5 mm (2.25 mm ²). Core bonding box is 480 μ m × 370 μ m (0.18 mm ²)	74
3.19	Post-layout simulation of the load transient response of the 1.8-V linear supply regulator of Fig. $3.18(a)$ when the I ² C interface is operating at 400-kHz clock.	75
3.20	Post-layout bode simulation of the loop gain for the 1.8-V linear supply regulator of Fig. 3.18(a) at no-load $(I_{\text{load}} = 0)$ and full-load $(I_{\text{load}} = 2 \text{ mA})$ current conditions.	76
3.21	Post-layout simulation of a CV example at 15-mV/s scanning rate and \pm 200-nA full scale for the smart sensor front of Fig. 3.18	77
3.22	Post-layout simulation output PSD without (a) and with (b) the flicker noise mechanism for weak inputs for the smart sensor frontend of Fig. 3.18. Response to $-6 \text{ dB}_{\text{FS}}$ 200-mHz sinusoidal input (c). Configuration is $V_{\text{potn,p}} = 0.9 \text{ V}$ and ± 100 -nA full scale	78
3.23	Post-layout simulated output SNDR comparison between XFAB G_{m1} switching $\Delta \Sigma M$ of Fig. 3.12 and the TSMC 1.2-V $\Delta \Sigma M$ design of Fig. 3.3. Response to 200-mHz input for minimum ±100 nA and maximum ±1.5 μ A programmable full-scale levels.	79
4.1	Illustrative view of the target disposable smart sensor prototype. Approximate size is $10 \text{ cm} \times 0.4 \text{ cm}$. Not to scale	82
4.2	Inkjet-printed manufacturing process for the three-electrode electro- chemical sensor. Ag (a) and Au (b) depositions, thermal drying and sintering of Au and Ag (c), SU-8 deposition (d) curing (e) and sam- ple example (f). WE diameter is 0.2 mm ² . Drawings not to scale.	
		84

4.3	Experimental CV at 80 mV/s for 0.1M KCl and 2-mM equimolar mixture using commercial desktop instruments. Comparison of Ag-RE 0.2mm ² -WE of Fig. 4.2(f) (a) against standard Ag/AgCl-RE 1mm ² -WE (b).	85
4.4	Experimental EIS data in the form of Nyquist (a) and Bode (b) plots of the electrochemical cell of Fig. 4.2(f) using standard desktop instruments.	86
4.5	Equivalent Randles cell parameters extracted from the EIS data fit- ting of Fig. 4.4	87
4.6	Silicon test dice $(1.5 \text{ mm} \times 1.5 \text{ mm})$ and inkjet printed patterns on flexible substrates for chip-on-flex characterization. Short-circuit (a) and daisy-chain (b) patterns. Drawings not to scale	89
4.7	Process flow for the fabrication of the dummy dice of Fig. 4.6 at the IMB-CNM clean room.	90
4.8	Experimental custom setup for the ACA flip-chip bonding. \hdots	91
4.9	ACA assembled test vehicle of Fig. 4.6 (a), bottom view through transparent PEN substrate showing the Ag inkjet pads and the dummy Silicon IC (b), and zoom-in to reveal ACA particles size (c)	92
5.1	Test chip photo and core floorplan detail of the electrochemical $\Delta \Sigma M$ of Fig. 3.6 in TSMC 1.2-V 65-nm 9-metal CMOS technology. Chip size is 1 mm × 1 mm (1 mm ²) and core bonding box is 480 μ m × 370 μ m (0.18 mm ²).	94
5.2	Laboratory setup for the electrical and electrochemical tests of the 1.2-V 65-nm CMOS $\Delta\Sigma$ M of Fig. 5.1.	95
5.3	Manufacturing steps (a-c) and photo (d) of the screen-printed sensor employed in the experimental setup of Fig. 5.2. The WE area is 0.44 mm^2 .	96
5.4	Comparison between experimental (colored) and simulated (greyed) output PSD of the electrochemical $\Delta\Sigma M$ of Fig. 5.1 under electrical stimulus at half full-scale input for $I_{\rm FS} = \pm 1.5 \ \mu A$ and $V_{\rm potp,n} = 0.6 \ V$.	97
5.5	Experimental output SNDR of the electrochemical $\Delta \Sigma M$ of Fig. 5.1 at 200-mHz input and 1-Hz BW for three programmable full-scale values with $V_{\text{potn},p} = 0.6 \text{ V}.$	98

5.6	Experimental CVs versus Ag pseudo-RE of the electrochemical $\Delta \Sigma M$ of Fig. 5.1 at 50 mV/s and ± 0.7 - μA full scale for 0.1-M KCl buffer (a) and 1-mM equimolar mixture of $[Fe(CN)_6]^{4-/3-}$ ions compared to the commercial PalmSens ³ potentiostat equipment of Fig. 5.2	100
5.7	Comparative experimental amperometry measurement and calibration curves for a spiking sequence of $[Fe(CN)_6]^{4-}$ ion between the ASIC of Fig. 5.1 and the commercial PalmSens ³ potentiostat of Fig. 5.2.	101
5.8	Test chip photo and core floorplan detail of the smart-sensor frontend of Fig. 3.18 in XFAB 1.8-V 0.18- μ m 6-metal CMOS technology. Chip size is 1.5 mm ² × 1.5 mm ² (2.25 mm ²) and core bounding box is 480 μ m × 370 μ m (0.18 mm ²).	102
5.9	Experimental output PSD of the smart sensor frontend of Fig. 5.8 without (a) and with (b) the flicker noise cancellation mechanism for weak electrical stimulus, and response at half full-scale input (c). Configuration is $V_{\text{potn},p} = 0.8$ V and ± 1.5 - μ A full scale. Obtained from a 7-hour acquisition window after 10-times PSD bin averaging.	104
5.10	Experimental output SNDR curves of the smart frontend of Fig. 5.8 with and without the G_{m1} switching technique for the minimum and maximum programmable full-scale values and $V_{potp} = V_{potn} = 0.8$ V. Input stimulus at 200 mHz and integrated in-band noise from 10 mHz to 1 Hz.	105
5.11	Experimental chronoamperometry curves of the smart sensor fron- tend of Fig. 5.8 for different ferri/ferrocyanide concentrations, from 1 μ M to 40 μ M in 0.1 M KCl (a) and linear fitting correlation current-concentration curves between the steady electrochemical cur- rents acquired at 70 s (b) compared to the commercial PalmSens ³ potentiostat equipment of Fig. 5.2	107
5.12	Experimental time-domain (a) and frequency-domain PSD (b) responses of the smart frontend of Fig. 5.8 with and without the flicker noise cancellation mechanism in 0.1 M KCl buffer. Configuration is $V_{\rm potn} = 0.8$ V and $V_{\rm potp} = 0.5$ V, and ± 1.5 - μ A full scale	108
5.13	Observed PDF with and without activating the G_{m1} switching mechanism for the smart sensor frontend of Fig. 5.8 in 0.1 M KCl buffer.	109
5.14	Disposable smart electrochemical sensor prototype (a) and smart- phone dongle for up to 4 channels (b)	111

5.15	Experimental CVs versus Ag pseudo-RE of the electrochemical sen-	
	sor of Fig. 5.14(a) at different scan rates for 2 mM $Fe(CN)_6$] ^{3-/4-} in	
	0.1-mM KCl (a) and linear representation of oxidation peak current	
	versus square root of the scan rate (b)	112

List of Tables

1.1	Estimated unit cost of the disposable electrochemical sensing device of Fig. 1.2(a) for mass production (> 1 million units/year). \ldots .	3
1.2	Performance comparison of state-of-the-art potentiostatic-amperometric CMOS ROICs. *without including off-chip ADC	с 18
1.3	Comparative characteristics of flexible substrates compatible with printed electronics.	22
1.4	Comparison of state-of-the-art sensors based on flexible printed elec- tronics.	25
3.1	Electrical to logic transfer function of the rail-to-rail comparator proposed in Fig. 3.1(b).	52
3.2	Main characteristics of the TSMC 1.2-V 65-nm 1P9M CMOS technology.	56
3.3	Main characteristics of the XFAB 1.8-V 0.18- μ m 1P6M CMOS technology.	67
3.4	I^2C dedicated configuration registers description employed for the control of the smart electrochemical frontend of Fig. 3.12	68
3.5	Main performance characteristics of the capless linear regulator of Fig. 3.18(a)	76

3.6	Post-layout simulation results comparison between the 1.2-V 65-nm CMOS TSMC design of Fig. 3.6 and the 1.8-V 0.18 μ m XFAB design of Fig. 3.18	79
4.1	Main parameters of the nanoparticles inks employed for the devel- opment of the disposable and flexible smart electrochemical sensor of Fig. 4.1	83
5.1	Pad list of the 1.2-V 65-nm CMOS $\Delta\Sigma {\rm M}$ test chip of Fig. 5.1	94
5.2	Design parameters of the 1.2-V 65-nm electrochemical $\Delta \Sigma M$ of Fig. 5.1 for the screen-printed sensors of Fig. 5.3	96
5.3	Pad list of the 1.8-V 0.18- μm CMOS smart system test chip of Fig. 5.8.1	103
5.4	Comparison of CMOS potentiostatic frontends for electrochemical sensors. *the full integrated system (e.g. supply regulator). † power per channel and without accounting 1 mW from the resistive heater. 1	10

List of Acronyms

\mathbf{DT} discrete time
EA error amplifier
ECG electrocardiogram
EDL electrical double layer
EIS electrochemical impedance spectroscopy7
EKV Enz-Krummenacher-Vittoz
ELD excess loop delay
EMI electromagnetic interference10
FF feed-forward
FHE flexible hybrid electronics19
HDL hardware description level
\mathbf{I}/\mathbf{F} current-to-frequency
I/V current-to-voltage12
IC integrated circuit
IMB-CNM Institut de Microelectrònica de Barcelona42
IPT inkjet printing technology
LHP left-half plane
${\bf LOD}\ limit of detection \ldots \ldots 1$
LVDS low-voltage differential signaling110
LVS layout versus schematic
MCU microcontroller
$\textbf{MOSFET} \hspace{0.1 cm} \text{metal-oxide-semiconductor field-effect transistor} \dots \dots \dots 50$
SHE standard hydrogen electrode
NMOS n-channel MOS
NTF noise transfer function
OSR oversampling ratio31
PCB printed circuit board
${\bf PDF}$ probability distribution function
PDMS polydimethylsiloxane
PECVD plasma enhanced chemical vapour deposition
${\bf PEN}$ polyethylene naphthalate
PET polyethylene terephthalate
PGA programmable gain amplifier12
PI Kapton polyimide21
PMOS p-channel MOS14
PMU power management unit

POR power on reset
PSD power spectral density103
PTAT proportional to absolute temperature
PVT process, voltage and temperature
PWM pulse width modulator
RDL redistribution layer
RE reference electrode7
RHP right-half plane
ROIC readout integrated circuit
RMS root-mean-square
RTL register transfer level
S/H sample and hold
SAR successive approximation register
SCL serial clock line
SC switched-capacitor
SDA serial data line
SNDR signal-to-noise-and-distortion ratio17
SNR signal-to-noise ratio
SoC system on chip
SPI serial peripheral interface
SPT screen printing technology
SQNR signal-to-quantization-noise ratio
TIA transimpedance amplifier11
UV ultraviolet
VCCS voltage controlled current source
VCVS voltage controlled voltage source
WE working electrode7
ZIF zero insertion force

xxviii

Introduction | 1

1.1 Motivation

Electrochemical sensors are used in a wide range of key applications such as control of food quality and safety (e.g. freshness, GMO, E. Colim, Cholera toxin) [14–18], environmental monitoring (e.g. NO, NO₂, CO, CO₂, and SO₂) [19, 20], as well as in health care monitoring and diagnosis (e.g. glucose, hepatitis, DNA and proteins) [21–23].

Despite their intrinsic limitations in terms of speed and lifetime, electrochemical sensors have achieved considerable success over other sensing technologies due to their good limit of detection (LOD), the inherent facility to interact with living organisms at microscopic scale [24] and also the possibility of increasing sensor selectivity by the functionalization of their surface to detect a particular chemical compound [25]. Furthermore, electrochemical sensors have been studied on a large scale in the last years with the intention of extending their sensing capabilities into biochemical domains by combining a bio-receiver attached on the surface of the electrochemical sensor [26]. In this sense, Fig. 1.1 illustrates the different fields where these electrochemical sensors are typically applied.

Due to the high demand of the world market and the human interest for having a device to continuously monitor the concentration of chemical species, the new generation of electrochemical sensors will require important improvements on the development of new low-power, cost-effective, high resolution, real time, portable and even flexible smart sensory systems to meet the future needs in diversity of applications. As electrochemical sensors usually suffer from a limited number of readout cycles, new trends come to split such smart sensory systems in two parts:



Figure 1.1 Electrochemical sensor typical applications.

one device realized by cost-effective materials and fabrication manners for disposable use and another composed of relatively expensive components for repeatable applications [27]. Fig. 1.2 depicts this system concept from the electrochemical transduction up to the data capture and visualization on smartphones. By combining the smartness of advanced complementary metal-oxide-semiconductor (CMOS) integrated circuits (ICs) technology and the low cost of printed electronics, a very powerful, versatile and cost-effective solution for disposable sensor devices can be achieved. In this sense, the disposable device features, in a single flexible substrate a printed electrochemical sensor with inexpensive compositions of conductive inks, whereas a very compact high-performance readout integrated circuit (ROIC) is directly attached as a bare die without any costly wire bonding. The development of this ROIC introduces new design challenges, since it must integrate in a compact Silicon area advanced functions like sensor bias cotrol, signal conditioning, data conversion and digital configurability, all under strict power budgets. The total cost of the disposable electrochemical device is expected to not overcome the estimated budget of Table 1.1. At the other end, the nondisposable rigid dongle, constituted of few discrete electronic components, is employed as controller for programming, memory and communications. Finally, the reuse of the smartphone offers portable and autonomous graphical interface and opens the possibility to benefit from cloud-based services for ubiquitous data flow.



Figure 1.2 New smart electrochemical sensor concept: disposable device (a) and end-user interface (b). Drawing not to scale.

Material	Cost [€]
Flexible substrate	0.10
Printed electrochemical sensor	0.30
Printed contacts and interconnections	0.10
CMOS ROIC	0.20
Flip-chip assembly	0.05
Total	0.75

Table 1.1Estimated unit cost of the disposable electrochemical sensing device of Fig. 1.2(a) for mass production (> 1 million units/year).

1.2 Electrochemical Sensing Principles

Electrochemical methods are analytical techniques that involve a series of highly practical measurements [28]. A key feature of these techniques consists of an electrode that provides an interface where charge transfer processes take places. Such charge transfer process leads to potentials and/or currents that can be electron-

ically measured and the resulting data may be related to the concentration of a target analyte. Generally, these methods can be classified into two main groups: measurements that do not comprise current flow, referred as potentiometric, and measurements that comprise current at an electrode through potential control, referred as amperometric or voltammetric. Amperometric and voltammetric methods are the main focus of this thesis, and typically consist of three functional components:

- 1. Analyte, the substance that is of interest, whose chemical constituents are being identified and measured, such as acid ascorbic, ferricyanide, ferrocene, bacteria, etc.
- 2. Transducer or electrode, in contact with an electrolyte solution, which converts the electrochemical response to a measurable electrical signal proportional to the concentration quantity of analytes.
- 3. Instrumentation, generally comprised of electronic circuitry, that senses, amplifies, quantifies and records the signals from the transducer.

When an electrode is immersed in a solution, a charge separation occurs across the interface and electrical double layer (EDL) is established, in much the same way as charge gathers on the two plates of a parallel plate capacitor. Fig. 1.3 shows the electric charge and potential distribution in the EDL on the electrode surface. The charge developed at the electrode surface is balanced by the solution across a small volume consisting of both adsorbed ions and ions in solution. Overall, this volume extends over a distance d of a few nanometers, where (most of) the electrode potential is developed and electron transfer between the electrode and species in solution takes place [28, 29]. The outter region, known as the diffuse layer extends up to the bulk of the solution and is composed of solvated anions and cations. These alternating layers of charges have the ability to store electrical energy, and are named as the capacitive double layer $(C_{\rm dl})$. Indeed, $C_{\rm dl}$ is very thin and functions similarly to a capacitor with a capacitance of approximately 10 to $100 \ \mu \text{Fcm}^{-2}$ of electrode surface. However, the effects on the electrode surface, like inhomogeneity and roughness, may influence the behaviour of $C_{\rm dl}$. In this sense, $C_{\rm dl}$ may behave like a constant phase element (CPE) [28], resulting in a phase angle close but different from 90° . Additionally, it may has a non-linear behaviour in that the capacitance of the layer may vary with the external potential applied to the system.



Figure 1.3 Electric charge and potential distribution in the EDL of the electrode-electrolyte interface for the case of positively-charged solid electrode [1].

1.2.1 Electrode-Electrolyte Interface

The principle of electrochemical sensing is the study of the interface between the metal electrode and the electrolytic solution. The interaction of the electrode-electrolyte interface can be classified according to:

- 1. Faradaic process, consisting in electron transfer across the electrode-electrolyte interface as a result of a reduction (gain of electrons) or oxidation (loss of electrons), generally known as redox reaction. Since such reactions are governed by Faraday's law, the amount of chemical reaction (mass) caused by the flow of current is proportional to the total charge passed through the electrode-electrolyte interface [28].
- 2. Non-faradic process, which gives rise to a current that is not attributed to any redox process occurring at the electrode surface.

The charge transfer of a Faradaic process is controlled by a potential applied to the interface. The consequent current corresponds to the oxidation or reduction of the target analyte at the measurement potential. Equation (1.2) describes the simplest form of a redox reaction:

$$Ox + ne^- \rightleftharpoons Red,$$
 (1.1)

where Ox and Red are the oxidized and reduced forms of the electrochemical species, respectively, and n is the number of electrons involved in the redox re-



Figure 1.4 Three-electrode electrochemical cell (a) and typical potentiostatic amperometric measurament setup (b).

action. The required potential value for the redox activation mostly depends on the chemical species present in the solution. This quantitative relationship is expressed in the Nernst equation as follows:

$$E = E^{0'} + \frac{RT}{nF} ln \frac{C_{\rm O}}{C_{\rm R}},\tag{1.2}$$

where $C_{\rm O}$ and $C_{\rm R}$ are the analyte concentrations in the solution bulk, R is the gas constant, T is the temperature, F is the Faraday constant and $E^{O'}$ is the formal potential, which is the potential measured for a couple at equilibrium in a system where the concentration ratio of Red/Ox is unity and with specific solution conditions. Although generally the Faradaic processes are the main interest of an electrochemical investigation, the effect of non-Faradaic processes must be taken into account as well. Actually, the non-Faradaic process, also called double-layer currents, does not involve any chemical reactions (charge transfer). It is basically the current due to the accumulation (or removal) of electrical charges on the electrode and in the electrolyte solution near the electrode. In other words, there is always some capacitive current flowing when the potential of an electrode is changing, and the capacitive current is generally zero when the potential remains constant. These non-Faradaic currents are also commonly referred to as the background currents.

1.2.2 Electrochemical Cell

The family of voltammetric/amperometric sensors (from now on referred to as amperometrics sensors) is very appealing due to the simple structure of their electrochemical cell [30], acting as a transducer. The three-electrode configuration in Fig. 1.4(a) is the most common form of an amperometric transducer. In contrast to the two-electrode configuration, the three-electrode system eliminates sources of distortion in the measurements and reference potential shifts while passing current through the resistive electrolyte [28]. The working electrode (WE) is the surface where the electrochemical reaction of interest takes place. The conditions at this electrode are accurately controlled in order to favor detection of the analyte of interest. The second electrode, the reference electrode (RE), is designed to develop a well defined potential at the WE. In general, Ag/AgCl RE materials are used in microsystems and there is an extensive literature describing the manufacture and characterization of miniature Ag/AgCl electrodes [31–33]. This typical RE has a standard potential value of 0.197 V vs. standard hydrogen electrode (SHE) RE. For some systems, a pseudo-RE can be employed as a simple metal wire (e.g., Ag or Pt). However, since their reference potential may vary with the composition of the solution, is necessary to know the experimental conditions. Thus, the potential can be calculated and the electrode can be used as a reference. The third electrode, the auxiliar or counter electrode (CE), is in charge of supplying the current required for the electrochemical reaction at WE. Since CE is typically larger than the WE, the process occurring at WE should not limit I_{sens} . CE is usually made from an inert material like Pt or Au. A schematic representation of such a simple experimental setup is presented in Fig. 1.4(b). For the purpose of an accurate control of the potential solution $V_{\rm rw}$, the current through the RE electrode should ideally be zero, avoiding any undesirable electrode polarization effect. Then, under these specific potentiostatic condition, the redox current I_{sens} can be readout as the measurement of the current flowing through CE and WE.

Taking into account the three-electrode structure, and the potentiostatic amperometric readout method, the electrochemical cell model in terms of electronic behaviour can be incorporated. Electrochemical impedance spectroscopy (EIS) is a very powerful tool to measure the impedance of a system in dependence on the AC potentials frequency [34]. It allows to simplify the electrochemical processes by transforming them into the combination of electrical elements. This technique is performed by applying a small sinusoidal voltage signal to the WE interface. The Randles equivalent circuit depicted in Fig. 1.5(a) is one of the simplest possible models describing processes at the electrochemical interface [28]. In this model, the electrode-electrolyte interface is constituted by the interfacial double-layer capacitance C_{dl} , in parallel with a second branch that accounts for the Faradaic process. The Faradaic process consists of two components: a resistor $R_{\rm ct}$, which represents the charge transfer process, and a Warburg element $Z_{\rm w}$ due to diffusion of the chemical reactants in solution. The Warburg impedance does not significantly contribute to the overall impedance, since its effects are evident only at very low frequencies usually far from the bandwidth of interest. Next, in series with this parallel branch, there exists the solution resistance $R_{\rm s}$, usually some orders of magnitude lower than $R_{\rm ct}$ counterpart, that represents the non-null resistivity of the electrolyte. A similar circuit can be drawn for the CE. Under potentiostatic operation, that is fixed potential between RE and WE and no current flowing



Figure 1.5 Randles equivalent circuit of the electrochemical cell impedance seen between CE and WE (a), small signal model (b) and Nyquist plot (c).

into RE, the contribution of the auxiliary and reference electrode are typically neglected and the equivalent circuit can be approximated by the first-order linear model of Fig. 1.5(b), where I_{sens} stands for the current change caused by the sensor impedance variation due to the chemical transduction.

The equivalent circuit components are commonly obtained by analyzing the imaginiary versus the real parts of the cell impedance in the Nyquist plot, shown in Fig. 1.5(c). This diagram is comprised by a series of points, each of which represents the magnitude and direction of the impedance vector of a specific frequency. Since the resistors consist only of a real part, they appear in the real axis intersections. The semicircle nature of the Nyquist plot comes from the parallel of the charge transfer resistance $R_{\rm ct}$ with $C_{\rm dl}$, where the resulting diameter represents $R_{\rm ct}$. The Warburg impedance appears as a diagonal line with a 45-degree slope.

1.2.3 Voltammetry and Amperometry

Distinct sensing modalities are determined depending on the input voltage applied to the potentiostat of Fig. 1.4(b). The controlled $V_{\rm rw}$ potential can be a constant, triangular or pulse waveform. Techniques using constant voltages are generally called amperometry, while those with voltage that vary over time are called voltammetry [28, 29, 35]. A key aspect of these techniques is that the initial potential must be such that non-overall Faradaic current is observed. In other words, the initial potential should be close to the open circuit potential. This facilitates that the current measured during the experiment is due to the main process of interest alone.


Fig. 1.6(a) shows a typical amperometric measurement response to successive addition of a target analyte. Here, the sensor current is measured as a function of time for a constant stimulus voltage $V_{\rm rw}$. Fig. 1.6(b), (c) and (d) represent the potential functions and current responses corresponding to voltammetric techniques. In a simple potential step experiment, also called chronoamperometry, the transient current at the WE is monitored while $V_{\rm rw}$ is stepped to the measurement potential, as sketched in Fig. 1.6(b). During the first part of the experiment, the current corresponds to the charging or discharging of the electrical double layer. Depending on the electrode size, material and structure, this charging current may last for up to several milliseconds, during which the underlying Faradaic current is much weaker and hard to detect. Once the double layer is discharged, the remaining current corresponds to Faradaic processes and can be measured more safely. Another well-established voltammetric method is called cyclic voltammetry (CV). In this method, the stimulus varies in the form of a triangle waveform instead of a step while the current response I_{sens} is recorded, as indicated in Fig. 1.6(c). However, I_{sens} is normally viewed as a function of V_{rw} instead of time, as recorded in Fig. 1.6(d). Therefore, the potentials at which the redox occur, indicated by the forward and reverse current peaks, respectively, may be easily discerned. The analysis of these current responses also provides qualitative information about electrochemical reactions, allowing to analyze the electrochemical sensors performance and offering rapid location of the redox potentials of the analytes. The scan rate also provides access to additional information in the time domain.

An important validation parameter for the measurement of electrochemical signals is called the LOD. In terms of magnitude, LOD is formally defined as:

$$y_{\rm LOD} = y_{\rm blank} + k\sigma_{\rm blank},\tag{1.3}$$

where y_{blank} is the mean value of replicates of blank (sample identical to the one to be measured but without analyte) measurements, σ_{blank} is the standard deviation

of the blank signal and k = 3 ensures, with a confidence level of 99.86 %, that the lowest concentration of analyte signal is equal or bigger than the blank plus three times the standard deviation of the blank signal.

1.3 State-of-the-Art CMOS ROIC

After the sensor transduces electrochemical information into the electrical domain, the corresponding signals can be measured by electronic systems that also provide the potentiostatic biasing levels to drive the electrochemical reactions. These readout systems can be fabricated in standard CMOS processes, improving reliability and reducing cost, power and size. Consequently, most of the recent electrochemical sensory systems are designed in CMOS technologies, and thus, this state-of-the-art study is limited to this scope.

Smart CMOS ROICs for amperometric sensors are required to fulfill the three main functions defined as follows: (i) potentiostatic biasing, to set the cell operating voltage $V_{\rm rw}$; (ii) current read out, to measure the readox current $I_{\rm sens}$; and (iii) digitalization function, to provide built-in analog to digital (A/D) conversion.

1.3.1 Potentiostatic Operation

Three-electrode potentiostat configurations are usually divided into two categories [2]: floating-WE and fixed-WE. The fixed-WE topologies, as depicted in Fig. 1.7(a), are the most popular configuration and have been widely used [10, 36, 8, 37, 38, 11, 39] because of its simplicity. The purpose of the voltage follower A_1 is to accomplish the potentiostatic control, i.e avoid any current flowing through electrode RE and set the potential $V_{\rm rw}$ at RE. The output of A_1 is connected to CE and the electrochemicall cell provides a path to the WE potential for the further measurement of the sensor current $I_{\rm sens}$. On the contrary, in the floating-WE scheme, CE is fixed at a constant potential and the sensor current is sensed through CE, as shown in Fig. 1.7(b). This configuration is more complex and rarely used [2, 40], since the potentials at RE and WE can both vary with time, requiring of circuitry to ensure that $V_{\rm rw}$ is equal to the applied $V_{\rm pot}$. However, floating-WE may improve the current measurement in cases in which shielding and screening the WE connection from external electromagnetic interference (EMI) are needed [2].

The potentiostats of Fig. 1.7 are single-ended topologies, so the progressive supplyvoltage downscaling of modern CMOS technologies can dramatically limit the full scale of the programmability applied at $V_{\rm rw}$. In order to address this issue, the fully-differential potentiostat of Fig. 1.8 has been proposed [3]. In contrast to



Figure 1.7 | Single ended fixed-WE (a) and floating-WE (b) potentiostat circuit topologies [2].



Figure 1.8 A fully-differential fixed-WE potentiostatic with I/V conversion [3].

single-ended circuits, fully-differential potentiostats can dynamically control the voltages on both the RE and WE to ideally double the $V_{\rm rw}$ full scale for the same supply voltage. However, this solution comes at the cost of more Silicon area, power consumption and design complexity.

1.3.2 Electrochemical Current Read-Out

In a three-electrode amperometric sensor, the current flowing in CE is the same but in opposite direction than the current flowing through WE. Therefore, the current readout block can be adopted for potentiostats using either the fixed-WE or the floating-WE architectures.

Several IC implementations exist for measuring the cell current. The use of a transimpedance amplifier (TIA) for an intermediate current-to-voltage conversion is the most common solution [4]. In this approach, the TIA sets a virtual potential

at the WE (or at the CE when a fixed-CE architecture is employed) and converts I_{sens} into an equivalent readout voltage (V_{sens}).

In the resistive TIA shown in Fig. 1.9(a), the operational amplifier develops the required V_{sens} such that the current from the sensor flows through the feedback resistor $R_{\rm f}$. Nevertheless, this method demands extremely large values of $R_{\rm f}$ (>10 M Ω) for the measurement of very low currents, which should be avoided since $R_{\rm f}$ integration would be too expensive in terms of Silicon area. The use of off-chip resistors is feasible, but it comes at the cost of extra pads. Also, the current in the feedback loop may decrease to the point that it becomes comparable with the input bias current of the operational amplifier, causing non-linearities. In addition, lower resistor values results in higher input referred current noise. It has been reported in [41] that this TIA can only achieve an accuracy in the nA-range for 10-kHz bandwidth.



Figure 1.9 Resistive (a) and capacitive (b) TIA for current-to-voltage readout. [4]

A higher sensitive readout can be achieved by replacing the resistive feedback element in the feedback with a capacitor $(C_{\rm f})$, as shown in Fig. 1.9(b). Basically, the feedback capacitor $C_{\rm f}$ is charged during a fixed integration time $T_{\rm int}$ by the current to be measured $I_{\rm sens}$. Under almost direct current (DC) operation (i.e. sampling frequencies higher than sensor bandwidth) the output voltage $V_{\rm sens}$ is proportional to the integration time and the input current following:

$$V_{\rm sens} = -\frac{T_{\rm int}}{C_{\rm f}} I_{\rm sens}.$$
 (1.4)

The use of a capacitive element allows to reduce the area occupation of the currentto-voltage (I/V) interface as capacitor size can be downscaled through integration time when measuring small currents. Furthermore, CMOS capacitors benefit from better linearity and less process, voltage and temperature (PVT) variations respect to resistive devices. However, a sustained current would soon saturate the integrator, so some sort of reset strategy is needed [10, 36, 6, 42–44, 5]. A classic capacitive-based readout that also performs correlated double sampling (CDS) is shown in Fig. 1.10 [36, 6, 5]. The scheme in (a) features a programmable gain amplifier (PGA) built around A_2 . Here, during the reset phase ϕ_1 , circuit noise



Figure 1.10 Capacitive TIA readout with built-in CDS with (a) [5] and without (b) [6] PGA.

sources v_{n1} and v_{n2} are sampled respectively onto C_1 and C_2 . In the integration phase ϕ_2 , the signal follows the integration and the amplification stages together with the current values v_{n1} and v_{n2} , which now contributes with the opposite sign. Noise sample differentiation of the CDS techniques is thus readly implemented. At the end of ϕ_2 , the sample and hold (S/H) phase ϕ_3 delivers the processed output $V_{\rm sens}$ to the following A/D stage. Scheme (b) follows the same philosophy as (a) but without PGA stage [45]. While capacitive-based readout chains offer the switching frequency as a valuable degree of freedom to the designer, specially to avoid integration of large resistors on chip, the achievable resolution is affected by several issues specific to switched-capacitor (SC) circuits, such as: switch noise (kT/C)folding, amplifier noise, charge injection, clock feed-through and reset switch leakage at the integrator stage. Noise folding can be cut down by setting relatively large values of C_1 and C_2 . As detailed in [46] and references therein, amplifier noise can be embodied into kT/C noise as a form of excess noise that can be limited by a proper design. In practice, values of $C_{\rm f}$ in the order of 100 fF are sufficient to make kT/C noise contributions smaller than the subsequently analog-to-digital converter (ADC) resolution. Charge injection and clock feed-through can be reduced through fully-differential architectures, dummy switches [47] and advanced layout techniques [48]. Leakage of the reset MOS switch can be limited to sub-fA range by using specific switch configurations [49].

Another well-known amperometric readout technique is based on current mirror amplifiers [7, 8, 38, 50–54], such as those shown in Fig. 1.11. The idea is to interpose a circuit in the path of the sensor to generate a copy of the sensor current



Figure 1.11 Current-mirror based readout circuits with NMOS current buffer (a) [7] and PMOS BDI (b) [8].

and thus, measure the copied current instead of the sensor current itself. It can be performed either by passing the current through a resistor or by integrating the current through a capacitor. Current-mirror readout circuit can be very compact since only few transistors are used for current measurement, whereas in the previous implementation, at least one capacitor or resistor and one operational amplifier are used. Moreover, the power consumption is expected to be lower than that of the previous circuits, since the operational amplifier does not need to provide a large output current. The added current consumption is equal to the mirrored sensor current, which can be negligible for low aspects ratios. However, mismatch in the mirror transistors may cause gain uncertainty. Additionally, these current mirrors only measure the sensor current in one direction, requiring extra circuitry for bidirectional measuring. In Fig. 1.11(a), the mirror is embedded in the amplifier, and current is precisely copied with the help of an auxiliary amplifier A_2 and a regulated cascode transistor $M_{\rm C}$ [7]. The sensor current is amplified thanks to the geometrical scaling factor n of the current mirror. The large double-layer capacitance of the electrode interface $C_{\rm dl}$ makes the dominant pole of this loop. For the purpose of achieving good loop stability, the first non-dominant pole (i.e. from A_1 is pushed to high frequencies. Stability could be further enhance by introducing a left-half plane (LHP) zero in a feed-forward signal path around M_1 , as proposed in [8]. Configuration in Fig. 1.11(b) employs a p-channel MOS (PMOS) transistor $M_{\rm P}$ acting as a common drain stage rather than a common source stage, thus providing buffered direct injection (BDI) between the control loop and the current mirror to improve stability. While both topologies are attractive for highbandwidth applications and for compactness, noise performance can be of concern since 1/f components of M_1 and M_2 are not filtered through the impedance of the sensor and they sum up directly to I_{sens} .

1.3.3 Digitization Circuits

On smart electrochemical sensory systems, the analog voltage waveform from the analog frontend (AFE) needs to be A/D converted. Many customized ADCs arquitectures have been used for the digitalization of amperometric signals, such as:

- 1. Current to frequency (I/F) ADCs [8, 6, 52, 54–58, 9]
- 2. Integration ADCs [10, 49, 59–61]
- 3. Successive approximation register (SAR) ADCs [62]
- 4. Delta-Sigma moduladors [11, 50, 51, 60, 63, 12].

In current-to-frequency (I/F) modulators, the readout current is converted into a square-wave signal whose frequency is proportional to the sensed current amplitude. The topology of Fig. 1.12 [9] performs the I/F conversion through a simple relaxation oscillator constraining V_c between $V_{\text{ref},\text{H}}$ and $V_{\text{ref},\text{L}}$. Here, I_{sens} is injected into the I/F modulator through a current-mirror based readout, such as those in Fig. 1.11. Basically, capacitor C is alternatively charged and discharged by the sensor current I_{sens} and a constant current I_{ref} . As a result, the timing of the pulse width modulator (PWM) can be written as:

$$T_1 = \frac{CV_{\rm DD}}{2I_{\rm sens}}$$
 and $T_2 = \frac{CV_{\rm DD}}{2I_{\rm ref}}$. (1.5)

Hence, the ratio of the two duty cycles is linear with the sensed current and independent from PVT deviations:

$$\frac{T_2}{T_1} = \frac{I_{\text{sens}}}{I_{\text{ref}}}.$$
(1.6)

The dual-slope configuration in Fig. 1.13 proposes an I/V conversion employing a capacitive-based TIA stage, whose input is fed atlernatively by the I_{sens} current and a reference discharge current I_{ref} . During the integrating phase, I_{sens} charges C_{f} either to cause a positive or negative ramp of V_{C} . The total integrated charge is $T_{\text{int}}I_{\text{sens}}$. At the end of this phase, the comparator decides the polarity of I_{sens} in order to determine if I_{ref} needs to be sourced or sinked during the controlled discharge phase. A digital counter, embedded in the digital control backend, starts to run until the comparator reverts to its initial state. At this point, I_{ref} stops integrating onto C_{f} , thus the charge variation during this phase is $T_{\text{dis}}I_{\text{ref}}$ in magnitude, and its sign is opposite with respect to the charge accumulated during integration.



Figure 1.12 | I/F ADC for amperometric readout [9].



Figure 1.13 Dual-slope ADC for amperometric readout topology (a) and operation (b) [10].

Since the comparator triggers at the same voltage level, the net charge change over $C_{\rm f}$ in the current conversion cycle is zero $(T_{\rm int}I_{\rm sens} = T_{\rm dis}I_{\rm ref})$, and the counter output can be represented by the digital value of:

$$d_{\rm sens} = f_{\rm clk} T_{\rm dis} = f_{\rm clk} T_{\rm int} \frac{I_{\rm sens}}{I_{\rm ref}}.$$
 (1.7)

Among high-resolution ADCs arquitectures, $\Delta\Sigma$ Ms tend to give the best performance while remaining compact and consuming only micro-Watts of power. Oversampling $\Delta\Sigma$ Ms are particularly well suited to measure slow electrochemical signals because their internal quantization noise shaping can be fully exploited [64]. Indeed, high signal-to-quantization-noise ratio (SQNR) in the bandwidth of interest (typically Hz range) can be achieved since the $\Delta\Sigma$ M loops pushes most of this noise contributions to high frequencies.



Figure 1.14DT (a) [11] and CT (b) [12] potentiostatic-amperometric $\Delta \Sigma M$ based on the sensor-in-the-loop concept.

Important power savings can be foreseen by the fusion of the potentiostatic AFE and the amperometric ADC stages. An interesting concept related to this target scenario is the reuse of the sensor dynamics inside the $\Delta\Sigma M$ for implementing the quantization noise shaping itself. This sensor-in-the-loop idea has been already applied to thermal [65], MEMS [66] and piezoelectric [67] sensors. In the case of electrochemical sensors, previous attempts have relayed on single-bit first-order $\Delta\Sigma Ms$ using the electrode-electrolyte capacitance C_{dl} for noise shaping, like in Fig. 1.14, with either discrete time (DT) switched-capacitor feedback [11] or continuous time (CT) current feedback [12]. Unfortunately, these minimalistic $\Delta\Sigma Ms$ suffer from quantization noise correlation, idle tones and poor potentiostatic linearity due to signal dependent gain of the single-bit quantizer [64].

A performance summary of state-of-the-art potentiostatic CMOS ROICs for electrochemical sensors is provided in Table 1.2. The $\Delta\Sigma$ M based potentiostats tend to have the best signal-to-noise-and-distortion ratio (SNDR) values of any class of ADC architecture while remaining compact with a remarkable low-power operation. In terms of potentiostatic range, the differential control of [3] demonstrates that the potentiostat programmability can be extended beyond the supply voltage limit.

	[68]	[3]	[10]	[69]	[11]	[12]	[8]	[02]	[71]	[72]	
ADC architecture	Analog output	Analog output	Dual Slope	I/F off-chip	${ m SC}_{ m \Delta\SigmaM}$	$\Delta \Sigma M$	I/F	SAR	${\mathop{\rm Async}} \Delta \Sigma { m M}$	Dual Slope	
AFE architecture	Current conveyor		Capactive TIA		Sensor-in- the-loop	Sensor-in- the-loop	Current mirror	Resistive TIA	Capactive TIA	Capacitive TIA	
Technology	5000	180	250	180	600	2500	180	65	180	350	mm
Supply voltage	± 5	1.8	2.5	1.8	5	5	1.8	2.5	1.8	1.2	Λ
Pot. range	ı	3.2	1.25	0	4	3	$<\!1.8$	$<\!2.5$	<1.8	$<\!1.2$	Λ
Full scale	0.1 to 3.5		± 0.25	± 11.6	± 0.1	+2 to +32	T		± 10	± 0.01 to ± 1	μA
Sensitivity	100	0.02	0.24				1		0.01	0.01	$\mathrm{nA}_{\mathrm{rms}}$
$\operatorname{Bandwidth}$		500	2500	100	10	2		$^{<2}$	1.8	0.5	$_{\rm Hz}$
Sampling Rate	ı	ı	2.5	I	125	1	T	0.002		0.125	kHz
$\mathrm{SNDR}_{\mathrm{max}}$		63	54	<50*	68	71	1	I		77	dB
Dynamic range	31	63	56	155	68	71	120	I	160	26	dB
Num. of channels	2		16	I	24	1	1	3	1	4	
Area	0.53	-	0.9	0.09	0.03	6.4	0.02	3	0.2	-	mm^2
Power	< 2000	15800	>10000	5220^{*}	1040	25	70	15000	295	48	μW
Target	Glucose	Dopamin	DNA	Alamethicin	DNA	${\rm Fe}({\rm CN})_6$	Glucose			${\rm Fe}({\rm CN})_6$	
Table 1.5	2 Perfo ampe *with	rmance co rometric out inclu	omparison CMOS RC ding off-ch	of state-of- JCs. ip ADC	the-art po	tentiostati	ę				
	-)								

1.4 Flexible Hybrid Electronics

During last decade, some sensory electronic platforms have started their mutation from traditional rigid and rectangular printed circuit boards (PCBs) towards more elaborated structures such as flexible, stretchable and bendable substrates [73– 76]. By taking advantage of the latest printed electronics techniques, these new hybrid electronics enable large-area low-cost applications that can be manufactured in high volumes [77, 78]. However, flexible printed electronics developments are still in early stages, and they present important drawbacks whose improvement is challenging, like short lifetime, high-power consumption and low speed. On the other hand, CMOS ICs are much more reliable and performing, but with higher costs and larger design cycles. Flexible hybrid electronics (FHE) come to merge rigid ROICs, supplying the required smartness, with printed electronics, capable of customizing low-cost large-area stretchable devices, leading to flexible, costeffective and powerful sensory electronics platforms. An interesting strategy is the usage of tiny bare IC dice directly attached to these printed electronics. Although these tiny ROICs are still rigid, their small size maintains flexibility at any realistic bending radius. Furthermore, the small-area Silicon die together with the wirebonding free direct attachment of these ROICs tend to keep the costs of the CMOS fabrication and packaging at the same level as of the printed electronics part. In practice, sensors may be made by printed electronics alone, where ROICs allow the signal conditioning and data processing. Fig. 1.15 illustrates an example of electrochemical flexible hybrid electronics (FHE) for sensing applications, where several printed electronic components and a rigid ROIC, as a bare die, become hybrid on a single flexible substrate. In this FHE example, the large-area devices, such as sensors, energy harvester, passive components and antennas are realized by printed electronics, while the intelligent functions such as precision readout, power management and high performance computation circuits are integrated by compact and low-power CMOS technologies in the ROIC.

1.4.1 Printed Electronics

Methods for printed electronics include, but are not limited to, screen printing [79], gravure [80], offset printing [81], flexographic printing [82], and inkjet printing [83]. These technologies are eminently being developed to promote scalable and effective electronic manufacturing [84]. The selection of the printing method is fundamental to obtain the optimum hybrid solution for each application case. In the sensory field, the emergence of wearable flexible devices has spread the use of screen printing and inkjet printing technologies [85]. For this reason, only these two printing technologies will be considered in this thesis.



Figure 1.15 | Typical building blocks of a flexible hybrid system.

Inkjet printing is one of the fastest growing techniques reported in literature [83, 86]. With the virtue of its low cost, high resolution, increased scalability, and potential to meet the rising market demand for customized FHE solutions, inkjet printing is expected to be one of the leading technologies in the printed electronics market. Some of the major benefits of this technique are contactless procedure, minimumsize features, flexibility on ink composition and reproducibility. In inkjet printing, a bitmap geometry stored in a digital format is transferred to the substrate following an additive process by the accurate deposition of materials through a micrometer sized inkjet nozzle head, without the use of masks and without any contact between the print head and the substrate. Generally, the most prominent mechanisms for actuation of inkjet nozzles is the drop-on-demand (DOD) piezoelectric inkjet system [73], shown in Fig. 1.16(a). This method loads and expels ink based on the applied bias. Since each drop can be controlled in real time, ink consumption is extremely low. No special processing conditions are required. Inkjet printing distinguishes itself for being a one-step process, with a simple functional principle. Drawbacks of inkjet compared to other methods are related to the speed. The raster motion process and possible clogging of the nozzles may slow down the printing process [87].

As a potential alternative, screen printing is a fast high-volume printing technique. Screen printing is a stencil-like process where the desired pattern is placed in a fine mesh material stretched over a frame, leaving the pattern open and blocking off all unwanted areas. Ink is deposited on one edge of the pattern and a rubberedged tool called squeegee, push the ink through the holes in the mesh, transferring the pattern onto the substrate, as shown in Fig. 1.16(b). Thickness is generally on the order of dozens of μ m and it is usually determined by several parameters,



Figure 1.16 Simplified schematics of DOD inkjet (a) and screen (b) printing techniques.

such as ink viscosity, squeegee pressure, and mesh height. Screen printing may be a great choice for printing interconnects and passive circuit elements such as resistors, capacitors, and inductors. However, screen printing is not suited for early prototyping work because changing the design requires purchasing a new custom screen.

1.4.2 Flexible Substrates

The most common substrates for flexible printed electronics are plastic (polymer) films, such as polyethylene terephthalate (PET) and polyethylene naphthalate (PEN) [73, 74]. These substrates present many advantages that make them appropriate for high-performance printed electronics: low cost, variety of thicknesses, very low surface roughness (typically nm-range), good optical transmittance, mechanical flexibility, and toughness. Nevertheless, plastic substrates are temperature sensitive. Considering that any target FHE requires of chip bonding to the printed substrate, a relatively high temperature is demanded if solder is used for this purpose [88]. Solder reflow temperature can be as high as 204 °C for SnPb, which is above the glass-transition temperature of PET. The heat capability improves for PEN and much more for Kapton polyimide (PI), at the cost of transparency losses, larger surface roughness and more expensive fabrication. There are other options of flexible substrates for printed electronics, such as paper. The major benefit of paper substrates is their low cost and that are environmental friendly thanks to their biodegradability. The challenge of using paper arises from its porous, permeable and roughness surface. Also, the complex surface chemistry and absorptive nature further complicate its usage [89]. Silicone elastomers polydimethylsiloxane (PDMS) are also favorable as stretchable and flexible substrates. Table 1.3 summarizes the main properties of the above flexible substrates.

Substrate	PEN	PET	PI	Paper	PDMS	
Thickness	12 to 250	16 to 100	12 to 125	20 to 250	5 to 1500	$\mu{ m m}$
Transparency	90	87	-	-	92	%
Transition temperature	80	120	410	-	125	$^{\circ}\mathrm{C}$
Process temperature limit	120	155	300	130	-	$^{\circ}\mathrm{C}$
Young's modulus	2.8	3	2.5	0.5 to 3.5	0.57 to 3.7	GPa
Density	1.4	1.4	1.4	0.6 to 1	125	$\rm g/cm^2$

Table 1.3Comparative characteristics of flexible substrates compat-
ible with printed electronics.

1.4.3 Flip-Chip Bonding

IC assembly technologies have a growing demand for innovation at the same pace as the evolution of the chips themselves. For a long time, wire bonding techniques [90] have been the main stream to create the interface between chips and substrates. However, with the upcoming trends of system integration in terms of miniaturization and complexity (number of chip pads) alternative assembly schemes are extensively demanded. Among these techniques, flip-chip bonding can be considered as the key enabler for fine-pitch hybrid electronics [91]. The name of flip-chip refers to the joining process that involves face down bonding of chips to substrates. In contrast to wire bonding, flip-chip bonding offers many advantages, like a wider variety of substrates, better noise control, shorter possible leads, smaller device footprints and higher density. In addition and thanks to the direct interconnection between die and substrate, issues related to the parasitic inductance and capacitance associated with bond wires are minimized.

The common way of converting a wirebond die into a flip-chip die generally requires a redistribution layer (RDL) in order to redistribute the I/O pads to bump pads without changing the I/O pads placement. As shown in the cross section of Fig. 1.17, RDL is an extra metal layer consisting of wiring on top of core metals that makes the I/O pads of the die available for bonding out other locations such as bump pads. The typical flip-chip assembly is formed via the solder bumps between the chip and substrate by reflowing the solder [92], as shown in Fig. 1.18. In this process, the dice are flipped and positioned so that the solder bumps are facing the conductive bond pads on the substrate following Fig. 1.18(a). The solder bumps are then remelted, typically employing hot air reflowing as in Fig. 1.18(b). After the chip is assembled, an electrically insulating adhesive if dispensed into the gab between the chip and the substrate to achieve Fig. 1.18(c). However, these solder materials cannot be applied to temperature-sensitive components, such as low-cost



Figure 1.17 | Cross section of a typical flip-chip die with RDL.



Figure 1.18 | Typical flip-chip process flow: dice alignment (a), reflowing (b) and refilling (c).

flexible substrates, since the solder reflow process is performed at a relatively high temperature. Consequently, the bonding methods of interconnection formed by curing are widely used for temperature-sensitive components.

Flip-chip bonding using anisotropic conductive adhesives (ACAs) has been utilized for decades in the area of glass substrates [93, 94]. Over the past few years, a growing interest in utilizing this technology on flexible substrates has emerged. Indeed, ACAs are promising materials for their low temperature process, simple, lead-free, ultra-fine capability as well as low-cost assembly processes, because they do not require of soldering and underfill processes [95–98]. They are also called z-axis conductive adhesives for the reason that they are conductive between the pads of the chip die and substrate in the vertical direction and nonconductive in the horizontal direction. ACAs are thermocompression bondings and they usually consist of mixtures of Au, Ag, Ni, or Au/Ni spherical conductive particles of 3 μ m to 20 μ m in size, which are randomly dispersed throughout an insulating polymeric matrix resin with a filling ratio of 5 % to 20 %. The anisotropic electrical conductivity of ACAs comes from the trapped conductive particles between the conductive pads on the die IC and the corresponding pads on the substrate. The density of particles



Figure 1.19 | Typical ACA-based flip-chip assembly.

is controlled in such a manner that just sufficient particles are present to guarantee reliable electrical conductivity in the z-direction, while concentration is much lower than a critical value to complete a conduction path in the x-y plane [99].

Fig. 1.19 illustrates the typical flip-chip assembly process of ACAs. First, a layer of the ACA is deposited between the die and the substrate. Electrical conduction between the adherents is achieved through the conductive particles when heat and bonding pressure are applied together. The die and substrate are mechanically bonded through the resin matrix of the ACA. Once it is cured, the external pressure can be removed.

1.4.4 FHE Applications

There are many application examples of FHE in recent published literature, particularly in the areas of wearable health, industrial and environmental monitoring. Nevertheless, most of the applications are making use of a great number of discrete electronics components, which may occupied extra available area and demand higher power consumption compared to application specific integrated circuits (ASICs). The work in [100] reports a wireless health monitoring approach with discrete circuit components. It consists of inorganic stretchable wires for flexible and stretchable electronic circuits in a thin PDMS substrate that can softly laminate onto the surface of the skin for physiological monitoring. The wearable electrocardiogram (ECG) monitor of [88] is another example of FHE implementation, where inkjet printing sensors are integrated with discrete circuit components are deposited on a flexible 50μ m-thick polyimide substrate along with an IC fabricated in standard 130-nm CMOS technology. The assembly is then achieved through sheet lamination and a noncontact electrical interfacing through inductors and capacitors [102]. However, the interface requires careful engineering and challanges new innovations for enabling efficient coupling through the subsystem architectures. A smart wristband in [103] integrates an array of biochemical sensors in one sensor platform and performes amperometric and potentiometric measurements to monitor potassium, glucose, lactate and sodium concentrations in sweat. Here, the sensor array is connected to a PCB that hosts surface mount components to process and transmit the sensor data over Bluetooth. However, flexible PCB solutions have limitations such as low flexibility, non-transparency and high cost. The interconnects are not printed but are usually etched from a laminated copper sheet using photolitography. In [104] a custom "cut-solder-paste" laminating process is proposed to overcome the difficulties of soldering directly on polymer substrates. They use tattoo form factor electrodes with discrete electronics components for monitoring ECG and skin hydration. The system implements a NFC protocol for transmitting sensor data.

Table 1.4 provides an overview of the literature on printed electrochemical sensors for FHE applications, where healthcare monitoring shows to be the biggest application area. Flexible and stretchable printed electronics can mold to the shape of the body in a manner that the rigid electronics cannot. Most of such printed sensors take the advantage of the inkjet or screen printing techniques, and some combine both of these cost-effective techniques.

REF	Sensor Type	Main Target	Printing	Substrate
[105]	Capacitive Pressure	Breathing $+$ Heart rate	SPT	PDMS
[106]	Capacitive Pressure	Human skin	IPT	PEN
[107]	Optical	Electromagnetic spectrum	IPT	PI
[108]	Humidity	—	IPT	PI
[109]	Gas	Ammonia	SPT + IPT	PET
[88]	Potentiometric	ECG	IPT	PI
[110]	Electrochemical cell	H_2O_2	IPT	Paper
[111]	Electrochemical cell	Polyphenolic antioxidants	SPT + IPT	PET
[112]	Electrochemical cell	Glucose	IPT	PDMS
[113]	Electrochemical cell	Glucose	SPT	Paper
[114]	Electrochemical cell	TMPD	SPT	PET
[114]	Electrochemical cell	Cholesterol	SPT + IPT	Polyester
[115]	Electrochemical cell	Human papillomavirus	SPT + IPT	Polyurethane

 Table 1.4
 Comparison of state-of-the-art sensors based on flexible printed electronics.

1.5 Objectives and Scope

The main objective of this thesis is to develop a disposable electrochemical sensing smart device that combines the best profits of printed electronics on plastic flexible substrates with the performance of novel low-power reconfigurable CMOS ROICs. The proposal is to provide a very attractive alternative and versatile technology for the new emerging electrochemical applications in fields such as wearable health, industrial and environmental sensing.

The working hypothesis of this PhD thesis is that all the electronic frontend smartness required by an electrochemical sensor (i.e. potentiostatic control, amperometric readout, A/D conversion, power management and standard digital interface) can be embedded in a μ W-range mm²-size CMOS IC, which in turn can be directly attached to a flexible substrate where the sensor is printed. The goals demanded to fully verify the above working hypothesis are summarized in the following expectations statements:

- Experimentation with state-of-the-art electrochemical sensors to discern the behavior and limitations of electrochemical cells. Deep understanding and modeling of the transducer operating principle may allow to exploit its use not only for sensing but also for signal processing.
- Proposals for new specific $\Delta\Sigma$ modulator ($\Delta\Sigma$ M) architectures that should allow the fusion of the potentiostatic AFE and amperometric ADC, the reduction of the circuit flicker noise impact and also the extension of potentiostatic programmability beyond the supply voltage.
- Design of ROICs for electrochemical sensors incorporating the above architectures and all necessary auxiliary functions using low-power and compact CMOS analog and mixed-signal circuits.
- Integration of the ROIC designs in two CMOS nodes of different nominal supply voltage in order to demonstrate the technology scalability of the proposed $\Delta \Sigma M$ architectures and related circuits.
- Experimental validation of the developed ROICs both electrical and electrochemial levels with a variety of procedures (e.g. amperometry and voltammetry).
- Exploration of low-cost ROIC assembly and sensor printing techniques on flexible substrates towards true disposable smart electrochemical devices.

The document of this PhD thesis is structured as follows:

- **Chapter 1** has already introduced the motivation, the required background in terms of state-of-the-art electrochemical sensors, CMOS readout circuits and flexible hybrid electronics, as well as the target objectives.
- Chapter 2 describes in detail how potentiostatic AFE and the amperometric ADC stages can be fused by using CT $\Delta\Sigma$ Ms. Novel architectures based on this concept are described at system level with the aim of improving the overall performance in terms of noise impact and potentiostatic range. A discrete circuit implementation as an initial proof of concept is presented.
- Chapter 3 collects these novel electrochemical $\Delta \Sigma M$ architectures and presents their low-power and compact circuit implementation in two distinct CMOS technologies.
- Chapter 4 proposes a single substrate disposable FHE solution to exploit and merge the ROIC capabilities of the electrochemical $\Delta \Sigma M$ and the benefits of the low-cost inkjet printing technology.
- Chapter 5 validates the manufactured CMOS ROICs not only at electrical level but also electrochemically and it compares to state-of-the-art frontends. Finally, the disposable smart electrochemical sensor of Chapter 4 is presented and electrochemically validated.
- **Chapter 6** summarizes the contributions arising from the results and points towards possible future work.

This thesis has been developed within the Integrated Circuits and Systems (ICAS) research group of the Institut de Microelectrònica de Barcelona, IMB-CNM (CSIC), and it has been supported by the following projects:

• WeCare:

Multisensing Wearable Sweat Biomonitoring Technology for Real-Time Personalized Diagnosis and Preventive Health Care.

SNF Sinergia 177255 funding.

Partners: École Polytechnique Dédérale de Lausanne (EPFL), Centre Hospitalier Universitaire Caudois (CHUV), Universität Zürich (UZH), IMB-CNM (CSIC).

• IP4SS:

IP-blocks for Smart Sensors Bloques IP para Sensores Inteligentes. IMB-CNM (CSIC) funding.

The Potentiostatic
AmperometricDelta-Sigma Modulator2

As discussed in the previous chapter, conventional amperometric ROICs consist of a potentiostat, as the AFE, followed by an ADC. This chapter discusses in detail how both of these two functions can be merged using CT Delta-Sigma modulators by reusing the sensor dynamics inside the $\Delta\Sigma M$ loop for implementing the quantization noise shaping. Furthermore, novel architectures based on this concept are presented and further analyzed.

The current chapter is structured as follows. First, design considerations of such electrochemical *sensor-in-the-loop* $\Delta\Sigma$ Ms at system level are introduced, placing emphasis on stability, signal-to-noise ratio (SNR) and potentiostatic performance. Then, a proof of concept is built in discrete electronics as a preliminary validation of the architecture. Finally, the design of a novel mixed electrochemical-electronic CT $\Delta\Sigma$ M is presented, with the aim of extending the potentiostatic range and the amperometric LOD.

2.1 Mixed Electrical-Electrochemical Noise Shaping

2.1.1 Sensor-in-the-Loop Concept

The reuse of the sensor double-layer capacitance $C_{\rm dl}$ inside the $\Delta\Sigma$ loop as an integrator stage for noise shaping leads to a very elegant and compact circuit implementation: not only it naturally adapts the bandwidth of the system to the



Figure 2.1 Fixed-WE potentisotatic-amperometric single-bit firstorder CT sensor-in-the-loop $\Delta \Sigma M$ architecture (a) and equivalent signal processing model (b).

speed capabilities of the electrochemical sensor (i.e. self anti-aliasing), but it also avoids the need for an active electronic integrator. Fig. 2.1 presents the architectural description of this concept.

Basically, the electrochemical stimulus generates a change in the sensor current, which is compared with the prediction coming from the feedback digital-to-analog converter (DAC) whose bidirectional full scale range is defined by $[-I_{\rm fsn}, +I_{\rm fsp}]$. In practice, the bidirectional current doubles the total chemical current range and enables not only amperometry but also voltammetry measurements for Redox processes. The resulting error current is then integrated by the electrochemical impedance itself and translated into a voltage error in $V_{\rm rw}$. The comparator performs its single-bit quantification to be oversampled ($\phi_{\rm s}$) and held by the flip-flop in order to update the digital prediction $q_{\rm mod}$. As a result, $q_{\rm mod}$ bit stream is $\Delta\Sigma$ modulated by the chemical input and most of the power of the single-bit quantization error is pushed to high frequencity thanks to the filtering properties of the electrochemical impedance. As for the potentiostatic function, the negative feedback and large DC gain of the $\Delta\Sigma M$ loop tends to keep $V_{\rm rw}$ close to the programmable RE-WE potential $V_{\rm pot}$. From the signal processing point of view, the equivalent model is despicted in Fig 2.1(b), where the expression of the noise shaping time constant for the electrochemical lossy integrator τ_1 is given by:

$$\tau_1 = R_{\rm ct} C_{\rm dl}.\tag{2.1}$$

2.1.2 First versus Second Order Architectures

Single-bit first-order $\Delta\Sigma$ Ms, like the one shown in Fig 2.1, present important drawbacks that may affect the performance of such amperometric data converters. The first undesired effect is that they suffer from tones and pattern noise due to the well known correlation between the quantizer error and the quantizer input signal [116], thus degrading the overall SNDR figures. Secondly, the potentiostat voltage $V_{\rm rw}$ is not well established, as will be explained in this section. Furthermore, due to the leakage introduced by the sensor charge-transfer resistance $R_{\rm ct}$, the $\Delta\Sigma$ M may require of higher oversampling ratios (OSRs) in order to attenuate the resulting dead zones of the transfer function [117].

All these issues can be addressed by introducing an electronic integration stage into the $\Delta\Sigma$ loop. However, this solution increases the number of poles of the loop filter, or number of zeros in the noise transfer function (NTF), making the $\Delta\Sigma$ M unstable. Therefore, a zero must be added for the purpose of compensating the phase shift and so stabilizing the overall feedback loop. In this sense, the two common architectures of Fig. 2.2 are typically selected for the purpose of introducing this zero in the loop filter. In a distributed-feedback (DFB) secondorder topology, like Fig. 2.2(a), the zero is built by adding a feedback path that bypasses the first integrator at high frequencies. The transfer function of the open loop can be expressed as:

$$H_{\rm FB}(s) = (1+a)\frac{1+\frac{a}{1+a}\tau_1 s}{(1+\tau_1 s)\tau_2 s} \qquad \text{and} \quad f_z = \frac{1+a}{2\pi a\tau_1},\tag{2.2}$$

where f_z stands for the zero location in frequency. This architecture presents some major drawbacks that complicate its practical implementation for the proper operation of such electrochemical sensors. Firstly, variations in the electrochemical sensor time constant tend to move the loop filter zero location through τ_1 , leading to an undesired noise shaping profiles or even the instability of the system. Secondly, one extra current DAC is required, increasing overall complexity and power



Figure 2.2 Signal block diagrams of DFB (a) and FF (b) single-bit second-order CT $\Delta \Sigma M$ topologies.

consumption. Furthermore, the potentiostat voltage $v_{\rm rw} = V_{\rm rw} - V_{\rm pot}$ is strongly influenced by the input signal, as clearly shown in Fig. 2.3. This is because the sum of the two input paths, the potential $v_{\rm rw}$ and the feedback signal multiplied by the feed-in coefficient a, are controlled to be zero over time. Therefore, $v_{\rm rw}$ must contain a DC component to counteract the feedback signal. The DC potentiostatic characteristic of the first-order $\Sigma\Delta M$ from [11, 12] is also shown in the same figure. In this case, $v_{\rm rw}$ coincides with $q_{\rm i}$, driving directly the quantizer, which on the other hand must compensate for $i_{\rm sens}$, resulting in a correlation of $v_{\rm rw}$ with $i_{\rm sens}$. On the other hand, in the feed-forward (FF) second-order topology of Fig. 2.2(b), the loop filter zero is placed by providing a FF path that bypasses the second integrator at high frequencies. The transfer function of the open loop can be expressed as:

$$H_{\rm FF}(s) = \frac{1 + a\tau_2 s}{(1 + \tau_1 s)\tau_2 s}$$
 and $f_z = \frac{1}{2\pi a\tau_2}$. (2.3)

This topology is much more attractive for its circuit implementation, since the location of the zero depends on the electronic integrator and the FF coefficient but not on the sensor time constant τ_1 . In addition, as seen in Fig. 2.3 and unlike in the DFB topology, the RE-WE potential does not contain any significant part of the input signal, since the second integrator forces its input $v_{\rm rw}$ to have DC zero component, optimizing the overall potentiostatic function.



Figure 2.3 DC simulation comparison of the second-order potentiostat behavior for OSR = 250 and $\tau_1 = 0.15$ s.

In conclusion, the single-bit second-order FF modulator architecture of Fig. 2.2(b) is selected here to avoid iddle tones, pattern noise and enhance the potentiostatic performance. Extending the sensor-in-the-loop concept of Fig. 2.1, the mixed electrochemical-electronic second-order $\Delta \Sigma M$ architecture of Fig. 2.4(a) is proposed. The resulting architecture is named fixed-WE due to the predetermined potential of the working electrode. The principle of operation is similar to the first-order described previously in Section 2.1.1, but with the included benefits of the FF second-order topology of Fig. 2.2(b).

In general, the summation at the input of the quantizer may increase circuit complexity and power dissipation. In this perspective, the FF path is simplified here by providing a direct path from the reference electrode to the positive input of the single-bit quantizer, i.e. $a \equiv 1$ in Fig. 2.2(b), combined with the negative sign of the electronic integrator such that the differential input of the quantizer is equal to the summation of the integrated and FF signals. The equivalent small-signal circuit is shown in Fig. 2.4(a) with the following open-loop transfer function:

$$L_1(s) = -R_{\rm ct} G_{\rm mf} \frac{1 + \tau_2 s}{(1 + \tau_1 s) \, \tau_2 s} \text{ and } \tau_2 \doteq \frac{C_2}{G_{\rm m2}}.$$
 (2.4)



Figure 2.4Proposed fixed-WE potentisotatic-amperometric single-
bit second-order FF CT $\Delta \Sigma M$ architecture (a) and small-
signal model (b).

2.1.3 Stability, Noise and Reference Voltage Ripple Analysis

Stability Analysis

The small-signal stability of the FF $\Sigma\Delta M$ in Fig. 2.2(b) can be analyzed using the root-locus method [118], which supplies a graphical procedure for examining how the closed-loop poles change as a function of the quantizer gain. By definition, the stability is ensured as long as there are non-empty range of inputs for the quantizer gain for which all the roots of the system reside in the LHP of the imaginary axis in the s-plane.

Fig. 2.5 shows the linear model of the proposed modulator, including the electrochemical sensor equivalent impedance and the electronic integrator with FF compensation, being K the linear gain of the sampled quantizer. The DAC feedback



Figure 2.5 Linear model of the single-bit second-order FF electrochemical CT $\Sigma\Delta M$ of Fig. 2.4.

impulse response has the typical function of a zero-order hold:

$$DAC(s) = \frac{I_{fsp,n}}{T_s} \frac{1 - e^{-sT_s}}{s},$$
 (2.5)

where T_s stands for the sampling period. It is well known that the single-bit quantizer has intrinsic non-linear gain, which is statistically signal dependent as explained in [116]. The excess loop delay (ELD), defined as the time delay between the quantizer clock edge and the time when a change at the DAC output occurs, is represented by a pure CT delay block. The loop transfer function of this model is determined to be:

$$L(s) = 1 + K \frac{R_{\rm ct}(1+\tau_2 s)}{(1+\tau_1 s)\tau_2 s} \frac{I_{\rm fsp,n}}{T_S} \frac{1-e^{-sT_s}}{s} e^{-s\rm ELD}.$$
 (2.6)

Since traditional root locus requires rational polynomial functions, third-order Padé approximant [119] have been used to fit the exponential terms in (2.6). The root locus of the system characteristic as a function of the gain factor K for different ratio values of f_z/f_s is plotted in Fig. 2.6. The ELD effect has been mitigated due to the very low-frequency operation of the $\Delta\Sigma$ M. It is worth noting that the poles move into the unstable region, i.e. into the right-half plane (RHP), with increasing quantizer gain K. The poles come back into the LHP if the gain is decreased. Therefore, the worst-case scenario is when this gain is maximum, which occurs for input signal levels close to zero. The innermost pole trajectory in Fig. 2.6 is for $f_z/f_s = 3/(2\pi)$. This system is of no usage since it is unstable for any quantizer gain, i.e. for any input signal value. As seen, increasing f_z/f_s improves the system stability.

Exhaustive behavioural simulations at system level has been carried out to find the stable region of the modulator as a function of f_z/f_s . The plots of Fig. 2.7 have been calculated extracting the information from root locus analysis. Considering $\tau_1 >> \tau_2$, the stability of the modulator is affected by the relative location of the



Figure 2.6 Root locus of the single-bit second-order FF CT $\Sigma\Delta M$ model of Fig. 2.4 as a function of the quantizer gain K, for several values of f_z/f_s .



Figure 2.7Stability region of the root locus of Fig. 2.6 as a function
of f_z/f_s for OSR = 125 (a), 250 (b), 500 (c) and 1 k (d)
considering $\tau_1 >> \tau_2$.

zero f_z with respect to the sampling frequency f_s such as:

$$\frac{f_{\rm z}}{f_{\rm s}} \le \frac{1}{2\pi} \text{ or, equivalently } \tau_2 \ge T_{\rm s}.$$
(2.7)

Since the loop filter zero placement can vary due to mismatch and process variations, it is advised to locate the zero far enough from the above stability boundary. However, moving the zero to lower frequencies lead to a first-order like behavior. This loss of second-order range is highlighted in Fig. 2.8(a), where several power spectrum densities (PSDs) of SQNR with different locations of the loop filter zero are compared. The design (2) is more insensitive to instability, but has a less aggressive noise shaping. Conversely, the design (3) behaves more like a pure second-order $\Delta \Sigma M$ although with a less safe stability margin. Moving the zero to higher frequencies leads to a useless distorted unstable system, as clearly shown by (1). Fig. 2.8(b) depicts how the quantization spectrum is affected when the transducer bandwidth is increased. The hundredfold of τ_1 between (4) and (5) causes the visible increased of in-band noise floor due to the insurgence of the first-order noise shaping. In this region, the electrochemical leaky integrator is not contributing to the noise shaping, and the 20 dB/dec slope relies only on the contribution of the electronic integrator. This effect is prevented by decreasing $T_{\rm s}$ (and so τ_2), ensuring a high OSR, being:

$$OSR \doteq \frac{f_s}{2 \cdot BW} = \pi \frac{\tau_1}{T_s}.$$
(2.8)

Noise Analysis

There are several types of noise sources that contaminate the output of a $\Delta \Sigma M$ ADC converter, such as quantization noise, device noise, clock jitter, reference noise and supply interferences, among others. This analysis is focused on the two main noise contributors in the context of electrochemical sensors. The first one is the well-known quantization noise [116], which has been already considered in the analysis of previous sections through the SQNR. The power of the quantization noise is spread over the wide sampling frequency range, falling only a small part of it inside the band of interest. In addition, this noise is further suppressed by the loop gain. The measurement of slow chemical signals facilitates the use of high oversampling ratios, giving higher attenuation of the quantization noise in the signal band. As already shown in Fig. 2.8, limited-bandwidth electrochemical signals, typically in the sub-Hz range, combined with a second order loop filter already allow to achieve very high SQNR values with sampling frequencies in the kHz range. The other noise source comes from the device itself, i.e. the analog circuitry used in the building blocks of the $\Delta\Sigma M$. Indeed, due to the extremely low frequencies of operation associated with electrochemical sensors, CMOS flicker noise usually dominates in-band contributions and so it can be the main SNDR limiting factor.



Figure 2.8 Simulated SQNR of the $\Delta \Sigma M$ proposed in Fig. 2.6 for Ts = 1ms. First-order leakage effect in outerband (a) and first-order leakage in baseband (b).



Figure 2.9 Linear noise model of the single-bit second-order FF electrochemical CT $\Delta \Sigma M$ of Fig. 2.4.

Fig. 2.9 shows the linear model of the FF $\Delta\Sigma M$ with the included quantization and device noise contributions. The signal transfer function (STF) of the modulator together with the NTFs of the quantization noise V_{qerr} , first integrator noise V_{n1} , second integrator-noise V_{n2} , and feedback DAC noise V_{dac} can be expressed as follows:

$$\begin{cases} \text{STF}(s) = \frac{V_{\text{out}}(s)}{V_{\text{in}}} = \frac{H_1(s)H_2(s)K}{1 + H_1(s)H_2(s)K} \approx 1\\ \text{NTF}_{\text{qerr}}(s) = \frac{V_{\text{out}}(s)}{V_{\text{qerr}}} = \frac{1}{1 + H_1(s)H_2(s)K} \approx \frac{1}{H_1(s)H_2(s)K}\\ \text{NTF}_{n1}(s) = \frac{V_{\text{out}}(s)}{V_{n1}} = \frac{H_2(s)K}{1 + H_1(s)H_2(s)K} \approx \frac{1}{H_1(s)} \end{cases}$$
(2.9)
$$\text{NTF}_{n2}(s) = \frac{V_{\text{out}}(s)}{V_{n2}} = \frac{K}{1 + H_1(s)H_2(s)K} \approx \frac{1}{H_1(s)H_2(s)}\\ \text{NTF}_{\text{dac}}(s) = \frac{V_{\text{out}}(s)}{V_{\text{dac}}} = \frac{-H_1(s)H_2(s)K}{1 + H_1(s)H_2(s)K} \approx -1 \end{cases}$$

Notice that while the input signal is transferred with a gain of nearly unity, the quantization noise is further attenuated by the gain of the overall loop filter. The noise added by the electronic integrator, used as second stage in the $\Delta\Sigma$ loop, is also mitigated thanks to the loop gain imposed by the sensor itself. Conversely, the noise coming from the feedback DAC is not shapped at all by the $\Delta\Sigma$ loop but directly added to the input signal path. Therefore, the in-band noise coming from the feedback DAC alone suffices to be considered, as illustrated by the flicker noise cancellation mechanism proposed in Section 2.3.

Reference Electrode Voltage Ripple

The $\Delta\Sigma M$ proposal of Fig. 2.4 has to fulfill further requirements related to the potentiostat operation. For instance, the magnitude of the reference electrode voltage ripple may be required to be kept below a certain amount. Depending on the digital output, the integrating double-layer capacitance $C_{\rm dl}$ is charged or discharged by the feedback current DAC $I_{\rm fsp,n}$ over a sampling period prior to being sampled. This voltage change on $C_{\rm dl}$ causes voltage ripple at RE with the following relationship:

$$\frac{\Delta V_{\rm rw}}{V_{\rm rw}} \propto \frac{I_{\rm fsp,n}/C_{\rm dl}}{I_{\rm fsp,n}R_{\rm ct}f_{\rm s}} = \frac{1}{\tau_1 f_{\rm s}}.$$
(2.10)

In practice, root-mean-square (RMS) values as low as few mV are allowed without triggering any redox process at the RE liquid interface [28]. For one-bit quantization, the sampling frequency is the only degree of freedom in order to minimize the magnitude of this voltage ripple, since $I_{\rm fsp,n}$ and $C_{\rm dl}$ are fixed by the electrochemical sensor full scale and dynamics themselves. Therefore, the ripple voltage at RE is improved by properly chosing the OSR. Conclusively, the sampling frequency, apart from its direct effect on the stability of the system and the SQNR performance, must also be chosen based on the maximum ripple allowed at the reference electrode. Hence, both figures can be improved by increasing the sampling frequency at the cost of power consumption. Once the OSR is chosen for a satisfactory SQNR and RE ripple considerations, f_z must be set to comply with stability condition (2.7).

2.1.4 Proof-of-Concept Discrete Implementation

As a preliminary validation, the second-order electrical-electrochemical $\Delta\Sigma M$ proposal of Fig. 2.4 is first designed and implemented using discrete electronic components prior being integrated onto CMOS technologies. Fig. 2.10(a) depicts the discrete circuit implementation for the proof of concept. The negative $\Delta\Sigma$ loop is closed through the sensor, the RC electronic integrator as τ_2 , the microcontroller (MCU) as quantizer and S/H, and the resistor $R_{\rm FS}$ as current feedback DAC. The unity-gain FF path to stabilize the loop is accomplish through the electronic integrator itself.

$$V_{\rm int}(t) = V_{\rm r}(t) + \frac{1}{R_{\rm int}C_{\rm int}} \int V_{\rm r}(t) - V_{\rm pot} dt.$$
 (2.11)

Its principle operation can be described as in Section 2.1.1 but with the added benefits of the electronic integrator. Here, the electrochemical input current I_{sens} is



Figure 2.10Proof of concept of the architecture proposed in Fig. 2.4.
Discrete circuit solution (a) and PCB (size: 38.5 mm ×
22.5 mm) (b).

compared to the single-bit prediction coming from the feedback DAC $\frac{1}{R_{\rm FS}}(q_{\rm mod} V_{\rm ref}$). The resulting error current is integrated in the sensor leaky impedance and translated into an error voltage at $V_{\rm rw}$. The low-frequency error is further amplified by the integrator built around the operational amplifier A_2 in form of a charge stored in C_{int} . The voltage output of A_2 , holding the information of the error charge according to (2.11), is connected to the MCU comparator input port. Periodically, at a pace provided by the MCU sampling clock, the accumulated error is assessed to be either positive or negative. Consequently, the MCU output digital drivers set the voltage across the $R_{\rm FS}$, thus forcing $I_{\rm sens}$ to compensate for the accumulated error. The same loop also provides the correct potentiostatic DC voltage since any difference between $V_{\rm pot}$ and $V_{\rm rw}$ in (2.11) is also accumulated into the electronic integrator and then corrected by the $\Delta\Sigma$ loop. Besides, the WE voltage is set to half the supply, by the local negative feedback loop built around operational amplifier A_1 and the corresponding value of $V_{\rm ref}$. This feedback loop compensates for the current I_{sens} at the WE, counteracting at CE. This condition is reinforced by using ultra-low input currents operational amplifiers (both A_1 and A_2), which avoid parasitic charge flows, specially at the RE.

Fig. 2.10(b) shows the extremely compact mounted printed circuit board (PCB), which it has been both electrically and electrochemically validated. A Pt 3-electrode linear array was used as pseudo-reference, working and counter electrodes. This electrodes set was fabricated on a Si substrate at the Institut de Microelectrònica de Barcelona (IMB-CNM) clean room facilities, according to a previously described photolithographic process [120]. Electrical characterization of the sensor, following the Randles model of Fig. 4.5 is fundamental to estimate the intrinsic sensor time constant. For this purpose, experimental EIS measurements of the sensor were performed using Solartron SI 1287 potentiostat coupled with Solartron 1260 impedance/gain-phase analyzer module both from Ameteck Inc., USA. The fabricated Pt 3-electrode linear array presented $R_{\rm ct} = 56$ k Ω and $C_{\rm dl} = 1.5 \ \mu$ F.

In order to measure the instrumentation noise floor, a dummy electrical $R_{\rm ct}C_{\rm dl}$ sensor emulator with zero input condition was used to acquire the $q_{\rm mod}$ recording that resulted in the power spectrum of Fig. 2.11(a). Two regions are clearly visible: thermal flat noise dominates up to approximately 80 Hz, while for the higher frequencies the noise profile is dominated by the second-order (i.e. 40 dB/dec) shaped quantization noise.

For the electrochemical tests, the discrete implementation has been characterized through CV experiments of the Fe^{III}(CN)₆³⁻/Fe^{II}(CN)₆4⁻ couple. Fig. 2.11(b) shows the results for a 1 mM Ferri-Ferro in 150 mM KCl at different scan rates. The results are satisfactory compared to desktop comercial potentiostat equipments. Data is extracted by first recording the digital signal $q_{\rm mod}$ and after applying digital averaging using a third-order Butterworh low-pass filter as digital decimator with cut-off frequency of 2.5 Hz. Finally, it is worth to highlight that these preliminary experimental results are shown for the only purpose of validating the proof of concept, but their absolute performance is not indicative of the CMOS circuit implementations proposed in Chapter 3.

2.2 Differential Wide Potentiostatic Range

The fixed-WE $\Delta\Sigma$ M architecture proposed in Fig. 2.4 shows an ideal programmable range of $0 < V_{\text{pot}} < V_{\text{DD}}$, where V_{DD} stands for the nominal IC supply voltage. From the potentiostat viewpoint, it would be interesting to extend such a programmability to $V_{\text{rw}} \in (-V_{\text{DD}}, +V_{\text{DD}})$ not only because of electrochemical reasons (e.g. cyclic voltammetries) but also for the portability of the design to downscaled CMOS technologies with low V_{DD} values (e.g. 1.2 V).

In contrast to the fixed-WE architecture, the programmable-WE proposal of Fig. 2.12(a) is introduced to differentially control the voltages of both the working and



Figure 2.11 Electrical zero-input (a) and electrochemical cyclic voltammetries (b) measurements of the proof of concept of Fig. 2.10 with $R_{\rm FS} = 330 {\rm k}\Omega$.



Figure 2.12Proposed programmable-WE (a) and differential-DAC (b)
potentiostatic electrochemical single-bit second-order FF
CT $\Delta\Sigma M$ architectures.

reference electrodes as:

$$V_{\rm pot} = V_{\rm potp} - V_{\rm potn}, \qquad (2.12)$$

and so to extend the potentiostatic range virtually up to double the supply voltage, like in [3]. Its equivalent linear model is shown in Fig. 2.13(a) with:

$$L_2(s) = -G_{\rm mf} \left(\frac{G_{\rm m1}R_{\rm ct} - 1}{G_{\rm m1}}\right) \frac{1 - \frac{\tau_1}{G_{\rm m1}R_{\rm ct} - 1}s}{1 + \tau_1 s} \frac{1 + \tau_2 s}{\tau_2 s},\tag{2.13}$$

$$L_2(s) \longrightarrow L_1(s) \quad \text{for} \quad G_{\mathrm{m}1} \gg \frac{1}{R_{\mathrm{ct}}}.$$
 (2.14)

Unfortunately, this architecture imposes severe power requirements on the transconductor G_{m1} to push the RHP zero to high frequency. The differential-DAC alternative


Figure 2.13 Small-signal model of the programmable-WE (a) and differential-DAC (b) $\Delta\Sigma$ M architectures of Fig. 2.12

tive of Fig. 2.12(b) comes to solve the above issue while maintaining the potentiostatic wide range. In such a case, the equivalent small-signal circuit of Fig. 2.13(b) returns:

$$L_3(s) = -G_{\rm mf1} \left(\frac{R_{\rm ct}}{1 + \tau_1 s} - \frac{1 - \frac{G_{\rm mf2}}{G_{\rm mf1}}}{G_{\rm m1}} \right) \frac{1 + \tau_2 s}{\tau_2 s},\tag{2.15}$$

$$L_3(s) \equiv L_1(s) \text{ for } G_{mf1} = G_{mf2} \doteq G_{mf}.$$
 (2.16)

Hence, the effect of the RHP zero can be canceled. Indeed, this cancellation is always perfect because $G_{\rm mf1}$ and $G_{\rm mf2}$ do not actually exist as separated physical transconductors. In this sense, both $I_{\rm fsp}$ and $I_{\rm fsn}$ current sources must be seen as a single biphasic transconductance, whose output is steered between the two paths. For example, in the event of any current offset between $I_{\rm fsp}$ and $I_{\rm fsn}$, the same offset would be applied through the two $G_{\rm mf1}$ and $G_{\rm mf2}$ signal paths. As a positive side effect, the $G_{\rm m1}$ transconductor current requirements are now relaxed, as it only has to cope with the $I_{\rm fsp}$ and $I_{\rm fsn}$ mismatching.



Figure 2.14 Proposed wide-range potentiostatic second-order electrochemical $\Delta \Sigma M$ with flicker noise cancellation.

2.3 Flicker Noise Cancellation

As already pointed in the noise analysis of Section 2.1.3, the main low-frequency noise contributions in Fig. 2.12(b) come from the CMOS current sources of the feedback DAC, whose flicker noise is not shaped by the $\Delta \Sigma M$ loop. Therefore, to guarantee a high resolution for such slow electrochemical signals while preserving small dimensions of the feedback DAC transistors, the $\Delta\Sigma M$ variation architecture of Fig. 2.14 is proposed. In order to explain the flicker noise cancellation mechanism, the comparative analysis of Fig. 2.15 is supplied. When the 1/f noise cancellation mechanism of Fig. 2.14 is not activated, the $I_{\rm fsp}$ and $I_{\rm fsn}$ noise currents are either bypassed to G_{m1} or integrated into V_{rw} depending on the output digital state. In the scenario of very weak chemical signals, the averaged probability of 0's and 1's symbols is equalized in the $q_{\rm mod}$ output bit stream, resulting in a 6-dB attenuation of the $I_{\rm fsp}$ and $I_{\rm fsn}$ intrinsic noise levels. The $G_{\rm m1}$ switching mechanism of Fig. 2.14 is proposed in order to promote further cancellation of the low-frequency noise currents injected by the feedback DAC. Again, the corresponding noise circulation is depicted in Fig. 2.15(b). Now, the flicker contributions coming from the $I_{\rm fsp}$ source are always by passed to $G_{\rm m1}$, while the counterparts from the $I_{\rm fsn}$ source are biphasically integrated into the electrochemical sensor impedance. Obviously, the cancellation of the latter becomes optimum when $q_{\rm mod}$ shows equal probability of 1's and 0's symbols, which is the common case of very weak signals. Hence, the proposed noise reduction scheme aims to improve the chemical LOD of the overall $\Delta \Sigma M$ for electrochemical measurements over extended periods.



Figure 2.15 Feedback DAC $I_{\rm fsp}$ (red) and $I_{\rm fsn}$ (blue) noise current circulation without (a) and with (b) the proposed $G_{\rm m1}$ -switching flicker cancellation method of Fig. 2.14 for all output data cases of $q_{\rm mod}$.



Figure 2.16Electrical model simulation output PSD comparison:
fixed-WE (a), differential-DAC (b) and G_{m1} -switching (c)
for weak inputs. Response to -65 dB_{FS} 200 mHz sinu-
soidal input. Configuration is $(V_{potn} - V_{potp}) = 0$ V and
 ± 100 -nA full scale.

Fig. 2.16 illustrates the efficiency of this technique through transistor-level noise simulations. Here, the electrical model output PSD accounting with flicker noise in the feedback DAC is simulated and compared to the fixed-WE (a), differential-DAC (b), and $G_{\rm m1}$ -switching (c) architectures for weak input signals.

In conclusion, the proposed flicker noise cancellation mechanism is well suited for scenarios with equiprobability between the two output symbols '1' and '0', like the case of LOD. On the contrary, its effectiveness may be reduced when such a balance is broken due to large signals with strong asymmetric input waveforms.

CMOS ROICs in 65-nm and 0.18-µm Technologies 3

Modern electrochemical sensory applications demand portable, and even wearable, high-resolution smart systems featuring compact, lightweight, energy-efficient and cost-effective circuit frontends. In this scnearios, ICs in CMOS technologies can supply the required smartness at reduced power and size (cost).

This chapter collects the new potentiostatic-amperometric $\Delta\Sigma M$ architectures of Chapter 2 to propose optimized mixed-signal circuit implementation in popular cost-effective performance mixed-signal CMOS technologies. Indeed, two μ Wrange practical integrated circuit realizations in 180-nm and 65-nm CMOS nodes (3 steps in Moore's Law) are presented with the aim of proving architecture scalability. First, a design in 1.2-V 65-nm CMOS technology of the novel low-power extended-DR potentisotat-amperometric $\Delta\Sigma M$ architecture of Fig. 2.12(b) is designed. Subsequently, a smart mixed-signal front-end of the proposed architecture of Fig. 2.14 is designed in 1.8-V 0.18- μ m CMOS technology and customized for the low-cost assembling technology of Chapter 4. The chapter ends up with a comparison of both integrated implementations at electrical simulation level.

3.1 Low-Power CMOS Circuits

Thanks to the fusion of the potentiostatic AFE and the amperometric ADC, the main analog blocks to be designed for the proposed minimalistic $\Delta\Sigma$ Ms presented in Chapter 2 are reduced to the $G_{m1,2}$ transconductors, the current feedback DAC and the quantizer comparator. In practice, the main bottleneck for their CMOS circuit implementation comes from the wanted wide-range potentiostatic programmability.

Differential signal range is not an issue in our case because the system will be usually designed for low-amplitude ripple at $V_{\rm rw}$. However, and specially in those sub-micrometer CMOS technologies where the threshold voltages have not been scaled down at the same ratio as the supply voltage, the extended swing of both $V_{\rm potp}$ and $V_{\rm potn}$ does impose challenging input and output common-mode range specifications for the $G_{\rm m2}$ and $G_{\rm m1}$ transconductors, respectively. Furthermore, the wide programmability also affects the input common-mode range of the quantizer comparator and the operation for the current feedback DAC, requiring of lowheadroom operation.

3.1.1 Rail-to-Rail One-Times Current Transconductor

In the case of $G_{m1,2}$, the well-known one-times current mirror topology [13] circuit of Fig. 3.1(a) is selected for the purpose of keeping $I_{biasp} + I_{biasn}$ (so transconductance) constant regardless the input common-mode level. In other words, when the complementary input differential pairs M1-M2 and M3-M4 supplying G_{mn} and G_{mp} is operating in weak inversion saturation, according to the Enz-Krummenacher-Vittoz (EKV) metal-oxide-semiconductor field-effect transistor (MOSFET) model [121]:

$$G_{\rm m} = G_{\rm mn} + G_{\rm mp} = \frac{I_{\rm biasn}}{nU_{\rm t}} + \frac{I_{\rm biasp}}{nU_{\rm t}},\tag{3.1}$$

where n and U_t stand for the subthreshold slope and the thermal potential, respectively. Hence, by keeping the sum $I_{\text{biasn}} + I_{\text{biasp}}$ constant, the combined transconductance can be equalized for the wide input common-mode range. This task is done by M5, which steers the tail current depending on the input common-mode referred to V_{ref} . This topology is combined with a folded-cascode output stage, where the biasing levels of the cascode devices have been optimized to maximize the output voltage swing [122], allowing to limit the amplitude loss at each rail to only two saturation voltages. Furthermore, proportional to absolute temperature (PTAT) bias currents can be used for I_{biasn} and I_{biasp} in order to compensate the thermal dependency in (3.1).

3.1.2 Rail-to-Rail Latched Quantizer

A latched-type dynamic comparator is an ideal option for the implementation of the single-bit quantizer of the $\Delta\Sigma$ M due to their full output swing, high input impedance and absence of static power consumption [123]. However, traditional latch comparators suffer from limited common-mode input range. A strategy similar to the complementary-input transconductors of Fig. 3.1(a) is proposed in



Figure 3.1CMOS rail-to-rail one-times current transconductor [13]
(a), rail-to-rail latched quantizer (b) and single-bit feed-
back DAC (c) for the proposed $\Delta\Sigma M$ architectures of
Fig. 2.12(b) and Fig. 2.14.

Fig. 3.1(b) but in the digital domain. The output of two complementary latched comparators are logically combined following Table 3.1. Basically, during the reset phase ($\phi_s = 1$), switches pre-charge { $P_{\text{outn}}, \bar{P}_{\text{outn}}$ } and discharge { $P_{\text{outp}}, \bar{P}_{\text{outp}}$ } nodes to V_{DD} and V_{SS} , respectively. In the comparison phase ($\phi_s = 0$) the input differential voltage ($V_{\text{inp}} - V_{\text{inn}}$) is converted into a differential current and mirrored to the regenerative latch. Positive feedback enables the regeneration of a small differential voltage to a full swing differential voltage. In the event where the PMOS-input latch is off (input common-mode close to V_{DD}), { $P_{\text{outp}}, \bar{P}_{\text{outp}}$ } nodes remain at the negative rail regardless of ϕ_s . The output inverter ensures a logic 1 in one of the AND inputs, and so q_{out} follows \bar{q}_{outn} . On the other hand, when NMOS-input latch is off (input voltage close to V_{SS}), { $P_{\text{outn}}, \bar{P}_{\text{outp}}$ } nodes remain charged to the positive supply V_{DD} and two inverters ensure a logic 1. Therefore, q_{out} follows q_{outp} . Lastly, when both are operating simultaneosly, q_{out} follows $q_{\text{outp}} \cdot \bar{q}_{\text{outn}}$

$rac{V_{ m inp}+V_{ m inn}}{2}$	$q_{ m outp}$	$q_{ m outn}$	$q_{ m out}$
close to $V_{\rm DD}$	1	$\operatorname{sign}(V_{\operatorname{inn}} - V_{\operatorname{inp}})$	$ar{q}_{ ext{outn}}$
otherwise	$\operatorname{sign}(V_{\operatorname{inp}} - V_{\operatorname{inn}})$	$\operatorname{sign}(V_{\operatorname{inn}} - V_{\operatorname{inp}})$	$q_{ m outp}\cdot ar{q}_{ m outn}$
close to $V_{\rm SS}$	$\operatorname{sign}(V_{\operatorname{inp}} - V_{\operatorname{inn}})$	0	$q_{ m outp}$

Table 3.1Electrical to logic transfer function of the rail-to-rail comparator proposed in Fig. 3.1(b).

3.1.3 Differential-Current Feedback DAC

A switched-current source circuit is implemented for the differential single-bit feedback DAC, as shown in Fig. 3.1(c). A current cascode is preferable for both $I_{\rm fsn}$ and $I_{\rm fsp}$ as it boosts the output impedance, it shields the current source from spikes and reduces kick-back interference to the bias lines [124]. The biasing levels can also easly be optimized for low-headroom operation, allowing to limit the amplitude loss at each rail to only two saturation voltages.

3.1.4 All-MOS Subthreshold Current Reference

The main CMOS building blocks presented in previous sections require a supporting current reference for the generation of the bias current of each analog block and for supplying the full-scale levels of the feedback DAC. In general, it is desirable



Figure 3.2 Low-voltage all-MOS circuit topology for the generation of $I_{\rm S}$ -based biasing currents and thermally compensated voltage references.

to avoid any off-chip analog components, specially for high precision and low cost. Moreover, an all-MOS solution is preferred over particular alternatives based on bipolar junction transistor (BJT) devices to avoid technology specific requirements. The self-bias circuit of Fig. 3.2 is based on a single-threshold all-MOS devices circuit to generate voltage reference thermally compensated and biasing currents based on MOS specific current (I_S) [125]. In what follows, the bulk terminal of each MOS device is connected to the corresponding supply voltage. Basically, the generator is composed of three cascaded sections: the PTAT voltage core (1:P), the specific current generator (M:N) and the thermally compensated output voltage reference itself (X:Y)

The principle of operation of the proposed voltage reference can be also split in the three stages of Fig. 3.2. Firstly, the 1:P matched pair is operated in weak inversion (i.e. subthreshold) saturation. In what follows, channel length modulation effects are neglected. According to the EKV model [126], the drain current expression for this region of operation is:

$$I_{\rm D} = I_{\rm S} e^{\frac{V_{\rm GB} - V_{\rm TO}}{nU_{\rm t}}} e^{-\frac{V_{\rm SB}}{U_{\rm t}}} \text{ and } I_{\rm S} = 2n\beta U_{\rm t}^2,$$
 (3.2)

where $I_{\rm S}$ is the specific current, $V_{\rm TO}$ is the well known threshold voltage, while β is the current factor. The symmetry of the current mirror 1:*P* cause:

$$V_{\rm ptat} = U_{\rm t} \ln P. \tag{3.3}$$

Secondly, I_{bias} is obtained from the equivalent non-linear load attached to V_{ptat} . For such a purpose, 1:N matching group is operated in strong inversion saturation (upper) and conduction (lower) according to [126]:

$$I_{\rm D} = \frac{\beta}{2n} (V_{\rm GB} - V_{\rm TO} - nV_{\rm SB})^2, \qquad (3.4)$$

$$I_{\rm D} = \beta \left[V_{\rm GB} - V_{\rm TO} - \frac{n}{2} (V_{\rm DB} + V_{\rm SB}) \right] (V_{\rm DB} - V_{\rm SB}).$$
(3.5)

Taking into account both M and N scaling factors:

$$\begin{cases} MI_{\text{bias}} = \frac{N\beta_7}{2n} (V_{\text{bias}} - V_{\text{TO}} - nV_{\text{ptat}})^2, \\ (M+1)I_{\text{bias}} = \beta_7 \left(V_{\text{bias}} - V_{\text{TO}} - \frac{n}{2} V_{\text{ptat}} \right) V_{\text{ptat}}, \end{cases}$$
(3.6)

the resulting biasing current is proportional to the specific current:

$$I_{\rm bias} \doteq Q I_{\rm S},\tag{3.7}$$

$$Q = \left[\frac{\ln P}{2(M+1)} \left(\sqrt{\frac{M}{N}} + \sqrt{\frac{M}{N} + M + 1}\right)\right]^2.$$
(3.8)

Thirdly and last, I_{bias} is X scaled through the mirror output and driven to the Y active load operating in strong inversion saturation as described by (3.4). The final voltage reference is found to be:

$$V_{\rm ref} = 2n \sqrt{\frac{QX}{Y}} U_{\rm t} + V_{\rm TO}. \tag{3.9}$$

It is well known that the MOSFET threshold voltage exhibits a negative thermal coefficient (NTC) following the general model [127]:

$$V_{\rm TO}(T) = V_{\rm TO}(T_{\rm O}) - \alpha \left(\frac{T}{T_{\rm O}} - 1\right),$$
 (3.10)

where α , $T_{\rm O}$ and T are the thermal coefficient for the particular CMOS technology, the reference and the working temperatures, respectively. Hence, combining the NTC behavior of $V_{\rm TO}$ in (3.10) with the PTAT law supplied by $U_{\rm t}$ in (3.9), thermal drifts in $V_{\rm ref}$ can be canceled. In particular, the design constraint for such an ideal thermal compensation is:

$$\sqrt{\frac{QX}{Y}} = \frac{1}{2n} \frac{\alpha}{U_{\rm t}(T_{\rm O})},\tag{3.11}$$

resulting in the temperature independent reference:

$$V_{\rm ref} \equiv \alpha + V_{\rm TO}(T_{\rm O}). \tag{3.12}$$

An important issue in self-bias current sources is the existence of degenerate bias points. When the supply is turned on, all devices may remain off indefinitely because the positive feedback loop formation in branches B_1 and B_2 can also support a zero current state. This problem can be addressed by employing the start-up circuit of Fig. 3.2 that helps driving the circuit to the desired state. Considering the initial state, i.e. $V_{\rm DD}$ at 0 and MOS capacitor M_c uncharged, when $V_{\rm DD}$ starts to go up, $V_{\rm P}$ and $V_{\rm N}$ follows $V_{\rm DD}$, and so $M_{\rm s1,2}$ start conducting and shunting charge from $V_{\rm P}$ to $V_{\rm b}$. This shunting raises $V_{\rm b}$ so current starts flowing and the circuit starts up. Subsequently, when $V_{\rm DD}$ reaches the $V_{\rm TO}$ of M_{s4} , $V_{\rm N}$ goes to zero, thus switching off the start up circuit by turning off $M_{\rm s2}$.

3.2 A 1.2-V 65-nm CMOS Electrochemical $\Delta \Sigma M$

The proposed extended-DR wide-range potentiostat-electrochemical $\Delta \Sigma M$ of Fig. 3.3 has been integrated in TSMC 1.2-V 65-nm 1-poly 9-metal CMOS technology, available through the Europractice IC service [128]. Table 3.2 summarizes some of the main characteristics of this technology.

3.2.1 Full-Custom Schematic and Physical Design

Fig. 3.4 illustrates the CMOS building blocks at schematic level, including the transistors size and biasing details.

As stated in the design methodology of Chapter 2, the design parameters of the potentiostatic-amperometric $\Delta \Sigma M$ must be determined in accordance with the



Figure 3.3Extended-DR wide-range potentiostat second-order single-
bit CT $\Delta \Sigma M$ architecture integrated in TSMC 1.2-V
65-nm CMOS technology.

Process	Name	TSMC65	
	Critical dimension	65 nm	
	Triple well	Yes	
	Number of metals	9	
	Supply voltage	1.2 V / 2.5 V	
Devices	N/P MOSFET regular $V_{\rm T0}$	+0.31 V / $-0.34~{\rm V}$	
	N/P MOSFET low $V_{\rm T0}$ (LV)	$+0.17~{ m V}$ / $-0.23~{ m V}$	
	N/P Specific current (W/L)=1	660 nA / 230 nA	
	Capacitor type	MiM	
	Capacitor density	$2 \text{ fF}/\mu \text{m}^2$	
	Other options	Zero $V_{\rm T0}$	
	MOSFET model	BSIM3v3	

Table 3.2Main characteristics of the TSMC 1.2-V 65-nm 1P9M
CMOS technology.

sensor specifications, i.e. τ_1 and $I_{\rm sens}$ full scale. In this sense, special attention is given to extend not only the potentiostatic range but also the amperometric dynamic range. For the latter, the biphasic current full scale of the feedback DAC is designed to be digitally programmable from ±100 nA to ±1.5 μ A in 200-nA steps. Moreover, the electronic integrator time constant $\tau_2 = C_2/G_{\rm m2}$ can be also tunnable from 0.5 ms to 3.3 ms in 0.4-ms steps by digitally controlling the current biasing of $G_{\rm m2}$ from ±0.8 nA to ±8 nA, respectively. To that extend, large variations in the electrochemical time constant τ_1 can be counterbalanced by properly setting the sampling frequency f_s , the electronic integrator time constant τ_2 and the biphasic current full scale, as referred in Section 2.1.3.



Figure 3.4CMOS schematics of the rail-to-rail one-times current
transconductor (a), rail-to-rail latched quantizer (b) and
single-bit current feedback DAC (c) for the electrochemical
 $\Delta\Sigma M$ of Fig. 3.3 in TSMC 1.2-V 65-nm CMOS technology.
All devices dimensions are in μm .

The design of the electrochemical $\Delta \Sigma M$ of Fig. 3.3 has been optimized for timming, performance, area and power, following the top-down design flow of Fig. 3.5. The full custom schematic and physical design were performed through the Cadence Virtuoso[®] [129] suite. Scientific Python (SciPy) [130] was also used in parallel to speed up data processing of the simulations results:

- 1. The top-down design starts with the electrical behavioral domain of the electrochemical $\Delta\Sigma M$ of Fig. 3.3. All individual blocks are replaced by ideal Verilog-A [131] and SPICE [132] behavioral blocks such as voltage controlled voltage source (VCVS), voltage controlled current source (VCCS), S/H, capacitors and resistors, among others.
- 2. The electrical behavioral model is then simulated to verify that the design specifications are achieved. Further details to this electrical model are added and verified in terms of limited voltage operation, noise and second-order effects such as finite gain and slew rate are taken into account for a better approximation.
- 3. At the circuit level, a suitable circuit topology is carefully assigned to each of the system block. First, each block at transistor level is verified as an independent unit against specifications and not in the context of the entire system. Once verified separately, the blocks are then combined and verified together.
- 4. All circuit variables are fine-tuned and optimized to meet the performance targets. Mismatch and process effects are carefully assessed through Montecarlo analysis, and overall system functionality secured for PVT variation effects.
- 5. Next step involves the full-custom mask layout design accounting general matching rules and decoupling guidelines for better optimization.
- 6. Physical verification such as design rule checking (DRC) and layout versus schematic (LVS) are performed and finally, detailed circuit level simulations are carried out with extracted layout parasitics, thus completing the top-down methodology. If the design does not satisfy the design specifications, reiterations are required to revert back to previous design steps.

Fig. 3.6 shows the detailed layout of the proposed electrochemical $\Delta\Sigma M$ of Fig. 3.3 for the TSMC 1.2-V 65-nm CMOS technology. The overall circuit area, excluding I/O pads, is around 0.07 mm². It is clear that most of the Silicon area is occupied by the second stage of the noise shaper $(G_{m2}-C_2)$ due to the large time constants involved. The large-size devices present in both transconductor differential pairs

 $G_{\rm m1}$ and $G_{\rm m2}$ are for matching purpose with the aim of minimizing potentiostatic shifts. As discussed in Section 2.1.3, the main noise contributions come from the CMOS current sources of the feedback DAC, whose flicker noise is not shaped by the $\Delta\Sigma$ loop. Unfortunately, the architecture in Fig. 3.3 does not benefit from a flicker noise cancellation mechanism. Thus, the large area occupied by the current feedback DAC (6480 μ m²) and its current bias (on-chip current reference of Fig. 3.2) responds to the need of minimizing their low-frequency noise contribution.



Figure 3.5Full-custom analog IC design flow and methodology employed for the electrochemical $\Delta\Sigma M$ of Fig 3.3.

3.2.2 Simulation Results

The post-layout simulation results presented in this section have been obtained for a typical electrochemical sensor impedance $R_{\rm ct} = 500 \ {\rm k\Omega}$ and $C_{\rm dl} = 300 \ {\rm nF}$ [12]. Experimental EIS measurements of the sensor were performed using Autolab PG-STAT302N potentiostat coupled with Eco Chemie FRA32M impedance analysis module [12] from Metrohm Autolab B.V., The Netherlands. Considering $\tau_1 = 0.15$ s, the following design parameter values are chosen: $G_{\rm m1} = 9 \ \mu {\rm S}$, $G_{\rm m2} = 20 \ {\rm ns}$, $C_2 = 66 \ {\rm pF} \ (\tau_2 = 3.3 \ {\rm ms})$. Stability constrains impose $f_{\rm s} \ge 300 \ {\rm Hz}$, so $f_{\rm s} = 512 \ {\rm Hz}$ is finally selected, which is equivalent to OSR = 256 for 1-Hz bandwidth.

The simulated transient response of Fig. 3.7 shows how the electrochemical $\Delta \Sigma M$ response under a 200-mHz harmonic stimulus with single 1.2-V supply. Fig. 3.7(a)



Figure 3.6 Physical layout of the electrochemical $\Delta\Sigma M$ of Fig. 3.3 in TSMC 65-nm 9-metal CMOS technology. Core bounding box is 350 μ m × 200 μ m (0.07 mm²).

plots the modulated signal $q_{\rm mod}$ and its digital average $d_{\rm out}$ after applying a thirdorder Butterworh low-pass filter as digital decimator. In Fig. 3.7(b), it can be noticed how the negative feedback loop around the trasconductance $G_{\rm m1}$ forces $V_{\rm w}$ to follow $V_{\rm potn} = V_{\rm DD}/2 = 0.6$ V. The ns-range spikes are due to switching artifacts. Furthermore, the $\Delta\Sigma M$ feedback loop forces $V_{\rm r}$ and $V_{\rm int}$ to follow $V_{\rm potp} =$ $V_{\rm DD}/2 = 0.6$ V, the ripple at the reference electrode $V_{\rm r}$ obeys expression (2.10).

Fig. 3.8 demonstrates the potentiostatic wide programmable range under lowvoltage supply. Thanks to the differential control of the proposed architecture, the voltage between the working and reference electrodes $V_{\rm rw}$ is forced out to be the same as $V_{\rm potp} - V_{\rm potn}$. Simulation revels that a 2-V_{pp} potential window can be achieved under single 1.2-V supply. The top and bottom limits emanate from the output range of the current feedback DAC, which requires two over-drive voltages to maintain the cascode transistors in saturation operation. Since they are biased in weak inversion, the overdrive voltage is limited down to $3U_{\rm t}$, i.e. about 75 mV at room temperature.

The individual $(g_{\rm mn}, g_{\rm mp})$ and total $(g_{\rm mt})$ transconductances over the commonmode input voltage $V_{\rm cm}$ of the rail-to-rail one-times current mirror biased in weak inversion of Fig. 3.4(a) is simulated in Fig. 3.9. Here, $V_{\rm cm}$ is swept from 0 to $V_{\rm DD}$ and the three regions are clearly visible. When $V_{\rm cm}$ is close to $V_{\rm DD}$, the bias current $I_{\rm bias}$ flows entirely into the n-type pair. Since the tail current of the p-type



Figure 3.7Simulated transient response of modulated (a) and inter-
nal (b) signals of the TSMC 1.2-V 65-nm electrochemical
 $\Delta \Sigma M$ of Fig. 3.3. Configuration is $V_{\text{potn,p}} = V_{\text{DD}}/2 =$
0.6 V and ±1.5- μ A full scale.

channel is zero, $g_{\rm mt}$ is equal to $g_{\rm mn}$. In the mid-supply stage, part of the current bias from the n-type is taken and steered it to the p-type pair through the one-times current mirror. As the sum of both tail currents is equal to $I_{\rm bias}$, the total $g_{\rm mt}$ is kept constant. In the low range of $V_{\rm cm}$, the bias current flows completely through the p-type pair. Since the current through n-type pair now is zero, and the sum of both tail currents is still equal to $I_{\rm bias}$, the net $g_{\rm mt}$ is again kept constant. There is 'bump' in the middle of the $g_{\rm mt}$ plot corresponding to the transition of the complementary pairs.



Figure 3.8 Simulated potentiostatic range for the TSMC 1.2-V 65-nm electrochemical $\Delta \Sigma M$ of Fig. 3.3.

Fig. 3.10 compares the output spectrum of the electrochemical $\Delta\Sigma M$ of Fig. 3.3 with and without electronic transient noise, for the same $-6 \text{ dB}_{\text{FS}}$ 200 mHz sinusoidal input at 512 Hz and ± 100 -nA full scale. It can be observed that the high-frequency part of the spectrum, above the band of interest is preserved as it is dominated by the quantization noise. In the case of accounting the device noise, flicker noise is noticeably added to the low-frequency portion of the spectrum, giving a typical slope of -10 dB/decade.

The amperometric dynamic range extension concept is shown in Fig. 3.11, where the simulated signal-to-noise-distortion ratio (SNDR) curves at the minimum, half and maximum programmable DAC full-scale levels are plotted. With sustained $SNDR_{max}$ values around 80 dB for each full scale, simulations revel a combined electrochemical current dynamic range of up to 105 dB.



Figure 3.9Normalized transconductance versus the common-mode
input volatge of the rail-to-rail transconductors of
Fig. 3.4(a) used in the TSMC 1.2-V 65-nm electrochemical
 $\Delta\Sigma M$ of Fig. 3.3.

3.3 A 1.8-V 0.18-µm CMOS Electrochemical Smart Frontend

The proposed wide-range potentiostatic electrochemical $\Delta\Sigma M$ with the flicker noise cancellation mechanism of Fig. 3.12 has been integrated in XFAB 1.8-V 0.18- μ m 1P6M CMOS technology also available through the Europractice IC service [128]. Table 3.3 summarizes some of the main characteristics of this technology.

Apart from the electrochemical $\Delta \Sigma M$ blocks and the current bias generator itself of Section 3.1, the following on-chip auxiliary modules have been also integrated in the smart sensor frontend of Fig. 3.12(b):

- 1. I²C bus interface for both digital programming-in and read-out.
- 2. 7-bit pseudo-random address generation for the $\rm I^2C$ individual slave address assignment.
- 3. Power management unit (PMU) consisting on a 1.8-V capacitor-less (capless) linear regulator with PTAT voltage reference and power on reset (POR).
- 4. Two digitally programmable voltage sources for both potentiostatic references V_{potp} and V_{potn} .



Figure 3.10 Post-layout simulation comparison of the output PSD with (a) and without (b) electronic transient noise of the electrochemical $\Delta\Sigma M$ of Fig. 3.6. Configuration is $V_{\text{potn},p} = 0.6$ V and ± 100 -nA full scale.



Figure 3.11Post-layout simulated output SNDR for three programmable full scale values of the electrochemical $\Delta \Sigma M$
of Fig. 3.6. Response to 200-mHz input and integrated
in-band noise from 10 mHz to 1 Hz.



Figure 3.12Proposed wide-range electrochemical potentiostatic $\Delta \Sigma M$
with flicker noise cancellation architecture (a) and 7-pin
SoC block diagram (b) integrated in XFAB 1.8-V 0.18- μ m
CMOS technology.

3.3.1 Mixed-signal Schematic and Physical Design

Fig. 3.13 depicts the CMOS building blocks introduced in Section 3.12, with the particular transistors size and biasing details for the smart electrochemical frontend of Fig. 3.12. Compared to the previous design of Section 3.2, the one-bit feedback DAC is scaled down in size. This reduction in transistor area proportionally increases the flicker noise coming from the feedback DAC sources, but it is revoke here thanks to the low-frequency noise cancellation mechanism.

The mixed-signal smart-sensor frontend includes a standard Inter-Integrated Circuit I^2C interface bus [133]. This synchronous, multi-slave, serial digital I/O protocol allows to decrease the number of pads for the programming-in and read-out



Figure 3.13 CMOS schematics of the rail-to-rail one-times current transconductor (a), rail-to-rail latched quantizer (b) and single-bit current feedback DAC (c) for the electrochemical $\Delta\Sigma$ M of Fig. 3.12(a) in XFAB 1.8-V 0.18- μ m CMOS technology. All devices dimensions are in μ m.

Process	Name	XFAB-XH018
	Critical dimension	$0.18~\mu{ m m}$
	Triple well	Yes
	Number of metals	6
	Supply voltage	1.8V / 3.3V
Devices	N/P MOSFET regular $V_{\rm T0}$	+0.58 V / -0.6 V
	N/P MOSFET low $V_{\rm T0}$ (LV)	$+0.17~{\rm V}$ / $-0.23~{\rm V}$
	N/P Specific current (W/L)	495 / 285 nA
	Capacitor type	MIM
	Capacitor density	$1 \text{ fF}/\mu \text{m}^2$
	Resistor type	High- Ω Poly
	Resistor density	$6.7 \text{ k}\Omega/\Box$
	Other options	Zero $V_{\rm T0}$
	MOSFET model	BSIM3v3

Table 3.3Main characteristics of the XFAB 1.8-V $0.18-\mu m$ 1P6M
CMOS technology.

comunication, which is of special interest for the low-cost assembly proposals of Chapter 4. The general idea is to translate serial data line (SDA) and serial clock line (SCL) into a simple series of 8-bit read/write commands for accessing a set of user-defined registers in the smart frontend. As a result, only two bus lines are required to control the extensive system configuration. These registers are defined as either configuration registers (read/write) or status registers (read-only). The I²C slave consists of two main blocks as described in Fig. 3.14(a) called I²C Control Unit and Configuration/Status register banks.

The Control Unit is a state machine that continuously monitors the state of the SCL and SDA bus lines and generates the appropriate control signals. Basically, to begin a data transfer, the state machine waits for a start condition and compares whether or not the slave address on the bus corresponds to the 7-bit slave address slv_addr . If the slave address does not match, then the slave will not acknowledge the master and it will revert back to its idle state waiting for the next start condition. Once the controller has been addressed correctly, the master may send either a register write or a register read to the slave. The I²C command sequence understood by the slave controller is summarized in Fig. 3.14(b).

The configuration and status registers of Fig. 3.14(a) are 8-bit wide with up to 128 in each bank. In the case of configuration registers, they are read/write addressable and four are employed here to configure the electrochemical $\Delta\Sigma M$ parameters, according to the mapping of Table 3.4. As it can be seen, two registers are dedicated to set the 8-bit potentiostatic signals V_{potp} and V_{potn} , one register to program both



Figure 3.14 | I²C slave serial interface controller architecture (a) and command sequence (b) as included in the electrochemical smart frontend of Fig. 3.12(b).

the biphasic current full scale $I_{\rm fsp,n}$ from ±100nA to ±1.5µA in 200-nA steps and the electronic integrator time constant τ_2 range from 0.5ms to 3.3ms in 0.4-ms steps, and a last register is used to provide the 1-bit sampling clock frequency $f_{\rm s}$ to the $\Delta\Sigma$ M. As for the status registers, they are read-only and one is assigned for reading out the single bit electrochemical modulated signal $q_{\rm mod}$.

Address	\mathbf{Symbol}	Function	Programmability
03h	$I_{\rm FS}[0:3]$	Current full scale	$\pm 100~\mathrm{nA}/\pm 1.5~\mu\mathrm{A}~(200~\mathrm{nA/step})$
03h	$G_{m2}[7:4]$	Time constant τ_2	0.5 ms/3.3 ms (0.4 ms/step)
43h	$f_{ m s}[0]$	Sampling clock	Externally through "general call"
07h	$D_{\rm potn}$ [0:7]	$V_{\rm potn}$ signal	0 V/1.6 V (12.5 mV/step)
08h	$D_{\rm potp}[0:7]$	$V_{\rm potp}$ signal	0 V/1.6 V (12.5 mV/step)

Table 3.4I²C dedicated configuration registers description employed
for the control of the smart electrochemical frontend of
Fig. 3.12.

The I²C interface is customized to address every device connected to the I²C bus at the same time by using a "general call" (address 0). However, if a device does not need any of the data supplied within the general call structure, it can ignore this address. If a device does require data from a general call, it behaves as a slave-receiver [133]. This feature is of especial interest when multiple slaves (frontends) share the same I²C bus. Being the $\Delta\Sigma M$ sampling frequency generated by toggling one bit from one of the I²C configuration registers, a general call can well be employed to simultaneously provide the f_s to each of the individual slaves that are connected to the same I²C bus. This solution allows to monitor simultaneosly a ROICs network by using only two general-purpose I/O pins per chip.

The design of the I^2C slave interface has been optimized for area, timing and power, following the design flow of Fig. 3.15.

- 1. The top-down design starts with the synthesizable hardware description level (HDL) the register transfer level (RTL) employing Verilog [131]. This is first verified for functional correctness by logic simulation.
- 2. The Verilog HDL is then synthesized with Cadence Genus[®] [129] tool to be converted down to a gate-level description and mapped into the standard-cell digital library of the target CMOS technology.
- 3. The gate-level netslist obtained from the synthesis tool now is passed through the Verilog simulator. The output of the gate-level simulation is compared against the simulation output of point 1 in order to verify that the implementation is correct.
- 4. The already verified gate-level netlist is then imported into Cadence Innovus[®] [129] tool for physical place and route. The main steps carried in the layout design flow are:
 - (a) Floorplanning: definition of the core area (containing the cells arranged in rows) and I/O area (containing power/ground rings and I/O pins).
 - (b) Placement: I/O ports and cells placed in the allotted rows.
 - (c) Clock tree: to minimize skew and insertion delay.
 - (d) Signal routing: cells and I/O pins connected together by routing the circuit nets.
- 5. Physical verification of the final layout design, which includes, but not limited to, DRC, LVS and antenna rule checking.

The semi-custom digital IC design methodology of Fig. 3.15 employed for the I^2C slave of Fig 3.14 was done in collaboration with the research group Centro de



Figure 3.15 Semi-custom digital IC design flow and methodology employed for the I^2C slave of Fig 3.14.



Figure 3.16 CMOS 8-bit binary-weighted switched-current DAC for $V_{\text{potp,n}}$ references (a) and bit slice of the I²C pseudorandom slave address generator (b) as used in the SoC of Fig. 3.12(b). All device dimensions are in μ m.

Micro y Nanoelectrónica del Bicentenario (CMNB) from the Instituto Nacional de Tecnología Industrial (INTI), Argentina.

Concerning the supporting blocks of the smart frontend of Fig. 3.12(b), two 8-bit binary-weighted current-steering DAC with a resistive load are integrated on-chip to supply the potentiostat with both analog references V_{potp} and V_{potn} , as illustrated in Fig. 3.16. Their potential can be either kept constant for a certain time or scanned over a potential range, allowing different waveform signals to stimulate the cell in CV, square-wave voltammetry or chronoamperometry. Each input bit

D drived through the I²C slave configuration register of Fig 3.14 controls a binarly weighted current with respect to a unit value. D₀ stands for the least significant bit (LSB) and D₇ the most significant bit (MSB). The current sources are scaled up by a factor of two from one bit to the next. The $V_{\text{potp},n}$ resolution is then defined by:

$$V_{\rm LSB} = \frac{1}{2^8 - 1} R_{\rm dac} \sum_{x=0}^{7} I_x.$$
(3.13)

The I²C slave address is 7-bit wide and it is bitwise randomly generated by the circuit proposed in Fig. 3.16(b), which is based on a regenerative dynamic latched comparator [134]. First, POR is low, thus shorting both output nodes (Out and \overline{Out}), and precharging them to the supply voltage. Then, POR changes to high to trigger the positive feedback of the latch, which unbalances the outputs and holds the resulting complementary state. Based on the influence of technology mismatch, one of the inverters will tend to be faster than the other, resulting in more ones/zeros generated at its output. PVT variations or coupled noise can disrupt this behavior by introducing biases that favor resolution towards one particular state. For this reason, transistors M_1 and M_2 are minimum in size to assure the technology mismatch variations dominate over other factors.

A fully integrated on-chip linear regulator is also implemented in the smart frontend of Fig. 3.12(b) to provide a regulated 1.8-V core supply from the 3.3-V external supply. Linear regulators are one of the most important blocks in any PMU. They are used where a stable voltage supply must be guaranteed regardless of any changes in the current load and the input supply [135]. Fig. 3.17(a) shows the topology of a CMOS linear regulator without external capacitor, also known as capless voltage regulator. It consists of an error amplifier (EA), a feedback resistor network formed by R_1 and R_2 , a pass transistor $M_{\rm P}$, and a voltage reference $V_{\rm ref}$. The EA is reponsible of comparing the reference voltage with the output voltage obtained by the resistive feedback and driving $M_{\rm P}$ as a function of the comparison result. Assuming an infinite loop voltage gain, the output voltage is then determined by the ratio of the output resistors R_1 and R_2 , and by the voltage reference:

$$V_{\rm out} = (1 + \frac{R_1}{R_2})V_{\rm ref}.$$
 (3.14)

Conventional linear regulator usually requires of an external capacitor to have an acceptable transient response over load current transitions and to guarantee the stability of the feedback loop. However, this solution is usually bulky and it consumes valuable area and pad count in system on chip (SoC) devices. For all these reasons, a fully integrated on-chip capless linear regulator is preferred. Fig. 3.17(b) shows the schematic view of this linear regulator including all device sizing for



Figure 3.17 CMOS capless linear voltage regulator topology (a) and schematic (b) employed in the smart electrochemical frontend of Fig. 3.12(b). All devices dimensions are in μ m.

XFAB 1.8-V 0.18- μ m CMOS technology. Basically, it consists of a telescopic n-type differential-pair as EA, a p-type pass transistor $M_{\rm P}$ and a diode-connected feedback network. The use of a diode-connected network [136] allows important area savings compared to the resistive network of Fig. 3.17(a), which can demand large area when low-current consumption is required. In the diode-connected feedback network, the bulk-terminal of each transistor is connected to their corresponding source, so that all show identical I/V characteristics. As the same current flows through all transistors, the voltage $V_{\rm f}$ can be easily fixed. For example, sizing the transistors identically, each device drops the same voltage $V_{\rm ds}$ ($V_{\rm gs}$), due to the same current operation. Hence, the voltage will divide evenly $V_{\rm f} = V_{\rm out}/2$. In terms of stability, the regulator is being stabilized with a cascode compensation technique [137], formed by the common-gate transistor M_4 , acting as a current buffer, and the compensation capacitor $C_{\rm c}$. Compared to Miller compensation, it provides better pole splitting and stability response, since it creates a LHP instead of a RHP zero.

Apart from ensuring a regulated supply voltage to the electrochemical $\Delta\Sigma M$ of Fig. 3.12(a), the other purpose of this regulator is to coupe with the fast load current transitions of the digital I²C interface of Fig. 3.12(b). The standard I²C interface operates with a minimum clock of 100 kHz and so its fast spiky current consumption may result in large voltage transients at the output of the regulator, affecting the proper operation of the overall system or even overcoming the breakdown limits of the transistors. Consequently, the voltage regulator is designed with enough closed-loop bandwidth and slew rate to fulfill the required dynamic response imposed by the mixed-signal SoC.

The full custom analog and mixed-signal IC design methodology employed for the above supporting blocks has already been described in Section 3.2.1. Fig. 3.18(a) shows the physical layout of the smart sensor frontend in XFAB 1.8-V 180-nm CMOS technology. All main blocks are highlighted for comparison purpose. The overall core area is around 0.18 mm². Thanks to the synthesis and mapping processes of the I²C slave, the design is optimized in terms of minimum area by having lesser number of cells and by replacing multiple cells with single cell that includes the same logical functionality. Consequently, the I²C module can be condensed inside an area of 0.016 mm², which represents less than 10% of the overall size.

The complete chip exhibits a total size of $1.5 \text{ mm} \times 1.5 \text{ mm} (2.25 \text{ mm}^2)$ and it contains 10 I/O pads, distributed as follows: three analog pads for the electrochemical sensor, two analog pads for the external 3.3-V power supply and two digital bidirectional pads for the standard I²C bus. The remaining three pads are not required for the performance and are only added for testing purposes. As it can be easily noticed in the floorplan of Fig. 3.18(b), the pad area and spacing have been extended to meet custom requirements of the low-cost IC assembly strategies described in detail in Chapter 4.

3.3.2 SoC Simulation Results

The load regulation capabilities of the linear regulator of Fig. 3.17(b) are evaluated considering the worst-case scenario, i.e. during the I²C module operation with high-speed clocking. Fig. 3.19 shows the load transient response to abrupt load current changes, mostly demanded by the digital I²C switching signals. The response time Δt_r (Δt_1 , Δt_2) of the linear regulator is not only affected by the closed-loop bandwidth but also by the slew-rate as a consequence of the parasitic capacitor C_{pass} at the gate of the pass transistor $M_{\rm P}$ of Fig. 3.17. Since these current transitions are outside of the time response, the regulator cannot react to the load change. Consequently, the load transient response is degraded with voltage overshoots Δv_+ and undershoots Δv_- at the supply rail.

The results in terms of loop gain magnitude and phase of Fig. 3.20 are simulated for both minimum and maximum load current conditions (i.e. 0 and 2 mA) along with the equivalent load capacitance $C_{\rm L} = 3$ pF imposed by the I²C module and the remaining SoC blocks. Simulation results show that the DC gain is barely influenced by the current load. Furthermore, the overall loop stability is well ensured with a constant 57° phase margin, since the non-dominant pole p_2 does not depend on the current load and it causes no change on the phase margin. The main performance figures of the capless linear regulator of Fig. 3.18(a) are summarize in Table 3.5



Figure 3.18Physical layout of the core (a) and custom pad ring (b) of
the smart-sensor frontend of Fig. 3.12 in XFAB 0.18- μ m
6-metal CMOS technology. Chip size is 1.5 mm × 1.5 mm
(2.25 mm²). Core bonding box is 480 μ m × 370 μ m
(0.18 mm²)

75



Figure 3.19 Post-layout simulation of the load transient response of the 1.8-V linear supply regulator of Fig. 3.18(a) when the I^2C interface is operating at 400-kHz clock.

Fig. 3.21 shows a 3-V_{pp} CV simulation example of the smart sensor frontend of Fig. 3.18 under 1.8-V voltage supply after applying digital averaging using a third-order Butterworh low-pass filter as digital decimator with cut-off frequency of 2.5 Hz. To carry out this mixed-signal simulation, a Verilog-A model of the electrochemical sensor was built as a look-up table of experimental current and potential $V_{\rm rw}$ - $I_{\rm sens}$ data.

Fig. 3.22(a) and (b) illustrate the efficiency of the proposed flicker noise cancellation for weak input signals. A complete different scenario is reported in Fig. 3.22(c), where the spectral response at half full-scale input is shown in order to highlight the overall good linearity of the proposed electrochemical $\Delta\Sigma M$ of Fig. 3.18.

Fig. 3.23 compares the simulated SNDR curves at the minimum and maximum programmable DAC full-scale levels between the electrochemical $\Delta\Sigma M$ design of



Figure 3.20 Post-layout bode simulation of the loop gain for the 1.8-V linear supply regulator of Fig. 3.18(a) at no-load $(I_{\text{load}} = 0)$ and full-load $(I_{\text{load}} = 2 \text{ mA})$ current conditions.

Parameter	Typical	Units
Supply voltage (V_{in})	3.3	V
Output voltage (V_{out})	1.8	V
Drop-out voltage $(V_{\rm do})$	1.5	V
Quiescent current (I_q)	90	μA
Load current min $(I_{L_{\min}})$	0	μA
Load current max $(I_{L_{max}})$	2	mA
Load current edge time $(t_{\rm rise/fall})$	2	ns
Load capacitance $(C_{\rm L})$	3	pF
Load transient regulator $(\Delta V_{\rm out} + \Delta v)$	4.5	%
Phase margin (PM)	57	0
Gain margin (GM)	22	dB

Table 3.5Main performance characteristics of the capless linear reg-
ulator of Fig. 3.18(a)



Figure 3.21Post-layout simulation of a CV example at 15-mV/s scanning rate and \pm 200-nA full scale for the smart sensor front
of Fig. 3.18

Fig. 3.18 in XFAB 1.8-V 0.18- μ m CMOS technology and of Fig. 3.6 in TSMC 1.2-V 65-nm CMOS technology. Although the 65-nm CMOS design exhibits higher SNDR_{max} values around 80 dB for input amplitudes close to the full-scale, the design in 0.18 μ m CMOS along with the G_{m1} switching mechanism for the flicker noise cancellation achieves a higher dynamic range but it presents lower SNDR_{max} absolute values. This is due to the fact that the 1/f noise cancellation mechanism becomes more optimum for weaker signals, as stated in Section 2.3.

Finally, a quantitative comparison between the XFAB and TSMC electrochemical $\Delta\Sigma$ M designs is presented in Table 3.6. As it can be observed, the TSMC design exhibits lesser potentiostatic voltage range, this refers to its lower supply voltage 1.2-V operation, when compared with the 1.8-V of the XFAB design. The larger area occupied by the current feedback DAC of the TSMC design responds to the need of minimizing their flicker noise contribution. Although the TSMC design brings higher SNDR_{max}, the 1/f cancellation mechanism of the XFAB design further extends the dynamic range up to 110 dB. The higher power consumption exhibited by the mixed-signal XFAB core design arises from the additional on-chip auxiliary modules, which increases overall SoC supply current consumption.



Figure 3.22Post-layout simulation output PSD without (a) and with
(b) the flicker noise mechanism for weak inputs for
the smart sensor frontend of Fig. 3.18. Response to
 -6 dB_{FS} 200-mHz sinusoidal input (c). Configuration is
 $V_{\text{potn,p}} = 0.9 \text{ V}$ and ±100-nA full scale.



Figure 3.23Post-layout simulated output SNDR comparison between
XFAB G_{m1} switching $\Delta \Sigma M$ of Fig. 3.12 and the TSMC
1.2-V $\Delta \Sigma M$ design of Fig. 3.3. Response to 200-mHz in-
put for minimum ± 100 nA and maximum $\pm 1.5 \ \mu A$ programmable full-scale levels.

Parameter		TSMC	XFAB	Units
Input	max. full scale	± 1.5	± 1.5	μA
	full-scale prog.	200	200	nA/step
	bandwidth	1	1	Hz
Potentiostat	voltage range	± 1	± 1.6	V
	voltage prog.	N/A	12.5	mV/step
	voltage ripple	<20	<20	$\mathrm{mV}_{\mathrm{pp}}$
	voltage offset $(\pm \sigma)$	N/A	10	$\mathrm{mV}_{\mathrm{rms}}$
ADC	$SNDR_{max} FS = \pm 100 nA$	78	70	dB
	$\pm 1.5 \mu A$	79	72	
	composite DR	105	110	dB
	oversampling ratio	256	256	
Power	supply voltage	1.2	1.8	V
	core consumption	15	72	μW_{rms}
Silicon area	core	0.07	0.18	mm^2
	feedback DAC	6480	900	μm^2
Table 3.6 Post-layout simulation results comparison between the				

Table 3.6 Post-layout simulation results comparison between the 1.2-V 65-nm CMOS TSMC design of Fig. 3.6 and the 1.8-V 0.18 μ m XFAB design of Fig. 3.18
Low-Cost Flexible Hybrid Integration 4

This chapter presents a single-substrate FHE solution intended for disposable electrochemical smart sensory devices, which exploits the ROIC capabilities of the electrochemical $\Delta\Sigma$ Ms presented in Chapter 3 together with the benefits of the inkjet printing technology. In order to achieve this objective, assembly trials with distinct dummy dice and custom flexible substrates have been conducted not only to test the electrical and mechanical ROIC attachment but also to explore intermediate testability, such as electrical performance and reproducibility. Indeed, multi-step processing flows for both the fabrication of an all-inkjet electrochemical cell and the wire-bonding free assembly of CMOS dice are presented. Furthermore, the three-electrode printed electrochemical cell is characterized in order to extract its equivalent impedance model. The chapter concludes with ACA-based flip-chip assembly trials of the dummy chips onto flexible substrates with a custom bonder setup for proper alignment, pressure and temperature control.

4.1 Flexible All-Inkjet Printed Electronics

The target disposable electrochemical smart sensor concept is shown in Fig. 4.1. It consists of an all-inkjet three-electrode electrochemical sensor directly printed onto a single low-cost PEN substrate that holds the electrochemical $\Delta\Sigma M$ SoC bare die of Fig. 3.18(b) and hosts all required printed contacts and interconnections. In addition, the 1-mm pitch flexible flat connections allow to externally supply, via a 4-pin zero insertion force (ZIF) connector, the required power (i.e. VDD and GND) and standard I²C communication (i.e. SDA and SCL) to the ROIC.



Figure 4.1Illustrative view of the target disposable smart sensor pro-
totype. Approximate size is $10 \text{ cm} \times 0.4 \text{ cm}$. Not to scale.

The success of the inkjet printing in the FHE firmly relies on the availability of functional materials. Concerning the flexible substrate, PEN films are promising candidates for disposable devices because of their attractive benefits in terms of flexibility, low-cost and availability. However, all demanded manufacturing processing steps have to be performed at low temperatures (<160 °C) due to their limited heat capabilities. In this sense, the FHE prototype is constructed in a 10 cm × 0.4 cm 125µm-thick PEN polymeric film Q65HA from DuPont Teijin Films Ltd., USA. The long aspect ratio is chosen to demonstrate the entire system flexibility.

The equipment employed for printing the ink layers of Fig. 4.1, such as IC contact pads, conductive layers and the sensor three electrodes, is the CeraPrinter X-Series, a piezoelectric DOD printer fabricated by MGI Digital Graphic, France. All layout features have been printed using 10 pL and 1 pL inkjet cartridges from FUJIFILM Dimatix Inc., USA, with a 16-nozzle print head. Concerning the conductive inks, the most frequent solutions are based on metal nanoparticles [138]. These inks consist of colloidal suspensions of nanoparticles that can be produced in significant amounts, spread in high concentrations and produce good conductivity. Nevertheless, sintering is generally required, in which the structures are heated in order to evaporate solvents and fuse individual particles into a dense structure with high conductivity [139]. The silver-based nanoparticle ink Orgacon TM SI-J20x from Agfa-Gevaert, Belgium, is chosen here for printing the contacts and interconnections, as shown in grey in Fig. 4.1, due to its low-cost, high conductivity, resistance to oxidation, low curing temperature, and good adhesion with substrates. The metal electrode materials commonly used in electrochemical sensors are noble metals like Ag and Au because of their good chemical stability and electrical conductivity [28]. Concurrently, these metals have also been reproduced into inks suitable for inkjet printing. For the manufacturing of the three-electrode electrochemical sensor, the silver-based nanoparticle ink is also selected for the geometry of the pseudo-RE. Besides, the low-temperature curing Au nanoparticle ink Drycure Au-JB 1010B from C-INK, Japan, is employed to print the 200μ mdiameter WE and also the CE. For the passivation of all electrodes the SU-8 ink 2002 from MicroChem, USA, is selected. All these inks exhibit DOD inkjet compatible specifications, which are shown in Table 4.1.

Nanoparticle Ink	Ag	Au	SU-8	
Particle size	100	-	-	nm
Surface tension	40	32.8	30	$\rm mN/m$
Curing process	> 120 $^{\circ}\mathrm{C}$	$> \! 120 \ ^{\circ}\mathrm{C}$	UV	
Density	1.3	1.13	1.12	$\rm g/cm^3$
Shelf life	6	6	12	months

Table 4.1
 Main parameters of the nanoparticles inks employed for the development of the disposable and flexible smart electrochemical sensor of Fig. 4.1.

4.2 Sensor-on-Flex Technology

4.2.1 All-Inkjet Printing Process

The all-inkjet three-electrode 0.2mm²-WE electrochemical sensor of Fig. 4.1 has been fabricated following a similar manufacturing process to that described in [140]. Fig. 4.2 depicts the flow and steps carried during the inkjet printing. The initial step is the printing of the Ag nanoparticle ink for the development of the pseudo-RE layout and the signal connectivity of the three-electrode structure. After the Ag deposition step, the ink cartridge is replaced by another cartridge containing the Au nanoparticle ink for the layout of the WE and CE. Thermal treatments are employed for both printed inks. The ink layers are first dried at 100° C for 5 min to remove all solvents and then sintered at 150°C for 30 min to ensure electrical conductivity. This two-step process is particularly crucial in the case of the gold ink. If the Au ink is not previously dried and cured directly at 150°C, intense crack formation may appears along the layer, reducing its conductivity [140]. The active electrode and the connections areas are precisely delimited by printing an insulating layer formed by SU-8 ink dielectric on top, as illustrated in Fig. 4.2(c). Indeed, SU-8 is a photoresist ink, which has been found to be a very good candidate for passivation of electrochemical sensors as it helps to prevent device degradation against environmental conditions, it exhibits a high chemical resistivity, favorable thermal stability, low temperature curing and also optical transparency [141]. Finally, the curing of the SU-8 layer is completed in two steps, as shown in Fig. 4.2(d): first it is heated at 100 $^{\circ}$ C for 5 min for solvent evaporation, and subsequently is cured by ultraviolet (UV) treatment for 15 s.



Figure 4.2 Inkjet-printed manufacturing process for the threeelectrode electrochemical sensor. Ag (a) and Au (b) depositions, thermal drying and sintering of Au and Ag (c), SU-8 deposition (d) curing (e) and sample example (f). WE diameter is 0.2 mm². Drawings not to scale.

4.2.2 Electrochemical Cell Characterization

The characterization of the all-inkjet electrochemical cell of Fig. 4.2(f) was carried out by combining CV and EIS analysis techniques. The use of such electrochemical measurements enables a better understanding of the redox process and brings a well approximation of the equivalent impedance of the electrochemical cell without causing distress to the overall operation. The CV experiment was performed using μ AutolabIII/FRA2 potentiostat from Metrohm Autolab B.V, The Netherlands. The impedance spectra measurements were performed using a Solartron Analytical SI 1287 potentiostat coupled to a Solartron Analytical 1260 impedance/gain-phase analyzer module both from Ametek Inc., USA.

Prior to the impedance measurements, the electrochemical response of the inkjetprinted cell of Fig. 4.2(f) was analyzed by CV with an equimolar solution of 2 mM ferri/ferrocyanide in 0.1 M KCl, as shown in Fig. 4.3(b). Ferri/ferrocyanide is one of the best redox species for electrochemical characterization due to the fact that has a well-known electrochemical behavior, it is soluble in aqueous solutions, it has a redox potential close to 0 V vs. Ag/AgCl and the redox pair is highly reversible [28]. The peak position and current density were compared with the



Figure 4.3 Experimental CV at 80 mV/s for 0.1M KCl and 2-mM equimolar mixture using commercial desktop instruments. Comparison of Ag-RE 0.2mm²-WE of Fig. 4.2(f) (a) against standard Ag/AgCl-RE 1mm²-WE (b).

response of an standard three-electrode cell, shown in Fig. 4.3(a), constituted by a conventional Ag/AgCl (KCl 3 M) as RE and Pt as CE and 1mm²-WE. A potential sweep was performed from -0.1 to 0.4 V with 80 mV/s of scan rate for both electrochemical cells. The inkjet printed Ag pseudo-RE exhibited a small potential shift (around 40 mV) compared with the classical Ag/AgCl RE. The CV response of the inkjet-printed cell of Fig. 4.3(b) indicates that the ferri/ferrocyanide solution was oxidized at the potential of 0.25 V. In the reverse scan, a reduction peak was easily observed at 0.15 V, obtaining a standard reduction potential value of 0.19 V (vs. pseudo-Ag). Evidently, since the WE area is smaller for the inkjet printed cell, the current values obtained are much lower compared to those obtained for the conventional cell. For this reason, both responses were compared in current density, taking into account the area of both WEs. The lower peak values given by the inkjet printed cell could be related to imperfections on the electrode surface, reducing its effective area.

Once the DC redox potentials are properly identify, the EIS is performed. The main reason to perform the EIS tests after the CV is to be able to estimate the cell equivalent Randles circuit accounting the impedance related to the Faradaic and non-Faradaic processes of the electrochemical system (e.g. the resistance of the solution and the double layer capacitance). By performing EIS biased at the redox potential, the Faradaic impedance is triggered and, consequently, the charge

transfer resistance may be evaluated. The extracted EIS data of the electrochemical cell is represented through the Nyquist and Bode plots of Fig. 4.4. EIS is recorded in the frequency range of 10 mHz to 0.5 MHz (at 10 steps/dec) for an AC amplitude of 10 mVrms and a DC potential $V_{\rm wr}$ of 0.25 V corresponding to the oxidized peak observed in the CV of Fig. 4.3. The simplified expression for the Randles equivalent spectral impedance of the electrochemical sensor is:



$$Z(\omega) = (R_{\rm s} + R_{\rm ct}) \frac{j\omega R_{\rm s} \frac{R_{\rm ct} C_{\rm dl}}{R_{\rm s} + R_{\rm ct}} + 1}{i\omega R_{\rm ct} C_{\rm dl} + 1}$$
(4.1)

Figure 4.4 Experimental EIS data in the form of Nyquist (a) and Bode (b) plots of the electrochemical cell of Fig. 4.2(f) using standard desktop instruments.



Figure 4.5 Equivalent Randles cell parameters extracted from the EIS data fitting of Fig. 4.4.

In the Nyquist plot of Fig. 4.4(a), each point represents the impedance at one frequency. For convenience, the imaginary impedance Z_{img} is inverted due to the fact that all values are less than zero. The resulting semicircle behaviour is associated to the charge transfer process (redox), because at the electrode surface the transfer of charge $R_{\rm ct}$ takes places in parallel with the charging of the double layer capacitance $C_{\rm dl}$. The solution resistance $R_{\rm s}$ is found by looking the $Z_{\rm real}$ value at the x-axis intersection near the origin of the plot, which is equivalent to evaluate (4.1) at $Z(\infty)$. The Z_{real} value at the right intersection of the same axis is the sum of the charge transfer resistance $R_{\rm ct}$ and $R_{\rm s}$ or Z(DC). Consequently, the semicircle diameter is equivalent to $R_{\rm ct}$. The peak of the semicircle occurs when $\omega_{\text{peak}}R_{\text{ct}}C_{\text{dl}} = 1$, so C_{dl} can be calculated knowing R_{ct} and ω_{peak} . This is where the Bode plot of Fig. 4.4(b) comes useful. Since the Bode plot refers the impedance magnitude and phase angle as a function of frequency, the ω_{peak} of the time constant $R_{\rm ct}C_{\rm dl}$ can be easily estimated. The same data could also be interpreted in the Bode plot. At low frequency, the total impedance of the circuit equals to the summation of $R_{\rm ct}$ and $R_{\rm s}$. As frequency increases, the impedance tends towards $R_{\rm s}$ with a magnitude slope of -20 dB/dec and a phase shift of $45^{\circ}/\text{dec}$ due to the pole $-\omega_{\text{peak}}$. In a single pole, the phase starts to change one decade before the pole and stops to shift one decade after. ω_{peak} can be then easily determined by looking the center frequency at which the phase shift is at 50% of its range (i.e. -45°/dec). The highest frequency region exhibits a LHP zero at $\frac{R_s+C_{dl}}{R_sR_{ct}}$ due to the series resistance $R_{\rm s}$, which brings the phase back to 0 ° and equalize the impedance magnitude to $R_{\rm s}$.

The measurements of Fig. 4.4 were performed under conditions in which the Warburg part of the impedance, associated with the diffusion of redox species to the surface of the electrode, could not be determined with sufficient quality since its effects seems to be evident at very low frequency (<10 mHz). The impedance spectra were fitted using complex non-linear least square method to extract the equivalent Randles circuit. The impedance software employed for the characterization was ZView [142] from Scribner Associates Inc, USA. The equivalent simplified Randles circuit extracted from the data fitting of Fig. 4.4 is shown in Fig. 4.5.

4.3 Chip-on-Flex Assembly

4.3.1 Test Vehicles

In order to validate the flip-chip mounting process prior the actual ROIC assembly, two distinct sets of flexible substrate patterns and test dice with appropriate conductive metal structures were designed for measuring the contact integrity of interconnections. These test vehicles can provide valuable information about the bonding process in terms of repeatability, ease of manipulation, sensitivity to temperature, pressure and time, as well as alignment accuracy between die and substrate.

Fig. 4.6 shows the metal structures of the dice and their respective flexible substrates to be attached to. These substrates provide larger outlying pads which can be easily contacted by standard instruments. The design in Fig. 4.6(a) consists of a padring of 10 pads, each being 200 $\mu m \times 200 \mu m$ in size, distributed on a chip area of 1.5 mm \times 1.5 mm (2.25 mm²), so it is a phantom of the electrochemical $\Delta\Sigma M$ chip floorplan of Fig. 3.18(b). The pattern of the die is designed in a manner that it electrically interconnects the flexible substrate. This enables to determine subsequent satisfactory assembly and information about labelled with 1 and 2. On the other hand, the design in Fig. 4.6(b) contains a padring of 12 pads sized at 160 μ m \times 160 μ m in the same total area of 1.5 mm \times 1.5 mm (2.25 mm²). The daisy-chain layout of this test die is designed in such a way that complement the patterns on the flexible substrate, forming contacts in series. When current-driving probes are contacting the pads labelled with In and Out, a current is driven throughout the chain. The measured resistance value is the resulting summation of all resistances in the path of the current. Also, open circuits can be easily detected with this pattern.

The dummy dice of Fig. 4.6 were manufactured on Silicon at the IMB-CNM clean room facilities. In this sense, Fig. 4.7 shows the multiple-step processing sequence during their fabrication. Initially, the surface of the Silicon wafer substrate was prepared with a passivation layer of Silicon oxide SiO₂ before the adhesion of the light-sensitive chemical (photoresist) material to the substrate, as shown in Fig. 4.7(a). A standard photolithography technique was then applied to selectively remove parts of the thin film following Fig. 4.7(b). It employs light to project the desired pattern through a reticle (photomask) and a lens to the photoresist onto the wafer surface. The photoresist) and a thin film of Al/0.5%Cu was deposited by evaporation and patterned by lift-off to form the structures of the contact pads and inner connections. After the metal structures were patterned, a passivation layer of SiO₂ was deposited on top by plasma enhanced chemical



Figure 4.6Silicon test dice (1.5 mm × 1.5 mm) and inkjet printed
patterns on flexible substrates for chip-on-flex character-
ization. Short-circuit (a) and daisy-chain (b) patterns.
Drawings not to scale.

vapour deposition (PECVD) as in Fig. 4.7(e). Steps (a) to (c) were repeated and combined with wet etching to open the contact pads, as seen in Fig. 4.7(f). Finally, in a similar repeated cycle, a thin film of Ni/Au was deposited onto the contact pads, as illustrated in Fig. 4.7(g).

4.3.2 Custom ACA-Based Flip Chip

The wire-bonding free flip chip was carried out using the anisotropic conductive epoxy adhesive 126-37 [143] from Creative Materials Inc, USA. Bonding temperature and time were determined according to the curing guidelines of the product specifications, choosing 60 min @ 160 °C for the best compromise between good adhesion and acceptable thermal damage of the flexible substrate.

In general, application of a controlled bonding force and temperature are essential during ACA bonding to ensure good mechanical and electrical contact between the two metal surfaces. For this purpose, the custom bonder setup of Fig. 4.8 was constructed, which can monitor alignment and apply heat and pressure. The stack includes (from bottom to top) a 4-axis mechanical micro-positioner stage



Figure 4.7 Process flow for the fabrication of the dummy dice of Fig. 4.6 at the IMB-CNM clean room.

with vacuum holding capability for die alignment, the dummy die (upside), an ACA thickness layer of about 100 μ m, 125- μ m thick PEN flexible substrate, 5-mm thick Al frame with a 4-mm thick borosilicate glass window, a heater platform that can achieve temperatures up to 160 °C, and an optical alignment system based on a digital microscope.

The operation principle of the experimental set-up is as follows: the microscope is set up to view the translucent flexible substrate through the borosilicate glass for a precise die alignment on the substrate as the 4-axis stage is elevated (yaxis) and the chip (upside), with the ACA layer applied, is pushed against the substrate. The pressure is then controlled by checking the contact resistance in real-time, i.e. pressure is progressively increased until contact resistance is formed between the corresponding pads. Once the die is electrically connected to the substrate, pressure is kept constant and heat is applied, through the custom heater, for curing the ACA material. More than twenty test chips have been bonded onto



Figure 4.8 | Experimental custom setup for the ACA flip-chip bonding.

the PEN flexible substrates by using this custom flip-chip bonding setup described above. Different bonding temperatures and time combinations have been tested. With 160 °C for 1 hour, curing appearance still looked sticky. A proper yield (4/5) was found after applying 160 °C for 3 hours and letting it cool for 8 hours. Currently we are in contact with Creative Materials in order to further optimize the assembly. Finally, Fig. 4.9(a) shows the test vehicle of Fig. 4.6(a) once assembled, while Fig. 4.9(b) illustrates the bottom view through the transparent PEN flexible substrate, showing the Ag inkjet pads and the dummy Silicon IC. In Fig. 4.9(c) it can be observed how spherical conductive particles about 10 μ m in size are randomly dispersed through the die. Around 100 particles are trapped between the mating interconnect pads to create the z-axis electrical connection.



Figure 4.9 ACA assembled test vehicle of Fig. 4.6 (a), bottom view through transparent PEN substrate showing the Ag inkjet pads and the dummy Silicon IC (b), and zoom-in to reveal ACA particles size (c).

Experimental Results | 5

The aim of this chapter is to validate the manufactured CMOS ROICs previously described in Chapter 3 not only at electrical level but also electrochemically with state-of-the-art sensors. In this sense, the novel potentiostatic-amperometric CMOS $\Delta\Sigma$ M frontend circuits are first electrically tested by emulating the equivalent electrochemical cell impedance with discrete components. The experimental measurements obtained from these tests are then compared and validated with reference to post-layout simulation results. Once the test chips are electrically verified, they are subjected to a full electrochemical characterization by employing distinct sensing modalities. For this purpose, the standard ferri/ferrocyanide redox couple is used for comparing the voltammetry and amperometry behaviours respect to commercial benchtop instruments. The measured performance of the proposed ROICs is finally contrasted with existing state-of-the-art CMOS circuit frontends for electrochemical sensors.

The chapter ends up by presenting and verifying the proposed disposable smart electrochemical sensor, which exploits CMOS ROICs together with the benefits of the inkjet printing technology.

5.1 A 1.2-V 65-nm CMOS $\Delta \Sigma M$ Frontend for Electrochemical Sensors

Fig. 5.1 shows the test chip of the electrochemical $\Delta\Sigma M$ frontend proposed in Fig. 3.6 once integrated in TSMC 1.2-V 65-nm 1-poly 9-metal CMOS technology. The 1-mm² chip die contains 23 I/O pads distributed according to the list of Table 5.1 and it is wired-bonded to standard 24-pin dual in-line (DIL) ceramic package.



Figure 5.1Test chip photo and core floorplan detail of the electro-
chemical $\Delta \Sigma M$ of Fig. 3.6 in TSMC 1.2-V 65-nm 9-metal
CMOS technology. Chip size is 1 mm × 1 mm (1 mm²)
and core bonding box is 480 μ m × 370 μ m (0.18 mm²).

PAD name	Type	Description
$I_{\rm FS} \ [0:3]$	Digital In	Current full scale programmablity
$G_{\rm m2} \ [0:3]$	Digital In	Electronic time constant τ_2 programmablity
$f_{ m s}$	Digital In	Sampling clock
$q_{ m mod}$	Digital Out	Electrochemical $\Delta \Sigma M$ output
$V_{ m potp,n}$	Analog In	Potentiostatic references
WE, CE, RE	Analog In	Electrochemical sensor
VDD	Power Cell	1.2-V Core supply
VDDO1	Power Cell	1.2-V I/O digital drivers supply
VDDO2	Power Cell	2.5-V I/O ring power supply

Table 5.1Pad list of the 1.2-V 65-nm CMOS $\Delta\Sigma M$ test chip of
Fig. 5.1.

5.1. A 1.2-V 65-NM CMOS $\Delta\Sigma \mathrm{M}$ Frontend for Electrochemical Sensors



Figure 5.2Laboratory setup for the electrical and electrochemical
tests of the 1.2-V 65-nm CMOS $\Delta\Sigma M$ of Fig. 5.1.

Fig. 5.2 shows the custom setup for the characterization of the ASIC prototype of Fig. 5.1. In this arrangement, power is supplied through the E3641A source from Hewlett Packard, USA, while the potentiostatic references $V_{\text{potp,n}}$ are controlled through the DG1062 differential signal generator from Rigol, China. The single-bit $\Delta\Sigma$ M output q_{mod} is captured through the DL9140L digital oscilloscope from Yokogawa, Japan. When coupled also with the differential signal generator, it allows the cyclic voltammetries to be plotted directly. The low-cost screen-printed disposable sensor employed for the electrochemical characterization can be also coupled with the PalmSens³ handheld potentiostat from PalmSens VC, The Netherlands, for a direct comparison between the proposed $\Delta\Sigma$ M frontend and the commercial system under the same conditions. The handheld potentiostat is connected to a laptop equipped with PSTrace 4 software from the same manufacturer.

5.1.1 Low-Cost Screen-Printed Electrochemical Sensor

The manufacturing steps to build the screen-printed electrochemical sensor of Fig. 5.1 are illustrated in Fig. 5.3. The low-cost sensor was designed for a WE area of 0.44 mm² using Vectorworks software from Vectorworks Inc., USA, and printed on PET substrates Autostat CT4 from MacDermid Autotype Ltd., UK, using a 90 thread cm⁻¹ yellow Nylon mesh screen from Paymser SL, Spain. Silver tracks, contact pads, and pseudo-reference electrodes were printed first with conductive polymer Loctite EDAG 725S from Henkel AG., Germany, follow by graphite for working and auxiliary electrodes with C2030519P4 ink from Gwent Electronic Materials Ltd., UK. Last, the UV curable dielectric paste Loctite EDAG PF-455B was employed to protect silver tracks and define the electrode geometries [144].



The resulting screen-printed sensor was characterized before the ASIC test itself for the purpose of extracting the equivalent RC impedance model of the electrochemical cell. This characterization was carried out through the Autolab PGSTAT302N potentiostat coupled to the EcoChemie FRA32M impedance analysis module. In this sense, the 0.44 mm² screen-printed sensor, immersed in an equimolar mixture of ferri/ferrocyanide (0.1 M) in 0.1 M KCl, showed $R_{\rm ct} = 14.0(\pm 1.3) \, \mathrm{k\Omega}$ and $C_{\rm dl} = 32(\pm 3) \, \mu\mathrm{F}$ (10 samples) at open circuit potential, resulting in an electro-

Fig. 5.2. The WE area is 0.44 mm^2 .

5.1.2 Electrical Tests

chemical time constant $\tau_1 = 0.445$ s.

Based on the typical impedance values of the screen-printed sensors described above, the parameters of Table 5.2 were chosen during the design of the 1.2-V 65-nm CMOS $\Delta\Sigma$ M frontend of Fig. 5.1. The stability constrains in (2.7) impose $f_s > 300$ Hz, so $f_s = 512$ Hz is finally selected, which is equivalent to OSR = 256 for 1-Hz bandwidth. According to these parameters, behavioral simulations of the proposed $\Delta\Sigma$ M return satisfactory $V_{\rm rw}$ ripple amplitudes of < 1.6 mV at ±100-nA full scale and SQNR_{max} values exceeding 110 dB.

Parameter	Typical	\mathbf{Units}
$ au_1$	0.445	s
$G_{\rm m1}$	9	$\mu \mathrm{S}$
G_{m2}	20	nS
C_2	66	pF
$ au_2$	3.3	\mathbf{ms}
f_s	512	Hz

Table 5.2Design parameters of the 1.2-V 65-nm electrochemical
 $\Delta\Sigma M$ of Fig. 5.1 for the screen-printed sensors of Fig. 5.3.

Before the validation of the proposed electrochemical $\Delta\Sigma M$ with the screen-printed sensors, the chip of Fig. 5.1 has been exhaustively tested for quantitative SNDR and dynamic range measurements under ideal electrical harmonic stimulus. For this purpose, the electrochemical current has been generated through the equivalent RC impedance model of the electrochemical sensor of Fig. 5.3 together with an equivalent Thévenin voltage source using the 100-dB distortion-free function generator DS360 from Stanford Research Systems, USA.

Fig 5.4 and 5.5 show some examples of the experimental results obtained from these electrical tests. In the first case, the measured output PSD returns the expected second-order quantization noise shaping and good matching with the post-layout simulations (except for the 50-Hz grid coupling). From the same figure, it is clear that the proposed $\Delta\Sigma M$ exhibits very low distortion, being the SNDR up to 1-Hz bandwidth limited in practice by noise. Indeed, the main in-band contributions do not come from quantization errors or device thermal noise but from the DAC low-frequency 1/f flicker noise. The experimental dynamic range extension concept is demonstrated in Fig 5.5, where the measured SNDR curves at the minimum and maximum programmable DAC full-scale levels are plotted. With sustained SNDR_{max} values around 80 dB for each full scale, the combined electrochemical current dynamic range is extended up to 105 dB.



Figure 5.4 Comparison between experimental (colored) and simulated (greyed) output PSD of the electrochemical $\Delta \Sigma M$ of Fig. 5.1 under electrical stimulus at half full-scale input for $I_{\rm FS} = \pm 1.5 \ \mu A$ and $V_{\rm potp,n} = 0.6 \ V.$



Figure 5.5 Experimental output SNDR of the electrochemical $\Delta \Sigma M$ of Fig. 5.1 at 200-mHz input and 1-Hz BW for three programmable full-scale values with $V_{\text{potn},p} = 0.6$ V.

5.1.3 Electrochemical Tests

Once characterized at electrical level, the CMOS $\Delta\Sigma$ M of Fig. 5.1 is tested in 1 mM equimolar mixture of ferri/ferrocyanide solution to demonstrate its potentiostatic operation. In this experiment, 0.1 M KCl and 1 mM ferri/ferrocyanide in 0.1 M KCl solutions were used. Fig. 5.6(a) shows the background current measured in the supporting electrolyte solution (0.1 M KCl). This CV demonstrates that the range of the potentiostatic controls can span up to 1.8 V, showing in this case the capactive (background) current associated to the electrode-solution system. On the other hand, Fig. 5.6(b) corresponds to the CV of a 1 mM equimolar mixture of ferri/ferrocyanide solution. In this typical one-electron redox reaction, the ferricyanide ion $[Fe(CN)_6]^{3-}$ is the oxidized form and the ferrocyanide ion $[Fe(CN)_6]^{4-}$ is the reduced form, following the redox reaction:

$$\operatorname{Fe}(\operatorname{CN})_6^{3-} + e^- \rightleftharpoons \operatorname{Fe}(\operatorname{CN})_6^{4-}.$$
 (5.1)

As the potential $V_{\text{potn}} - V_{\text{potp}}$ (V_{wr}) is scanned positively (forward scan), the oxidation of ferrocyanide ion (Fe(CN)₆⁴⁻) starts at 0.1 V, and an oxidation peak is observed at around 0.28 V. From that point, the potential sweep direction is reversed (backward scan) in the negative direction, and the current due to the ferricyanide ion (Fe(CN)₆³⁻) flows out, reaching the reduction peak at around 0.05 V. The data shows very good agreement between the ASIC and the commercial potentiostat equipment. The trace from the electrochemical $\Delta\Sigma M$ output has been plotted after applying a 2.5-Hz third-order Butterworth low-pass digital filter as decimator. It is worth noting that thanks to the differential architecture of Fig. 3.3, the 1.8-V_{pp} potentiostatic control range can be achieved under single 1.2-V CMOS supply.

Comparative amperometry stair experiments were performed for the same test analyte and buffer solution as shown in Fig. 5.7. The sensor was immersed initially in 25 mL of buffer solution. Aliquots from 1.2 mM ferrocyanide solution were sequentially added to the initial buffer under soft stirring. The spiking sequence executed in six steps through a micropipette was: $vseq = (50 \ \mu\text{L}, 75 \ \mu\text{L}, 100 \ \mu\text{L}, 100 \ \mu\text{L}, 100 \ \mu\text{L})$, to approximate a uniform distribution of points in the calibration curve. At each step k, the concetration of the analyte [A], in the test solution is calculated through the following simple formula:

$$[A](k) = \frac{v_{\text{test}}(k-1)[A](k-1) + v_{\text{seq}}(k)1.2 \text{ mL}}{v_{\text{test}}(k)},$$
(5.2)

where

$$v_{\text{test}}(k) = v_{\text{test}}(k-1) + v_{\text{seq}}(k).$$
 (5.3)

No significant differences in the calibration curve parameters (i.e. slope and offset) nor linearity are observed between the ASIC prototype and the reference commercial handheld potentiostat.



 $\begin{array}{|c|c|c|c|c|c|} \textbf{Figure 5.6} & Experimental CVs versus Ag pseudo-RE of the electro$ $chemical $\Delta\Sigma M$ of Fig. 5.1 at 50 mV/s and ± 0.7-μA full$ scale for 0.1\$-\$M\$ KCl buffer (a) and 1\$-mM equimolar mix $ture of $[Fe(CN)_6]^{4-/3-}$ ions compared to the commercial$ $PalmSens³ potentiostat equipment of Fig. 5.2. $ \end{tabular}$



Figure 5.7 Comparative experimental amperometry measurement and calibration curves for a spiking sequence of $[Fe(CN)_6]^{4-}$ ion between the ASIC of Fig. 5.1 and the commercial PalmSens³ potentiostat of Fig. 5.2.

5.2 A 1.8-V 0.18-μm CMOS Smart System for Electrochemical Sensors

Fig. 5.8 shows the test chip photo of the smart-sensor frontend proposed in Fig. 3.18 integrated in XFAB 1.8-V 0.18- μ m 1-poly 6-metal MiM CMOS technology and customized for low-cost IC assembly. Some fabricated dice were wired-bonded to a 16-pin DIL ceramic package for electrical/electrochemical characterization purposes only. The complete chip exhibits a total area of 1.5 mm² × 1.5 mm² (2.25 mm²) and it contains 10 I/O pads, distributed according to the list of Table 5.3.



Figure 5.8 Test chip photo and core floorplan detail of the smartsensor frontend of Fig. 3.18 in XFAB 1.8-V 0.18- μ m 6-metal CMOS technology. Chip size is 1.5 mm² × 1.5 mm²(2.25 mm²) and core bounding box is 480 μ m × 370 μ m (0.18 mm²).

PAD name	Type	Description
SCL	Digital In/Out	I ² C serial clock line
SDA	Digital In/Out	I ² C serial data line
WE, CE, RE	Analog In	Electrochemical sensor
VDD	Power Cell	3.3-V I/O ring and core regulator supply
Test	-	Testing purposes
Table 5.3	Pad list of the chip of Fig. 5.8.	1.8-V 0.18- $\mu \mathrm{m}$ CMOS smart system test

5.2.1 Electrical Tests

The performance of the smart frontend of Fig. 5.8 is first electrically evaluated under the design parameters of Table 5.2. Similar to the experimental setup of Fig. 5.2, the electrochemical current has been stimulated through the equivalent impedance RC model of the electrochemical sensor of Fig. 5.3 together with an equivalent Thévenin voltage source using the same 100-dB distortion-free function generator DS360.

Each of the consequent experimental averaged power spectral density (PSDs) shown in Fig. 5.9 have been obtained after acquiring data during a 7-hour window and 10-times frequency averaging for the purpose of discerning the contributions at low frequency. Results in Fig. 5.9(a) and (b) demonstrate the effectiveness of the proposed $G_{\rm m1}$ switching technique (2.3) for the cancellation of the CMOS flicker noise. With the cancellation mechanism activated, Fig. 5.9(b) shows no evidence of the 1/f noise even within the sub-mHz range. A less effective cancellation is shown in Fig. 5.9(c) and (d) for a sinusoidal input closed to full scale (-6 dB_{FS} at 200-mHz). The -84 dB_{FS} second harmonic located at 400-mHz is originated when input amplitudes are approaching the full-scale limit and the $G_{\rm m1}$ switching technique is activated. SNR and SNDR peak values were compared, returning a difference of < 1 dB. Therefore, the effect of this odd harmonic can be actually disregarded.

Fig. 5.10 plots the experimental SNDR curves at the minimum and maximum programmable DAC full-scale levels with and without the proposed G_{m1} witching technique. It is worth to highlight that the 1/f noise cancellation mechanism improves the SNDR performance in about 10 dB for the lower range of input amplitudes. Interestingly, the SNDR_{max} does not show the same behaviour due to the fact that noise cancellation degrades with increasing amplitude because of the resulting output code asymmetry, already illustrated in Fig. 3.23. Anyway, the proposed flicker noise cancellation proposal extends the overall dynamic range and the LOD figure, as validated in next section.



Figure 5.9Experimental output PSD of the smart sensor frontend of
Fig. 5.8 without (a) and with (b) the flicker noise cancella-
tion mechanism for weak electrical stimulus, and response
at half full-scale input (c). Configuration is $V_{\text{potn,p}} = 0.8$ V
and ± 1.5 - μ A full scale. Obtained from a 7-hour acquisi-
tion window after 10-times PSD bin averaging.



Figure 5.10 Experimental output SNDR curves of the smart frontend of Fig. 5.8 with and without the G_{m1} switching technique for the minimum and maximum programmable full-scale values and $V_{potp} = V_{potn} = 0.8$ V. Input stimulus at 200 mHz and integrated in-band noise from 10 mHz to 1 Hz.

5.2.2 Electrochemical Tests

The electrochemical characterization of the smart frontend of Fig. 5.8 is tested employing the screen-printed sensor of Fig. 5.3 in an equimolar mixture of ferri/ ferrocyanide in 0.1 M KCl as analyte.

The typical chronoamperometry response as a result of different ferri/ferrocyanide concentrations (1 μ M, 4 μ M, 8 μ M, 10 μ M, 20 μ M and 40 μ M) is shown in Fig. 5.11(a). Initially, the WE versus Ag pseudo-RE (i.e. $-V_{\rm rw}$) is held at a potential of 0.02 V, some mV after the reduction peak potential observed in the CV of Fig. 5.6, assuring the reduction of ferricyanide ions. The higher electrochemical currents resulting from the oxidation of ferrocyanide ions in the surface area of the WE were acquired stepping the potential to 0.3 V which was observed beginning at t = 0 in Fig. 5.11. This figure clearly shows that the electrochemical current recorded increases with increasing analyte concentration. The exponential decay Faradaic current was shown in the curve due to the exhaustion of the concentration of ferricyanide around the surface of the WE, as described in the Cottrell equation:

$$I_{\rm sens}(t) = \frac{nFAC_o\sqrt{D}}{\sqrt{\pi t}},\tag{5.4}$$

where n is the number of electrons to reduce one molecule, F is the Faraday's constant (i.e. 96152 C/mol), A is the area of the electrode, D is the diffusion coefficient, C_o is the initial concentration and t is time. After about 70 s, the electrochemical current reaches the steady stage as the mass transport limit is achieved to approximate a uniform distribution of points in the calibration curves of Fig. 5.11(b). No significant differences in the calibration parameters (i.e. slope and offset) nor linearity are observed between the ASIC of Fig. 5.8 and the reference commercial handheld potentiostat.

The benefits of employing the proposed CMOS flicker noise cancellation technique are demonstrated in Fig. 5.12 for both time domain and frequency domain. The time domain representation of Fig. 5.12(a) is plotted after applying a 3-mHz secondorder Butterworth low-pass digital filter as decimator. It can be noticed that without activating the G_{m1} switching mechanism, the flicker noise causes a slowly changing function as time goes on. Flicker noise can accumulate to very large numbers over time. Therefore, if this continues to zero frequency, the integrated fluctuation would be infinite or arbitrarily large, exceeding the full scale values and so bringing the $\Delta\Sigma M$ towards saturation. The PSD of Fig. 5.12(b) illustrates the frequency domain representation of the $\Delta\Sigma M$ output signal with and without the noise cancellation mechanism. The resulting electrochemicall PSD returns the expected second-order quantization noise shaping constituted by the combination of both the sensor dynamics and the electronic integrator.

The experimental time domain measurement of the blank (0.1 M KCl) shown in Fig. 5.12(a) is replicated 3 times for the purpose of observing their statistical representation and quantifying the equivalent LOD. The LOD figure indicates the smallest signal that can be distinguished from the absence of the analyte with a certain stated confidence level as described in (1.3). Indeed, Fig. 5.13 shows the probability distribution function (PDF) of the electrochemical current steady stage values extracted from the experimental time domain measurement, like in Fig. 5.12(a). Both profiles, with and without activating the G_{m1} switching mechanism, present Gaussian distributions. Note that the RMS value of the representations are the standard deviation σ of the electrochemical current distribution. Conclusively, the G_{m1} switching mechanism for the cancellation of the flicker noise clearly improves the LOD for applications requiring continuous measurement over extended periods, like real-time sweat monitoring in athletes. Results prove that the LOD can be improved about 4 times when the cancellation technique is activated.



Figure 5.11Experimental chronoamperometry curves of the smart sensor frontend of Fig. 5.8 for different ferri/ferrocyanide concentrations, from 1 μ M to 40 μ M in 0.1 M KCl (a) and linear fitting correlation current-concentration curves between the steady electrochemical currents acquired at 70 s (b) compared to the commercial PalmSens³ potentiostat equipment of Fig. 5.2.



Figure 5.12 Experimental time-domain (a) and frequency-domain PSD (b) responses of the smart frontend of Fig. 5.8 with and without the flicker noise cancellation mechanism in 0.1 M KCl buffer. Configuration is $V_{\text{potn}} = 0.8$ V and $V_{\text{potp}} = 0.5$ V, and ± 1.5 - μ A full scale.

Finally, Table 5.4 compares the performance of the presented ROICs to the state-ofthe-art CMOS circuit frontends for electrochemical sensors available in literature. The proposed solutions are contrasted to reference works showing similar metrics such as bandwidth and readout architectures. The proposed designs exhibit a remarkable low-power operation while maintaining very competitive SNDR_{max} and dynamic range (DR) values. Whilst the power consumption for the demonstrated ROIC of Fig. 5.8 is higher than other works, the chip operates with an internal linear regulator capable of supplying both the potentiostat and the on-chip I²C digital interface. Furthermore, and thanks to the G_{m1} switching technique for the cancellation of the flicker noise, the obtained LOD is comparable to the lowest LOD state-of-the-art designs. In addition, the differential control of the potentiostatic voltage of the presented designs can exploit the potentisotatic range beyond the supply voltage, specially for the chip of Fig. 5.8 that faces a down-scaled supply voltage of 1.2 V.



Figure 5.13 Observed PDF with and without activating the G_{m1} switching mechanism for the smart sensor frontend of Fig. 5.8 in 0.1 M KCl buffer.

	This	work							
	Sec. 5.1	Sec. 5.2	[12]	[11]	[11]	[145]	[146]	[147]	
ADC	SI CT	SI CT	SI CT	SC CT	Async	Dual	SC CT	CD	
architecture	$\Delta \Sigma M$	Slope	$\Delta \Sigma M$	$\Delta \Sigma M$					
AFE	Sensor-in-	Sensor-in-	Sensor-in-	Sensor-in-	Capacitive	Capacitive	Current	Capacitive	
architecture	$_{\rm the-loop}$	the-loop	the-loop	the-loop	TIA	TIA	Mirror	TIA	
On-Chip	No	I^2C	Yes	No	No	IdS	No	LVDS	
digital interface	0								
Technology	65	180	2500	600	180	350	130	250	nm
Supply voltage	1.2	1.8	ъ	ß	1.8	1.2	3/1.5	ъ	>
Pot. range	1.8	3	ŝ	4	<1.8	$<\!1.2$		< 5	V_{pp}
Full scale	± 0.1 to	± 0.1 to	+2 to	± 0.1	± 10	± 0.1 to	± 0.01 to	± 0.0125	μA
	± 1.5	± 1.5	+32			± 1	± 1000		
Bandwidth	0.01-1	0.01 - 1	2	10	1.8	125	10000	0.1 - 20	$_{\rm Hz}$
$SNDR_{max}$	78 @ $0.1\mu A$	68 @ $0.1 \mu A$	71	68	160	73			
fullscale	$80 @0.7 \mu A$	69 @0.7 μA							
	79 @1.5 μ A	69 @1.5 μA							
DR	105	110	71	68	93		147	93	$^{\mathrm{dB}}$
гор		43.5			20				$_{\rm pA}$
		$(14.5_{ m rms})$				$10_{ m rms}$	$91.7_{ m rms}$	$0.28_{ m rms}$	
Power	$15 @0.1 \mu A$	*280	25	1040	295	12	39.3/14.1	† 0.25	μW
	$19 @0.7 \mu A$								
	$25 @1.5 \mu A$								
Area	0.07	0.18	6.4	0.03	0.2	2.56			mm^2
Table 5.4	Comparisor	of CMOS	notentiost	atic fronter	nds for elec	tro-			

le 5.4	त्म	Comparison of CMC	US potentiostatic	trontends:	for e	lectro-
		ob emised access				

chemical sensors. *the full integrated system (e.g. supply regulator). † power per channel and without accounting 1 mW from the resistive heater.

5.3 Disposable Smart Electrochemical Sensor

The disposable smart electrochemical sensor prototype is shown in Fig. 5.14(a). The single flexible PEN substrate solution follows the development procedure described previous in Chapter 4. Firstly, the all-inkjet three-electrode electrochemical sensor is directly printed onto the low-cost PEN substrate together with all required printed contacts and interconnections. Finally, the smart frontend CMOS ROIC of Fig. 5.8 is attached, as a bare die, to the inkjet printed silver pads by utilizing the custom ACA flip-chip bonding setup of Fig. 4.8.



Figure 5.14Disposable smart electrochemical sensor prototype (a) an
smartphone dongle for up to 4 channels (b).

The compact PCB shown in Fig. 5.14(b) is employed as a nondisposable dongle for smartphones. It is constituted of few discrete electronic components and allows to establish communication, through ZIF connectors, up to 4 disposable devices.



Figure 5.15 Experimental CVs versus Ag pseudo-RE of the electrochemical sensor of Fig. 5.14(a) at different scan rates for 2 mM $Fe(CN)_6]^{3-/4-}$ in 0.1-mM KCl (a) and linear representation of oxidation peak current versus square root of the scan rate (b).

The electrochemical operation is demonstrated through CV experiments at different scan rates with a 2 mM equimolar solution of the pair ferri/ferrocyanide in 0.1 M KCl. Data was extracted recording the digital signal $q_{\rm mod}$ sampled at 1 kS/s. For the third-order digital Bessel filter used here, the critical frequency at phase response midpoint has been set to 0.5, 1, 1.5 and 2.5 Hz for the scan-rates of 10, 20, 30 and 50 mV/s, respectively. Fig. 5.15(a) illustrates the obtained CVs. For a reversible redox process like ferri/ferrocyanide, the peak currents follow the Randles–Sevcik equation:

$$I_{\rm po,pr} = 0.4463nFAC_o \sqrt{\frac{nFvD}{RT}},\tag{5.5}$$

where v is the scan rate, R is the gas constant 8.314 j/(mol·K) and T is the absolute temperature.

A plot of the oxidation peak current, $I_{\rm po}$ versus the square root of the scan rate is shown in Fig. 5.15(b). From their linear dependence, it can be concluded that the electrochemical reaction behaves as a standard diffusion-controlled process [28]. In this sense, the diffusion coefficient of the electroactive species is calculated from (5.5), returning in $4.2e^{-6}$ cm²/s, which is comparable to the values obtained in [148]. The reversibility of the system can also be corroborated, since the ratio between the oxidation/reduction yields a peak current ratio close to unity.

Conclusions 6

6.1 Contributions

This last chapter presents the major contributions arising from the results of the research activities carried out in order to verify the main hypothesis given in Chapter 1:

all the electronic frontend smartness required by an electrochemical sensor (i.e. potentiostatic control, amperometric readout, A/D conversion, power management and standard digital interface) can be embedded in a μ W-range mm²-size CMOS IC, which in turn can be directly attached to a flexible substrate where the sensor is printed.

Based on the above major milestone, the most relevant contributions of this PhD thesis can be summarized as follows:

- Experimental electrochemical characterization with state-of-the-art electrochemical sensors is performed for an accurate cell modeling, exploiting its use not only for sensing but also for signal processing.
- The advantage of the sensor-in-the-loop concept in novel electrochemical $\Delta \Sigma M$ architectures is unveiled, leading to a very compact circuit implementation thanks to the the sensor double-layer capacitance $C_{\rm dl}$ reused as integrator stage inside the $\Delta \Sigma M$.
- A compact second-order electrochemical $\Delta \Sigma M$ is proposed to improve the overall performance such as pattern noise suppression and precise potentio-static operation.

- A low-frequency noise cancellation mechanism is introduced to cancel the flicker noise contributions coming from the CMOS current sources of the $\Delta \Sigma M$ feedback DAC, improving the LOD by a factor of 4 down to 43 pA.
- Differential control of the potentiostatic voltage range is developed to further extend its programmability beyond the IC supply rails (e.g. $1.8-V_{\rm pp}$ potentiostatic range under single 1.2-V CMOS supply).
- Biphasic current sensing capability with programmable multi-scaling (e.g. ± 100 nA to $\pm 1.5 \mu$ A) for multi-target detection and dynamic range extension.
- Integration of the proposed electrochemical $\Delta\Sigma$ Ms and all the required auxiliary circuits into μ W-range mm²-size cost-effective ROICs in 65-nm and 0.18 μ m CMOS technologies.
- Three-electrode inkjet-printed electrochemical cell fabricated, characterized and validated on a single flexible substrate for disposable devices.
- Low-cost assembly of the smart ROICs in the disposable flexible substrate by the use of anisotropic conductive adhesives.

The intention of this work is also to share as much as possible the results with the scientific and engineering community. In this sense, several publications in high impact journals as well as in international conferences have been achieved during the PhD thesis period.

Journals:

- J. Aymerich, A. Márquez, X. Muñoz-Berbel, F. J. Del Campo, G. Guirado, L. Terés, F. Serra-Graells, and M. Dei, "A 15-μW 105-db 1.8-Vpp Potentiostatic Delta-Sigma Modulator for Wearable Electrochemical Transducers in 65-nm CMOS Technology," in *IEEE Access*, vol. 8, pp. 62127–62136, 2020. https://doi.org/10.1109/ACCESS.2020.2984177
- A. Márquez, J. Aymerich, M. Dei, Rodríguez-Rodríguez R, M. Vázquez-Carrera, J. Pizarro-Delgado, P. Giménez-Gómez, Á. Merlos, L. Terés, F. Serra-Graells, C. Jiménez-Jorquera. C. Domínguez, and X. Muñoz-Berbel, "Reconfigurable Multiplexed point of Care System for Monitoring Type 1 Diabetes Patients," in *Biosensors and Bioelectronics*, vol. 136, pp. 38–46, 2019. https://doi.org/10.1016/j.bios.2019.04.015
- M. Dei, J. Aymerich, M. Piotto, P. Bruschi, F. J. Del Campo, and F. Serra-Graells, "CMOS Interfaces for Internet-of-Wearables Electrochemical Sensors: Trends and Challenges," in *Electronics*, vol. 8, 2019. https://doi.org/10.3390/electronics8020150

 J. Aymerich, A. Márquez, L. Terés, X. Muñoz-Berbel, C. Jiménez, C. Domínguez, F. Serra-Graells, and M. Dei, "Cost-Effective Smartphone-Based Reconfig- urable Electrochemical Instrument for Alcohol Determination in Whole Blood Samples," in *Biosensors and Bioelectronics*, vol. 117, pp. 736–742, 2018. https://doi.org/10.1016/j.bios.2018.06.044

Conferences:

- J. Aymerich, M. Dei, L. Terés, and F. Serra-Graells, "A 72-μW 90-dB Wide-Range Potentiostatic CMOS ΔΣ Modulator with Flicker Noise Cancellation for Smart Electrochemical Sensors," in *IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 1–5, Sapporo, Japan, 2019. https://doi.org/10.1109/ISCAS.2019.8702135
- J. Aymerich, M. Dei, L. Terés, and F. Serra-Graells, "A 6.5-μW 70-dB 0.18μm CMOS Potentiostatic Delta-Sigma for Electrochemical Sensors," in *Proc.* 14th Conf. Ph.D. Research in Microelectronics and Electronics (PRIME), pp. 25–28, Prague, Czech Republic, July 2018. https://doi.org/10.1109/PRIME.2018.8430329
- J. Aymerich, M. Dei, L. Terés, and F. Serra-Graells, "Design of a Low-power Potentiostatic Second-order CT Delta-Sigma ADC for Electrochemical Sensors," in Proc. 13th Conf. Ph.D. Research in Micro- electronics and Electronics (PRIME), pp. 105–108, Taormina, Italy, June 2017. https://doi.org/10.1109/PRIME.2017.7974118

6.2 Future work

The final disposable smart electrochemical sensor prototype of this work has been tested and validated, and the findings are promising enough to conduct further research and experiments in this direction. Indeed, some optimization can be still explored to enhance the overall performance. In particular:

• The Silicon area of the ROICs could be further reduced by decreasing the size of the second stage of the $\Delta\Sigma M$ noise shaper. Techniques such as extremelylow $G_{\rm m}$ [149], current division [150] and impedance scaling [151] could be contemplated.

- Although the synchronous standard I²C interface allows to simplify the number of pads for the low-cost ROIC assembly, research could be conducted into ultra-low power asynchronous communication standards allowing wireless communications.
- Multi-channel architectures will be investigated for multi-electrode systems.
- End-user GUI interface on smartphone apps for data capture and visualization and cloud-based computing is expected to be developed.

The proposed ROIC for electrochemical sensors will be adapted and used in further projects such as *Wearable Sweat Biomonitoring Technology for Real-Time Person*alized Diagnosis and Preventive Health (WeCare) [152], which is a promising opportunity for applying and adding value to all the research presented here. The project aims to provide a decisive step forward towards understanding the important of sweat for a continue assessment of athletic fitness level.
References

- R. Burt, G. Birkett, and X. Zhao, "A review of molecular modelling of electric double layer capacitors," *Physical Chemistry Chemical Physics*, vol. 16, no. 14, pp. 6519–6538, 2014.
- [2] L. Busoni, M. Carla, and L. Lanzi, "A comparison between potentiostatic circuits with grounded work or auxiliary electrode," *Review of scientific in*struments, vol. 73, no. 4, pp. 1921–1923, 2002.
- [3] S. M. Martin, F. H. Gebara, T. D. Strong, and R. B. Brown, "A Fully Differential Potentiostat," *IEEE Sensors Journal*, vol. 9, no. 2, pp. 135–142, Feb. 2009.
- [4] D. Kim, B. Goldstein, W. Tang, F. J. Sigworth, and E. Culurciello, "Noise analysis and performance comparison of low current measurement systems for biomedical applications," *IEEE transactions on biomedical circuits and* systems, vol. 7, no. 1, pp. 52–62, 2012.
- [5] H. Yin, X. Mu, H. Li, X. Liu, and A. J. Mason, "CMOS Monolithic Electrochemical Gas Sensor Microsystem Using Room Temperature Ionic Liquid," *IEEE sensors journal*, vol. 18, no. 19, pp. 7899–7906, 2018.
- [6] M. H. Nazari, H. Mazhab-Jafari, L. Leng, A. Guenther, and R. Genov, "CMOS Neurotransmitter Microarray: 96-Channel Integrated Potentiostat With On-die Microsensors," *IEEE transactions on biomedical circuits and* systems, vol. 7, no. 3, pp. 338–348, 2012.

- [7] Z. Xiao, X. Tan, X. Chen, S. Chen, Z. Zhang, H. Zhang, J. Wang, Y. Huang, P. Zhang, L. Zheng *et al.*, "An implantable RFID sensor tag toward continuous glucose monitoring," *IEEE journal of biomedical and health informatics*, vol. 19, no. 3, pp. 910–919, 2015.
- [8] M. M. Ahmadi and G. A. Jullien, "A wireless-implantable microsystem for continuous blood glucose monitoring," *IEEE Transactions on Biomedical Circuits and Systems*, vol. 3, no. 3, pp. 169–180, 2009.
- [9] M. Ahmadi and G. Jullien, "A very low power cmos potentiostat for bioimplantable applications." IEEE, 2005, pp. 184–189.
- [10] P. M. Levine, P. Gong, R. Levicky, and K. L. Shepard, "Active CMOS sensor array for electrochemical biomolecular detection," *IEEE Journal of Solid-State Circuits*, vol. 43, no. 8, pp. 1859–1871, 2008.
- [11] F. Heer, M. Keller, G. Yu, J. Janata, M. Josowicz, and A. Hierlemann, "CMOS Electro-Chemical DNA-Detection Array with On-Chip ADC," in *Proc. IEEE Int. Solid-State Circuits Conf. - Digest of Technical Papers*, Feb. 2008, pp. 168–604.
- [12] S. Sutula, J. Pallarés Cuxart, J. Gonzalo-Ruiz, F. X. Muñoz-Pascual, L. Terés, and F. Serra-Graells, "A 25-μW All-MOS Potentiostatic Delta-Sigma ADC for Smart Electrochemical Sensors," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 61, no. 3, pp. 671–679, Mar. 2014.
- [13] J. H. Huijsing and D. Linebarger, "Low-voltage operational amplifier with rail-to-rail input and output ranges," *IEEE Journal of Solid-State Circuits*, vol. 20, no. 6, pp. 1144–1150, Dec. 1985.
- [14] Z. Muhammad-Tahir and E. C. Alocilja, "Fabrication of a disposable biosensor for Escherichia coli O157: H7 detection," *IEEE sensors Journal*, vol. 3, no. 4, pp. 345–351, 2003.
- [15] A. Adnane, "Electrochemical Biosensors for Virus Detection," in Biosensors for Health, Environment and Biosecurity. IntechOpen, 2011.
- [16] M. U. Ahmed, M. M. Hossain, and E. Tamiya, "Electrochemical biosensors for medical and food applications," *Electroanalysis: An International Journal Devoted to Fundamental and Practical Aspects of Electroanalysis*, vol. 20, no. 6, pp. 616–626, 2008.
- [17] G. Volpe, N. Ammid, D. Moscone, L. Occhigrossi, and G. Palleschi, "Development of an Immunomagnetic Electrochemical Sensor for Detection of BT-CRY1AB/CRY1AC Proteins in Genetically Modified Corn Samples," Analytical letters, vol. 39, no. 8, pp. 1599–1609, 2006.

- [18] F. Winquist, P. Wide, and I. Lundström, "An electronic tongue based on voltammetry," Analytica chimica acta, vol. 357, no. 1-2, pp. 21–31, 1997.
- [19] R. Knake, P. Jacquinot, and P. Hauser, "Amperometric detection of gaseous formaldehydein the ppb range," *Electroanalysis: An International Journal Devoted to Fundamental and Practical Aspects of Electroanalysis*, vol. 13, no. 8-9, pp. 631–634, 2001.
- [20] A. Hodgson, P. Jacquinot, and P. Hauser, "Electrochemical sensor for the detection of SO2 in the low-ppb range," *Analytical Chemistry*, vol. 71, no. 14, pp. 2831–2837, 1999.
- [21] P. Skládal, "Advances in electrochemical immunosensors," *Electroanalysis*, vol. 9, no. 10, pp. 737–745, 1997.
- [22] K. Hashimoto, K. Ito, and Y. Ishimori, "Microfabricated disposable DNA sensor for detection of hepatitis B virus DNA," *Sensors and Actuators B: Chemical*, vol. 46, no. 3, pp. 220–225, 1998.
- [23] E. Wilkins and P. Atanasov, "Glucose monitoring: state of the art and future possibilities," *Medical engineering & physics*, vol. 18, no. 4, pp. 273–288, 1996.
- [24] K. Y. Inoue, M. Matsudaira, R. Kubo, M. Nakano, S. Yoshida, S. Matsuzaki, A. Suda, R. Kunikata, T. Kimura, R. Tsurumi *et al.*, "LSI-based amperometric sensor for bio-imaging and multi-point biosensing," *Lab on a Chip*, vol. 12, no. 18, pp. 3481–3490, 2012.
- [25] R. A. Croce, S. Vaddiraju, J. Kondo, Y. Wang, L. Zuo, K. Zhu, S. K. Islam, D. J. Burgess, F. Papadimitrakopoulos, and F. C. Jain, "A miniaturized transcutaneous system for continuous glucose monitoring," *Biomedical microdevices*, vol. 15, no. 1, pp. 151–160, 2013.
- [26] J. Say, M. F. Tomasco, A. Heller, Y. Gal, B. Aria, E. Heller, P. J. Plante, and M. S. Vreeke, "Process for producing an electrochemical biosensor," Aug. 2000, uS Patent 6,103,033.
- [27] Y. Yamamoto, S. Harada, D. Yamamoto, W. Honda, T. Arie, S. Akita, and K. Takei, "Printed multifunctional flexible device with an integrated motion sensor for health care monitoring," *Science advances*, vol. 2, no. 11, p. e1601473, 2016.
- [28] A. J. Bard, L. R. Faulkner, J. Leddy, and C. G. Zoski, *Electrochemical meth-ods: fundamentals and applications*. Wiley New York, 1980, vol. 2.
- [29] J. Wang, "Analytical Electrochemistry," 2006.

- [30] E. McAdams, A. Lackermeier, J. McLaughlin, D. Macken, and J. Jossinet, "The linear and non-linear electrical properties of the electrode-electrolyte interface," *Biosensors and Bioelectronics*, vol. 10, no. 1-2, pp. 67–74, 1995.
- [31] L. Bousse, P. Bergveld, and H. Geeraedts, "Properties of Ag/AgCl electrodes fabricated with IC-compatible technologies," *Sensors and actuators*, vol. 9, no. 3, pp. 179–197, 1986.
- [32] I. Dendo, "Precision silver/silver chloride electrodes," in Proceedings of 16th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, vol. 2. IEEE, 1994, pp. 810–811.
- [33] I.-Y. Huang and R.-S. Huang, "Fabrication and characterization of a new planar solid-state reference electrode for ISFET sensors," *Thin solid films*, vol. 406, no. 1-2, pp. 255–261, 2002.
- [34] M. E. Orazem and B. Tribollet, *Electrochemical impedance spectroscopy*. John Wiley & Sons, 2017.
- [35] F. Scholz et al., Electroanalytical methods. Springer, 2010, vol. 1.
- [36] C. Yang, Y. Huang, B. L. Hassler, R. M. Worden, and A. J. Mason, "Amperometric electrochemical microsystem for a miniaturized protein biosensor array," *IEEE transactions on biomedical circuits and systems*, vol. 3, no. 3, pp. 160–168, 2009.
- [37] C.-Y. Huang, "Design and implementation of a voltammetry potentiostat with wide dynamic current range measurement for electrochemical biosensors," *Analog Integrated Circuits and Signal Processing*, vol. 81, no. 1, pp. 205–214, 2014.
- [38] L. Zuo, S. K. Islam, I. Mahbub, and F. Quaiyum, "A low-power 1-V potentiostat for glucose sensors," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 62, no. 2, pp. 204–208, 2015.
- [39] C.-Y. Huang, H.-Y. Lin, Y.-C. Wang, W.-Y. Liao, and T.-C. Chou, "A portable and wireless data transmission potentiostat," in *The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.*, vol. 2. IEEE, 2004, pp. 633–636.
- [40] C. N. Yarnitzky, "Part I. Design and construction of a potentiostat for a chemical metal-walled reactor," *Journal of Electroanalytical Chemistry*, vol. 491, no. 1-2, pp. 160–165, 2000.

- [41] P. Weerakoon, E. Culurciello, K. G. Klemic, and F. J. Sigworth, "An integrated patch-clamp potentiostat with electrode compensation," *IEEE transactions on Biomedical Circuits and Systems*, vol. 3, no. 2, pp. 117–125, 2009.
- [42] H. M. Jafari, K. Abdelhalim, L. Soleymani, E. H. Sargent, S. O. Kelley, and R. Genov, "Nanostructured CMOS wireless ultra-wideband label-free PCRfree DNA analysis SoC," *IEEE Journal of Solid-State Circuits*, vol. 49, no. 5, pp. 1223–1241, 2014.
- [43] Y.-T. Liu, M. Chen, Z.-C. Li, Y. Wang, and J. Chen, "A high dynamic range analog-front-end IC for electrochemical amperometric and voltammetric sensors," *Microelectronics Journal*, vol. 46, no. 8, pp. 716–722, 2015.
- [44] S. S. Ghoreishizadeh, I. Taurino, G. De Micheli, S. Carrara, and P. Georgiou, "A differential electrochemical readout ASIC with heterogeneous integration of bio-nano sensors for amperometric sensing," *IEEE transactions on biomedical circuits and systems*, vol. 11, no. 5, pp. 1148–1159, 2017.
- [45] M. Crescentini, M. Bennati, M. Carminati, and M. Tartagni, "Noise limits of CMOS current interfaces for biosensors: A review," *IEEE transactions on biomedical circuits and systems*, vol. 8, no. 2, pp. 278–292, 2013.
- [46] B. Murmann, "Thermal noise in track-and-hold circuits: Analysis and simulation techniques," *IEEE solid-state circuits magazine*, vol. 4, no. 2, pp. 46–54, 2012.
- [47] C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization," *Proceedings of the IEEE*, vol. 84, no. 11, pp. 1584–1614, 1996.
- [48] M. M. Cooper and T. J. Greenbowe, "Pearson Prentice Hall: Upper Saddle River," 2005.
- [49] X. Tan, X. Chen, Y. Zhang, J. Wang, H. Min, Y. Huang, and A. J. Mason, "4.3 μW 10 fA-sensitivity dual-mode current converter for implantable glucose monitoring," *Electronics Letters*, vol. 51, no. 19, pp. 1484–1486, 2015.
- [50] H. Li, C. S. Boling, and A. J. Mason, "CMOS amperometric ADC with high sensitivity, dynamic range and power efficiency for air quality monitoring," *IEEE transactions on biomedical circuits and systems*, vol. 10, no. 4, pp. 817–827, 2016.
- [51] H. M. Jafari and R. Genov, "Chopper-stabilized bidirectional current acquisition circuits for electrochemical amperometric biosensors," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 60, no. 5, pp. 1149–1157, 2013.

- [52] J.-H. Tsai, C.-Y. Kuo, S.-H. Lin, F.-T. Lin, and Y.-T. Liao, "A wirelessly powered CMOS electrochemical sensing interface with power-aware RF-DC power management," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 9, pp. 2810–2820, 2018.
- [53] H. Li, S. Parsnejad, E. Ashoori, C. Thompson, E. K. Purcell, and A. J. Mason, "Ultracompact microwatt CMOS current readout with picoampere noise and kilohertz bandwidth for biosensor arrays," *IEEE transactions on biomedical circuits and systems*, vol. 12, no. 1, pp. 35–46, 2017.
- [54] K. A. Al Mamun, S. K. Islam, D. K. Hensley, and N. McFarlane, "A glucose biosensor using CMOS potentiostat and vertically aligned carbon nanofibers," *IEEE transactions on biomedical circuits and systems*, vol. 10, no. 4, pp. 807– 816, 2016.
- [55] H. S. Narula and J. G. Harris, "A time-based VLSI potentiostat for ion current measurements," *IEEE Sensors Journal*, vol. 6, no. 2, pp. 239–247, 2006.
- [56] Y.-T. Liao, H. Yao, A. Lingley, B. Parviz, and B. P. Otis, "A 3-μW CMOS Glucose Sensor for Wireless Contact-Lens Tear Glucose Monitoring," *IEEE Journal of Solid-State Circuits*, vol. 47, no. 1, pp. 335–344, 2011.
- [57] S. M. Martin, F. H. Gebara, B. J. Larivee, and R. B. Brown, "A CMOSintegrated microinstrument for trace detection of heavy metals," *IEEE journal of solid-state circuits*, vol. 40, no. 12, pp. 2777–2786, 2005.
- [58] M. Dei, J. Sacristán, E. Marigó, M. Soundara, L. Terés, and F. Serra-Graells, "A 10-bit linearity current-controlled ring oscillator with rolling regulation for smart sensing," in 2017 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2017, pp. 1–4.
- [59] R. J. Reay, S. P. Kounaves, and G. T. Kovacs, "An integrated CMOS potentiostat for miniaturized electroanalytical instrumentation," in *Proceedings of IEEE International Solid-State Circuits Conference-ISSCC'94*. IEEE, 1994, pp. 162–163.
- [60] H. Li, S. Boling, and A. J. Mason, "Power efficient instrumentation with 100 fA-sensitivity and 164 dB-dynamic range for wearable chronoamperometric gas sensor arrays," in 2015 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2015, pp. 485–488.
- [61] R. Genov, M. Stanacevic, M. Naware, G. Cauwenberghs, and N. Thakor, "16channel integrated potentiostat for distributed neurochemical sensing," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 53, no. 11, pp. 2371–2376, 2006.

- [62] J. Guo, W. Ng, J. Yuan, S. Li, and M. Chan, "A 200-channel area-powerefficient chemical and electrical dual-mode acquisition IC for the study of neurodegenerative diseases," *IEEE transactions on biomedical circuits and* systems, vol. 10, no. 3, pp. 567–578, 2015.
- [63] A. Gore, S. Chakrabartty, S. Pal, and E. C. Alocilja, "A multichannel femtoampere-sensitivity potentiostat array for biosensing applications," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 53, no. 11, pp. 2357–2363, 2006.
- [64] R. Schreier, G. C. Temes et al., Understanding delta-sigma data converters. IEEE press Piscataway, NJ, 2005, vol. 74.
- [65] J. Wu, Y. Chae, C. P. L. van Vroonhoven, and K. A. A. Makinwa, "A 50mW CMOS wind sensor with 4% speed and 2 direction error," in *Proc. IEEE Int. Solid-State Circuits Conf*, Feb. 2011, pp. 106–108.
- [66] M. Dominguez, J. Pons-Nin, J. Ricart, A. Bermejo, and E. FiguerasCosta, "A Novel Sigma-Delta Pulsed Digital Oscillator (PDO) for MEMS," *IEEE Sensors Journal*, vol. 5, no. 6, pp. 1379–1388, Dec. 2005.
- [67] M. D'Urbino, C. Chen, Z. Chen, Z. Chang, J. Ponte, B. Lippe, and M. Pertijs, "An Element-Matched Electromechanical ΔΣ ADC for Ultrasound Imaging," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 10, pp. 2795–2805, Oct. 2018.
- [68] R. F. Turner, D. Harrison, and H. P. Baltes, "A CMOS potentiostat for amperometric chemical sensors," *IEEE Journal of Solid-State Circuits*, vol. 22, no. 3, pp. 473–478, 1987.
- [69] S. Dai, R. T. Perera, Z. Yang, and J. K. Rosenstein, "A 155-dB dynamic range current measurement front end for electrochemical biosensing," *IEEE transactions on biomedical circuits and systems*, vol. 10, no. 5, pp. 935–944, 2016.
- [70] S. Fischer, D. Muratore, S. Weinreich, A. Peña-Perez, R. M. Walker, C. Gupta, R. T. Howe, and B. Murmann, "Low-Noise Integrated Potentiostat for Affinity-Free Protein Detection With 12 nV/rt-Hz at 30 Hz and 1.8 pA rms Resolution," *IEEE Solid-State Circuits Letters*, vol. 2, no. 6, pp. 41–44, 2019.
- [71] C.-L. Hsu and D. A. Hall, "A Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL," in 2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 2018, pp. 326–328.

- [72] V. Valente, N. Neshatvar, E. Pilavaki, M. Schormans, and A. Demosthenous, "1.2 V Energy-Efficient Wireless CMOS Potentiostat for Amperometric Measurements," *IEEE Transactions on Circuits and Systems II: Express Briefs*, 2019.
- [73] Y. Khan, A. Thielens, S. Muin, J. Ting, C. Baumbauer, and A. C. Arias, "A new frontier of printed electronics: flexible hybrid electronics," *Advanced Materials*, vol. 32, no. 15, p. 1905279, 2020.
- [74] A. Salleo and W. S. Wong, Flexible Electronics: Materials and Applications. Springer, 2009.
- [75] U. Gupta and U. Y. Ogras, "Extending networks from chips to flexible and stretchable electronics," in 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 2016, pp. 1–6.
- [76] S. Khan, L. Lorenzelli, and R. S. Dahiya, "Technologies for printing sensors and electronics over large flexible substrates: a review," *IEEE Sensors Journal*, vol. 15, no. 6, pp. 3164–3185, 2014.
- [77] N. Palavesam, S. Marin, D. Hemmetzberger, C. Landesberger, K. Bock, and C. Kutter, "Roll-to-roll processing of film substrates for hybrid integrated flexible electronics," *Flexible and Printed Electronics*, vol. 3, no. 1, p. 014002, 2018.
- [78] K. Fukuda, "Recent progress of fully-printed and ultra-flexible integrated circuits," in 2016 IEEE 16th International Conference on Nanotechnology (IEEE-NANO). IEEE, 2016, pp. 838–841.
- [79] J. Suikkola, T. Björninen, M. Mosallaei, T. Kankkunen, P. Iso-Ketola, L. Ukkonen, J. Vanhala, and M. Mäntysalo, "Screen-Printing Fabrication and Characterization of Stretchable Electronics," *Scientific reports*, vol. 6, p. 25784, 2016.
- [80] E. B. Secor, S. Lim, H. Zhang, C. D. Frisbie, L. F. Francis, and M. C. Hersam, "Gravure printing of graphene for large-area flexible electronics," *Advanced materials*, vol. 26, no. 26, pp. 4533–4538, 2014.
- [81] M. Pudas, J. Hagberg, and S. Leppävuori, "Printing parameters and ink components affecting ultra-fine-line gravure-offset printing for electronics applications," *Journal of the European Ceramic Society*, vol. 24, no. 10-11, pp. 2943–2950, 2004.
- [82] F. C. Krebs, J. Fyenbo, and M. Jørgensen, "Product integration of compact roll-to-roll processed polymer solar cell modules: methods and manufacture

using flexographic printing, slot-die coating and rotary screen printing," *Jour*nal of Materials Chemistry, vol. 20, no. 41, pp. 8994–9001, 2010.

- [83] Z. Yin, Y. Huang, N. Bu, X. Wang, and Y. Xiong, "Inkjet printing for flexible electronics: Materials, processes and equipments," *Chinese Science Bulletin*, vol. 55, no. 30, pp. 3383–3407, 2010.
- [84] M. Gao, L. Li, and Y. Song, "Inkjet printing wearable electronic devices," *Journal of Materials Chemistry C*, vol. 5, no. 12, pp. 2971–2993, 2017.
- [85] N. Komuro, S. Takaki, K. Suzuki, and D. Citterio, "Inkjet printed (bio) chemical sensing devices," *Analytical and bioanalytical chemistry*, vol. 405, no. 17, pp. 5785–5805, 2013.
- [86] C. Martínez Domingo, Inkjet-Printed Devices for Chemical and Biosensing Applications, 2019.
- [87] S. M. F. Cruz, L. A. Rocha, and J. C. Viana, "Printing technologies on flexible substrates for printed electronics," in *Flexible Electronics*. IntechOpen, 2018.
- [88] M. Poliks, J. Turner, K. Ghose, Z. Jin, M. Garg, Q. Gui, A. Arias, Y. Kahn, M. Schadt, and F. Egitto, "A wearable flexible hybrid electronics ECG monitor," in 2016 IEEE 66th Electronic Components and Technology Conference (ECTC). IEEE, 2016, pp. 1623–1631.
- [89] P. Ihalainen, A. Maattanen, J. Jarnstrom, D. Tobjork, R. Osterbacka, and J. Peltonen, "Influence of surface properties of coated papers on printed electronics," *Industrial & Engineering Chemistry Research*, vol. 51, no. 17, pp. 6025–6036, 2012.
- [90] G. G. Harman and G. G. Harman, Wire bonding in microelectronics. McGraw-Hill New York, 2010.
- [91] J. H. Lau, *Flip Chip Technologies*. McGraw-Hill Professional, 1996.
- [92] R. H. Estes, J. E. Clayton, K. Ito, M. Akita, T. Mori, and M. Wada, "Flip chip mounting technique," Jun. 25 2002, uS Patent 6,410,415.
- [93] T. Kubota, T. Kimura, and S. Ushiki, "COG (Chip-on-glass) Mounting of Si and GaAs devices," in *Proceedings of 1991 Japan international electronic* manufacturing technology symposium, 1991, pp. 188–191.
- [94] J. Liu and L. Ljungkrona, "Reliability of thermo-setting anisotropically conductive adhesives in Chip on Glass application," *Microsystem Technologies*, vol. 2, no. 1, pp. 32–37, 1995.

- [95] Y. Fu, M. Willander, and J. Liu, "Statistics of electric conductance through anisotropically conductive adhesive," *IEEE Transactions on Components and Packaging Technologies*, vol. 24, no. 2, pp. 250–255, 2001.
- [96] H. Kristiansen and J. Liu, "Overview of Conductive Adhesive Interconnection Technologies for LCDs," *IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A*, vol. 21, no. 2, pp. 208–214, 1998.
- [97] Y. Li and C. Wong, "Recent advances of conductive adhesives as a leadfree alternative in electronic packaging: Materials, processing, reliability and applications," *Materials Science and Engineering: R: Reports*, vol. 51, no. 1-3, pp. 1–35, 2006.
- [98] Z. Zhong, "Various Adhesives for Flip Chips," J. Electron. Packag., vol. 127, no. 1, pp. 29–32, 2005.
- [99] R. Dudek, H. Berek, T. Fritsch, and B. Michel, "Reliability investigations on conductive adhesive joints with emphasis on the mechanics of the conduction mechanism," *IEEE Transactions on components and packaging technologies*, vol. 23, no. 3, pp. 462–469, 2000.
- [100] S. Xu, Y. Zhang, L. Jia, K. E. Mathewson, K.-I. Jang, J. Kim, H. Fu, X. Huang, P. Chava, R. Wang *et al.*, "Soft microfluidic assemblies of sensors, circuits, and radios for the skin," *Science*, vol. 344, no. 6179, pp. 70–74, 2014.
- [101] N. Verma, Y. Hu, L. Huang, W. S. Rieutort-Louis, J. S. Robinson, T. Moy, B. Glisic, S. Wagner, and J. C. Sturm, "Enabling scalable hybrid systems: Architectures for exploiting large-area electronics in applications," *Proceedings of the IEEE*, vol. 103, no. 4, pp. 690–712, 2015.
- [102] B. Glisic and N. Verma, "Sensing sheets based on large-area electronics and integrated circuits," in *Innovative Developments of Advanced Multifunctional Nanocomposites in Civil and Structural Engineering*. Elsevier, 2016, pp. 281–302.
- [103] W. Gao, S. Emaminejad, H. Y. Y. Nyein, S. Challa, K. Chen, A. Peck, H. M. Fahad, H. Ota, H. Shiraki, D. Kiriya *et al.*, "Fully integrated wearable sensor arrays for multiplexed in situ perspiration analysis," *Nature*, vol. 529, no. 7587, pp. 509–514, 2016.
- [104] H. Jeong, L. Wang, T. Ha, R. Mitbander, X. Yang, Z. Dai, S. Qiao, L. Shen, N. Sun, and N. Lu, "Modular and Reconfigurable Wireless E-Tattoos for Personalized Sensing," *Advanced Materials Technologies*, vol. 4, no. 8, p. 1900117, 2019.

- [105] W. Yang, N.-W. Li, S. Zhao, Z. Yuan, J. Wang, X. Du, B. Wang, R. Cao, X. Li, W. Xu *et al.*, "A Breathable and Screen-Printed Pressure Sensor Based on Nanofiber Membranes for Electronic Skins," *Advanced Materials Technologies*, vol. 3, no. 2, p. 1700241, 2018.
- [106] S. Fu, J. Tao, W. Wu, J. Sun, F. Li, J. Li, Z. Huo, Z. Xia, R. Bao, and C. Pan, "Fabrication of large-area bimodal sensors by all-inkjet-printing," *Advanced Materials Technologies*, vol. 4, no. 4, p. 1800703, 2019.
- [107] P. Escobedo, M. A. Carvajal, L. F. Capitán-Vallvey, J. Fernández-Salmerón, A. Martínez-Olmos, and A. J. Palma, "Passive UHF RFID tag for multispectral assessment," *Sensors*, vol. 16, no. 7, p. 1085, 2016.
- [108] J. Virtanen, L. Ukkonen, T. Bjorninen, A. Z. Elsherbeni, and L. Sydänheimo, "Inkjet-printed humidity sensor for passive UHF RFID systems," *IEEE Transactions on Instrumentation and Measurement*, vol. 60, no. 8, pp. 2768–2777, 2011.
- [109] K. Crowley, A. Morrin, A. Hernandez, E. O'Malley, P. G. Whitten, G. G. Wallace, M. R. Smyth, and A. J. Killard, "Fabrication of an ammonia gas sensor using inkjet-printed polyaniline nanoparticles," *Talanta*, vol. 77, no. 2, pp. 710–717, 2008.
- [110] S. R. Das, Q. Nian, A. A. Cargill, J. A. Hondred, S. Ding, M. Saei, G. J. Cheng, and J. C. Claussen, "3D nanostructured inkjet printed graphene via UV-pulsed laser irradiation enables paper-based electronics and electrochemical devices," *Nanoscale*, vol. 8, no. 35, pp. 15870–15879, 2016.
- [111] C. Bardpho, P. Rattanarat, W. Siangproh, and O. Chailapakul, "Ultra-high performance liquid chromatographic determination of antioxidants in teas using inkjet-printed graphene–polyaniline electrode," *Talanta*, vol. 148, pp. 673–679, 2016.
- [112] J. Wu, R. Wang, H. Yu, G. Li, K. Xu, N. C. Tien, R. C. Roberts, and D. Li, "Inkjet-printed microelectrodes on PDMS as biosensors for functionalized microfluidic systems," *Lab on a Chip*, vol. 15, no. 3, pp. 690–695, 2015.
- [113] A. Abellán-Llobregat, I. Jeerapan, A. Bandodkar, L. Vidal, A. Canals, J. Wang, and E. Morallon, "A stretchable and screen-printed electrochemical sensor for glucose determination in human perspiration," *Biosensors and Bioelectronics*, vol. 91, pp. 885–891, 2017.
- [114] Y. Jung, H. Park, J.-A. Park, J. Noh, Y. Choi, M. Jung, K. Jung, M. Pyo, K. Chen, A. Javey *et al.*, "Fully printed flexible and disposable wireless cyclic voltammetry tag," *Scientific reports*, vol. 5, no. 1, pp. 1–6, 2015.

- [115] P. Teengam, W. Siangproh, A. Tuantranont, C. S. Henry, T. Vilaivan, and O. Chailapakul, "Electrochemical paper-based peptide nucleic acid biosensor for detecting human papillomavirus," *Analytica chimica acta*, vol. 952, pp. 32–40, 2017.
- [116] S. R. Norsworthy, R. Schreier, and G. C. Temes, Quantization Noise in A/D Converters. IEEE, 1997, pp. 44–74.
- [117] O. Feely and L. O. Chua, "The effect of integrator leak in Sigma Delta modulation," *IEEE Transactions on Circuits and Systems*, vol. 38, no. 11, pp. 1293–1305, Nov. 1991.
- [118] K. Ogata and Y. Yang, Modern control engineering. Pearson Upper Saddle River, NJ, 2010, vol. 5.
- [119] G. A. Baker, G. A. Baker Jr, G. A. BAKER JR, P. Graves-Morris, and S. S. Baker, *Padé approximants*. Cambridge University Press, 1996, vol. 59.
- [120] J. Orozco, G. Suárez, C. Fernández-Sánchez, C. McNeil, and C. Jiménez-Jorquera, "Characterization of ultramicroelectrode arrays combining electrochemical techniques and optical microscopy imaging," *Electrochimica Acta*, vol. 53, no. 2, pp. 729–736, 2007.
- [121] C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," *Analog integrated circuits and signal processing*, vol. 8, no. 1, pp. 83–114, 1995.
- [122] P. C. C. de Aguirre and A. A. Susin, "A 0.6-V, 74.2-dB DR Continuous-Time Sigma-Delta Modulator With Inverter-Based Amplifiers," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 65, no. 10, pp. 1310– 1314, Oct. 2018.
- [123] B. Razavi, "The StrongARM latch [a circuit for all seasons]," IEEE Solid-State Circuits Magazine, vol. 7, no. 2, pp. 12–17, 2015.
- [124] J. H. Huijsing, M. Steyaert, and A. H. van Roermund, Analog Circuit Design: RF Circuits: Wide Band, Front-ends, DACs, Design Methodology and Verification for RF and Mixed-signal Systems, Low Power and Low Voltage. Springer, 2006.
- [125] F. Serra-Graells and J. L. Huertas, "Sub-1-V CMOS proportional-to-absolute temperature references," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 1, pp. 84–88, 2003.

- [126] C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," *Analog integrated circuits and signal processing*, vol. 8, no. 1, pp. 83–114, 1995.
- [127] Y. Cheng, M. Chan, K. Hui, M.-c. Jeng, Z. Liu, J. Huang, K. Chen, J. Chen, R. Tu, P. K. Ko *et al.*, "BSIM3v3 manual," *University of California*, vol. 1996, 1995.
- [128] Europractice, https://europractice-ic.com/, accessed: 2020-09-01.
- [129] Cadence Design Systems, USA, https://www.cadence.com/, accessed: 2020-10-2.
- [130] P. Virtanen, R. Gommers, T. E. Oliphant, M. Haberland, T. Reddy, D. Cournapeau, E. Burovski, P. Peterson, W. Weckesser, J. Bright *et al.*, "Scipy 1.0: fundamental algorithms for scientific computing in python," *Nature methods*, vol. 17, no. 3, pp. 261–272, 2020.
- [131] D. FitzPatrick and I. Miller, Analog behavioral modeling with the Verilog-A language. Springer Science & Business Media, 1998.
- [132] P. Antognetti, G. Massobrio, and G. Massobrio, Semiconductor device modeling with SPICE. McGraw-Hill, Inc., 1993.
- [133] N. Semiconductors, "I2C-bus specification and user manual," Rev, vol. 3, p. 19, 2007.
- [134] B. Goll and H. Zimmermann, "Fundamentals of Clocked, Regenerative Comparators," in *Comparators in Nanometer CMOS Technology*. Springer, 2015, pp. 11–47.
- [135] J. Aymerich Gubern, "Design of low-dropout regulator for ultra low power on-chip applications," Master's thesis, Universitat Politècnica de Catalunya, 2016.
- [136] S. Chong and P. K. Chan, "A 0.9-μA Quiescent Current Output-Capacitorless LDO Regulator With Adaptive Power Transistors In 65-nm CMOS," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 60, no. 4, pp. 1072–1081, 2012.
- [137] V. Saxena, "Indirect feedback compensation technique for multi-stage operational amplifiers," 2007.
- [138] G. Cummins and M. P. Desmulliez, "Inkjet printing of conductive materials: a review," *Circuit world*, 2012.

- [139] J. Bourassa, A. Ramm, J. Q. Feng, and M. J. Renn, "Water vapor-assisted sintering of silver nanoparticle inks for printed electronics," *SN Applied Sciences*, vol. 1, no. 6, p. 517, 2019.
- [140] A. Moya, E. Sowade, F. J. del Campo, K. Y. Mitra, E. Ramon, R. Villa, R. R. Baumann, and G. Gabriel, "All-inkjet-printed dissolved oxygen sensors on flexible plastic substrates," *Organic Electronics*, vol. 39, pp. 168–176, 2016.
- [141] F. J. del Campo, L. Abad, X. Illa, E. Prats-Alfonso, X. Borrise, J. M. Cirera, H.-Y. Bai, and Y.-C. Tsai, "Determination of heterogeneous electron transfer rate constants at interdigitated nanoband electrodes fabricated by an optical mix-and-match process," *Sensors and Actuators B: Chemical*, vol. 194, pp. 86–95, 2014.
- [142] Scribner, "ZView," http://www.scribner.com/software/ 68-general-electrochemistr376-zview-for-windows/, accessed: 2020-09-01.
- [143] Creative Materials, "Anisotropic conductive epoxy adhesive," https://server. creativematerials.com/datasheets/DS_126_37.pdf, accessed: 2020-09-01.
- [144] S. Santiago, M. Aller, F. J. del Campo, and G. Guirado, "Screen-printable Electrochromic Polymer Inks and Ion Gel Electrolytes for the Design of Lowpower, Flexible Electrochromic Devices," *Electroanalysis*, vol. 31, no. 9, pp. 1664–1671, 2019.
- [145] V. Valente, N. Neshatvar, E. Pilavaki, M. Schormans, and A. Demosthenous, "1.2 V energy-efficient wireless CMOS potentiostat for amperometric measurements," *IEEE Transactions on Circuits and Systems II: Express Briefs*, 2019.
- [146] M. Haberler, I. Siegl, C. Steffan, and M. Auer, "A Bidirectional Current-Mirror Based Potentiostat Using a Slice-Based Class-AB Amplifier," *IEEE Solid-State Circuits Letters*, 2020.
- [147] A. Manickam, K.-D. You, N. Wood, L. Pei, Y. Liu, R. Singh, N. Gamini, D. Shahrjerdi, R. G. Kuimelis, and A. Hassibi, "11.2 A CMOS biosensor array with 1024 3-electrode voltammetry pixels and 93dB dynamic range," in 2019 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 2019, pp. 192–194.
- [148] S. Konopka and B. McDuffie, "Diffusion coefficients of ferri-and ferrocyanide ions in aqueous media, using twin-electrode thin-layer electrochemistry," Analytical Chemistry, vol. 42, no. 14, pp. 1741–1746, 1970.

- [149] J. A. De Lima and W. A. Serdijn, "A compact nA/V CMOS triodetransconductor and its application to very-low frequency filters," in 2005 IEEE International Symposium on Circuits and Systems. IEEE, 2005, pp. 1988–1991.
- [150] P. Bruschi, G. Barillaro, F. Pieri, and M. Piotto, "Temperature stabilised tunable Gm-C filter for very low frequencies," in *Proceedings of the 30th European Solid-State Circuits Conference*. IEEE, 2004, pp. 107–110.
- [151] Z. Yang, T. Hinck, H. Cohen, and A. Hubbard, "Current-mode integrator for voltage-controllable low frequency continuous-time filters," *Electronics Letters*, vol. 39, no. 12, pp. 883–884, 2003.
- [152] WeCare, https://sites.google.com/view/wecare-snf/home, accessed: 2020-09-01.