A Thesis<br>presented to the Faculty of California Polytechnic State University, San Luis Obispo<br>In Partial Fulfillment of the Requirements for the Degree<br>Master of Science in Electrical Engineering

by

Toai-Chi Nguyen

## © 2021

## Toai-Chi Nguyen

ALL RIGHTS RESERVED

## COMMITTEE MEMBERSHIP

TITLE: Design of an Ultra-Wideband Frequency-Modulated Continuous Wave Short Range Radar System for Extending Independent Living

## AUTHOR: Toai-Chi Nguyen

DATE SUBMITTED: April 2021

COMMITTEE CHAIR: Tina Smilkstein, Ph.D.
Professor of Electrical Engineering

COMMITTEE MEMBER: Andrew Danowitz, Ph.D.
Professor of Electrical Engineering
COMMITTEE MEMBER: Xiao-Hua Yu, Ph.D.

Professor of Electrical Engineering


#### Abstract

Design of an Ultra-Wideband Frequency Modulated Continuous Wave Short Range Radar System for Extending Independent Living

\section*{Toai-Chi Nguyen}

Falls in the disabled and elderly people have been a cause of concern as they can be immobilized by the fall and have no way to contact others and seek assistance. The proposed frequency modulated continuous wave (FMCW) short range radar (SRR) system, which uses ultrawideband (UWB) signals can provide immediate assistance by monitoring and detecting fall events. The unique characteristics of this system allow for a frequency-based modulation system to carry out triangulation and sense the location of the fall through the usage of a continuous chirp signal that linearly sweeps frequency. This project focuses on the development, design and simulation of a ring oscillator that exhibits the frequency modulated signal on a single integrated circuit chip. The ring oscillator is controlled by a voltage ramp signal generator and a voltage to current (V-I) converter. The circuit is designed in Cadence using TSMC 180nm process technology and operates in the frequency range of 3.409 GHz to 5.349 GHz with a spectral bandwidth of 1.94 GHz , which meets the Federal Communications Commission's standards for unlicensed ultra-wideband transmissions.


Keywords: FMCW, SRR, UWB, current-starved ring oscillator, boundary detection, voltage ramp signal generator, voltage to current converter

## ACKNOWLEDGMENTS

I would like to give my deepest appreciation and gratitude to my thesis advisor, Dr. Tina Smilkstein, for her extensive and invaluable support. Her immense knowledge, creativity, and motivation have helped me in the development and design of this project. Without her persistent feedback and guidance, this thesis would not have been possible.

I would also like to thank Angelica, Henry, Kenneth, Sakshi, and Valena for all their advice, encouragement, and support. They were always able to bring joy and laughter even through the roughest times of my graduate school career.

Last but not least, I am extremely grateful for my parents, Toai and Hoa, and my brother, Toai-Nguyen, for their unconditional love, guidance, and inspiration. I am forever indebted to them for their continuous sacrifice and for raising me to who I am today.

## TABLE OF CONTENTS

LIST OF TABLES ..... vii
LIST OF FIGURES ..... viii
INTRODUCTION ..... 1
BACKGROUND. ..... 4
2.1 UWB Background ..... 4
2.2 FMCW Background ..... 5
2.3 Overall System ..... 7
DESIGN ..... 9
3.1 Design Specifications ..... 9
3.2 Voltage Ramp Signal Generator ..... 10
3.2.1 Theory ..... 10
3.2.2 Component Values and Transistor Sizing ..... 16
3.3 Voltage to Current (V-I) Converter ..... 21
3.3.1 Theory ..... 21
3.3.2 Component Values and Transistor Sizing ..... 24
3.4 Current Starved Ring Oscillator ..... 28
3.4.1 Theory ..... 28
3.4.2 Component Values and Transistor Sizing ..... 31
3.5 Final Circuit ..... 36
3.5.1 Design ..... 36
3.5.2 Layout ..... 36
TESTING/SIMULATION ..... 45
4.1 Sawtooth Ramp Signal Generator Test ..... 45
4.2 V-I Converter Test ..... 47
4.3 Current-Starved Ring Oscillator Test ..... 48
4.4 DRC/LVS ..... 49
RESULTS ..... 51
CONCLUSION ..... 55
REFERENCES ..... 56

## LIST OF TABLES

Page
Table 3-1: SR Latch Truth Table ..... 13
Table 3-2: NMOS and PMOS Device Parameters in TSMC 180nm Technology. ..... 17
Table 3-3: Terminal Voltage Analysis for Operating Regions of NMOS and PMOS ..... 17
Table 3-4: Component Values and Transistor Sizes for Sawtooth Ramp Generator. ..... 20
Table 3-5: Component Values and Transistor Sizes for V-I Converter. ..... 27
Table 3-6: Obtained Intrinsic Capacitances of MOSFETs. ..... 32
Table 3-7: Transistor Size and Component Values for Ring Oscillator ..... 35
Table 4-1: Measurements of the Transient Analysis of the Sawtooth Generator. ..... 46
Table 4-2: Target vs. Actual Measurements for Voltage Sweep ..... 46
Table 4-3: Targets and Actual Specifications of V-I Converter. ..... 47
Table 5-1: Accuracy Measurements at Various Times. ..... 53
Table 5-2: Summary of Target and Actual Specifications ..... 54

## LIST OF FIGURES

Page
Figure 2-1: FCC mask for power limits on UWB transmissions ..... 4
Figure 3-1: FMCW Radar System Block Diagram. ..... 10
Figure 3-2: Voltage Ramp Signal Generator Circuit. ..... 11
Figure 3-3: Timing Diagram of Ramp Generator Circuit ..... 12
Figure 3-4: Internal Schematic of Comparator. ..... 13
Figure 3-5: Internal Schematic of SR Latch using NOR implementation ..... 14
Figure 3-6: Feedback Network Portion of Ramp Generator Circuit ..... 14
Figure 3-7: CMOS Inverter Switch Model when (left) pMOS charges the capacitor and when (right) nMOS discharges capacitor ..... 15
Figure 3-8: Feedback Network Portion of Ramp Generator. ..... 18
Figure 3-9: Channel Length Modulation Effect. ..... 20
Figure 3-10: Output Voltage of Ramp Generator ..... 21
Figure 3-11: Schematic of V-I Converter. ..... 22
Figure 3-12: (a) Transfer Characteristics and (b) Output Characteristics Curve of a NMOS ..... 23
Figure 3-13: IDS (yellow), VGS (red), and VDS (purple) of M3. ..... 26
Figure 3-14: Current Mirror Portion of V-I Converter. ..... 26
Figure 3-15: Output Current IOUT (red) and Vfb (blue) from the Ramp Generator ..... 28
Figure 3-16: 3 Stage Voltage Controlled Ring Oscillator. ..... 28
Figure 3-17: Current-Starved Ring Oscillator Circuit ..... 29
Figure 3-18: NMOS Current Mirror. ..... 33
Figure 3-19: Resistor Divider and Comparator Network of Ring Oscillator. ..... 35
Figure 3-20: FMCW System Circuit. ..... 36
Figure 3-21: 3D Model of NMOS transistor. ..... 37
Figure 3-22: Complete Layout of FMCW System before IO pads addition. ..... 37
Figure 3-23: Layout of each stage where (top) is the sawtooth generator layout, (middle) is the V-I Converter layout, and (bottom) is the ring oscillator layout ..... 38
Figure 3-24: (Left) PMOS with No Fingers and (Right) PMOS with 5 Fingers ..... 39
Figure 3-25: (Left) Two Transistors Connected with Metal1 Path and (Right) Two Transistors Chained. ..... 40
Figure 3-26: Example of Vias and GND Contacts usage in Layout. ..... 40
Figure 3-27: A Single MIM Capacitor Cell. ..... 41
Figure 3-28: (Top) $20 \mathrm{k} \Omega$ Resistor with No Segments and (Bottom) $20 \mathrm{k} \Omega$ Resistor with 5 Segments ..... 42
Figure 3-29: Final Layout with IO pads. ..... 43
Figure 4-1: Transient Analysis of the $\mathrm{V}_{\mathrm{fb}}$ voltage for 4 periods ..... 45
Figure 4-2: Output Current Iouts (Red) and Output Voltage from Ramp Generator (Blue) for $40 \mu \mathrm{~s}$ ..... 47
Figure 4-3: Transient Analysis of the Ring Oscillator where $V_{o}$ is the output voltage of the oscillator and $V_{\text {Out }}$ is the output voltage of the comparator ..... 48
Figure 4-4: Frequency vs. Time plot for Vout. ..... 49
Figure 4-5: DRC Errors Window ..... 50
Figure 4-6: LVS Error Window ..... 50
Figure 5-1: Frequency vs. Time with the Theoretical Sweep Rate. ..... 51
Figure 5-2: Frequency vs. Time with the Actual Sweep Rate ..... 52

## Chapter 1

## INTRODUCTION

The need for research and solutions towards extending independent living for the elderly and disabled population has been increasing throughout the years. The number of elderly Americans is projected to nearly double from 52 million in 2018 to 95 million by 2060 and many of them have many pre-existing conditions and risk factors that can contribute to a high chance of falling [1]. These factors include lower body weakness, vitamin D deficiency, vision problems, usage of medicines that affect balance, and home hazards such as loose carpet or broken steps. A leading cause of injuryrelated visits to emergency departments for adults aged 65 or older in the United States, falling can lead to head injuries and broken bones as well as the increased likelihood of falling again [2]. Many of those who fall are immobilized and risk the danger of being unable to contact for help and seek assistance. Although the elderly or disabled can live in a care facility or hire full-time caretaker to reduce this risk, the option to live independently in the comfort of their own home with privacy is much more enticing if they have access to assisted living systems that can monitor and protect them. Therefore, such real-time monitoring systems like fall detectors can significantly extend independent living for the elderly and disabled by gathering detailed health data of the user and allowing for quick response to events.

Video surveillance is one way to monitor subjects and can easily notify for immediate assistance in case of emergencies [3]. However, multiple cameras are required to cover all lines of sight and blind spots or when the user is obstructed by an object or wall; this leads to a large amount of hardware and more costs. Additionally, this monitoring system is obtrusive as it does not allow privacy for the user.

Wearable medical devices are another type of devices that can detect if a fall has occurred by using sensors such as accelerometers or gyroscopes [4]. However, these wearable sensors tend to be invasive and only provide useful information if the user remembers to put the device on daily. This
can be a huge problem in the elderly population, many of whom suffer from Alzheimer's and memory loss.

LifeAlert is a commercial product that allows users to contact for help when they have fallen. The user wears a pendant with a button in which if it pressed, proper authorities and emergency services will be directly contacted and notified. The issue with this solution is that, like wearable medical devices, it is obtrusive and requires the user to remember to wear the device at all times. The user must also be capable of operating and using the pendant, which is not likely if they are unconscious after they have fallen. Additionally, the LifeAlert service requires a monthly fee in addition to activation costs [5].

Radar is alternative method that can help with the limitations that these current systems have. Electromagnetic waves in radar system can be used to detect and identify objects, or in this case, persons. The signals propagate throughout the air until it reaches the object; once reached, part of the signals is reflected back towards the radar system which can be used to determine characteristics of the person such as location, size, and shape [6]. Due to the fact that electromagnetic waves are used for detection, this system is unobtrusive and provides full privacy for the user. A single radar unit system can also be used to monitor multiple rooms, which means the complexity and cost of eldercare monitoring are reduced. The accuracy and efficiency of these systems can greatly improve healthcare quality for independently living.

The proposed system in this paper offers an efficient and unobtrusive method of in-home monitoring and fall detection without compromising the user's privacy by using ultra-wide-band (UWB) frequency modulated continuous wave (FMCW) short-range radar (SRR) technology. The unique characteristics of this radar system allow for boundary and fall location detection through multiple rooms, walls, and obstructive objects in an entire floor; therefore, less hardware is required which leads to reduced production and maintenance costs. UWB also allows for low power transmission and robustness against multipath interference [7]. The small-sized package of this system
which contains the transmitter, receiver, and other hardware components will minimize invasiveness and obtrusiveness in the user's home and space.

The key feature of FMCW is that it continuously transmits a linear, frequency swept chirp signal over a period of time to find object distance and therefore the location of the fall. This thesis focuses on the development, design, and simulation of the chirp signal through a current-starved ring oscillator controlled by a voltage ramp signal generator and a voltage to current (V-I) converter using the TSMC 180nm process technology. The chirp signal operates at a frequency range of 3.409 GHz to 5.349 GHz with a spectral bandwidth of 1.94 GHz . In Chapter 2, brief backgrounds regarding the characteristics of UWB, FMCW and ring oscillators are discussed. In Chapter 3, the development and design of the schematic and layout of the circuit are discussed. Chapter 4 describes the testing and simulation setup to verify the correct operation of the circuit. Chapter 5 contains the analysis and discussion of the results from the testing and overall design of the circuit. Chapter 6 provides concluding remarks and explores future potential work for this system.

## Chapter 2

## BACKGROUND

### 2.1 UWB Background

UWB is a radio technology, used in short-range radiocommunication, that transmits low radiofrequency energy over a large frequency range. In location and imaging devices, UWB is very precise and less sensitive to noise as it is able to retrieve more information from a single transmission due to its large frequency bandwidth. Low power transmission allows it to be usable alongside with other sensitive devices such as medical sensors and devices [7].


Figure 2-1: FCC mask for power limits on UWB transmissions.
The Federal Communications Commissions (FCC) allows for unlicensed ultra-wideband transmissions in the frequency range from 3.1 to 10.6 GHz and regulates the legal definition of an ultra-wideband signal. According to Title 47, Part 15 of the Code of Federal Regulations, devices using UWB technology are required to have a spectral bandwidth of at least 500 MHz measured at 10 dB below the peak power. These devices are also limited to a power spectral density emission of -41.3 $\mathrm{dBm} / \mathrm{MHz}$ in the required frequency range, as shown in Figure 2-1. Additionally, there is a peak power limit of 0 dBm EIRP on the emissions contained within a 50 MHz bandwidth centered on the
frequency at which the highest radiated emission occurs. Eq. 2-1 shows that the equivalent isotropic radiated power (EIRP) is defined as the product of the power supplied to the antenna and antenna gain [8].

$$
\begin{equation*}
E I R P_{\max }(d B m)=P_{A}(d B m)+G_{A(\max )}(d B) \tag{2-1}
\end{equation*}
$$

### 2.2 FMCW Background

FMCW radar is a radar system that continuously transmits a linear, frequency-swept chirp signal. As shown in Figure 2-2, its frequency output increases linearly with time set by a sweep rate, $\mathrm{k}_{\mathrm{f}}$. This chirp signal propagates waves from the transmitter out to objects and back; the time it takes to return back to the receiver, proportional to the frequency difference between the transmitter and receiver signals, is used to find the object distance and location [9].


Figure 2-2: Time Domain Output of the Transmitted Chirp Signal.


Figure 2-3: FMCW Radar Frequency Sweep Over Time.
Figure 2-3 shows the frequency sweep of the transmitted signal (left) and received signal (right) in a FMCW radar system. In a single sweep period, the transmitted chirp signal can be represented by [9]:

$$
\begin{equation*}
s_{T}(t)=\cos \left[2 \pi\left(f_{o}+k_{f} t\right) t\right]=\cos \left[2 \pi\left(f_{o} t+k_{f} t^{2}\right)\right] \tag{2-1}
\end{equation*}
$$

where $f_{0}$ is the start frequency of the chirp signal. The received signal is then simply a time delayed version of the transmitted signal:
$s_{R}(t)=\cos \left[2 \pi\left(f_{o}+k_{f}(t-\Delta \mathrm{t})(t-\Delta \mathrm{t})\right]=\cos \left[2 \pi\left(f_{o} t-f_{0} \Delta \mathrm{t}+k_{f} t^{2}-2 k_{f} t \Delta \mathrm{t}+k_{f} \Delta \mathrm{t}^{2}\right)\right]\right.$
where $\Delta t$ is the amount of time it takes for the signal to travel from the transmitter to the object and back to the receiver. The sweep rate $\mathrm{k}_{\mathrm{f}}$ can be defined as how much the frequency ranges per unit of time:

$$
\begin{equation*}
k_{f}=\frac{B W}{T_{\text {Sweep }}} \tag{2-3}
\end{equation*}
$$

where BW is the frequency sweep bandwidth and $T_{\text {Sweep }}$ is the time period of the sweep. $K_{f}$, which is the slope of the sweep, can then be used along with the frequency difference $\Delta \mathrm{f}$ to find the amount of time $\Delta t$ the signal has travelled:

$$
\begin{equation*}
\Delta \mathrm{t}=\frac{\Delta \mathrm{f}}{k_{f}} \tag{2-4}
\end{equation*}
$$

The instantaneous frequency difference $\Delta \mathrm{f}$ between the transmitted and received signal is constant for all points in time and is calculated through the usage of a mixer that subtracts and adds the received and transmitted signal frequencies. The received signal can be passed through a low pass filter to remove the higher unwanted frequencies and extract only the difference between the frequencies of the signals. The resulting frequency difference $\Delta \mathrm{f}$ is also known as the beat frequency. The time $\Delta t$ the signal has travelled can then be used to calculate the distance $d$ the object is from the receiver:

$$
\begin{equation*}
d=\frac{\Delta \mathrm{t} \cdot \mathrm{c}}{2}=\frac{\Delta \mathrm{f} \cdot \mathrm{c}}{2 \cdot k_{f}} \tag{2-5}
\end{equation*}
$$

Where a factor of 2 is used to account for the round-trip path of the signal and c is the speed of light.

### 2.3 Overall System

Figure 2-4 shows an overall block diagram of how the design of this chirp signal integrated circuit chip could be used for. The FMCW source signal is at the transmitter side where its signal would be received by 3 antennas in order to perform triangulation and obtain the distance and location of an object through 3 axes. Additional circuits will need to be designed in order to perform amplifying, power division, mixing, filtering, and ADC conversion.


Figure 2-4: Overall System Block Diagram.

## Chapter 3

## DESIGN

### 3.1 Design Specifications

The proposed system, shown in Figure 3-1, uses a combination of a voltage ramp signal generator, voltage to current (V-I) converter, and current starved ring oscillator to output a continuous, frequency swept signal at a supply voltage of 1.8 V . In addition, the output signal needs to be linearly swept at a time $\mathrm{T}_{\text {Sweep, }}$, which needs to be more than the size of the room that the signal is transmitting in divided by the speed of light:

$$
\begin{equation*}
T_{\text {Sweep }}>\frac{\text { Room Size }}{c} \tag{3-1}
\end{equation*}
$$

For this thesis, a room size of 30 m is chosen; using Eq. 3-1, a sweep time greater than 100 ns must be used. In practical use, the sweep time must be greater than how long it takes for the signal to travel round trip to the far side of the room and back in order to account for the signal discontinuities occurring at 100 ns . There must also be enough time for the transmitted signal to be returned before the chirp signal begins a new sweep; if there is not enough time, the FMCW source frequency becomes invalid, and distance cannot be measured. Therefore, the chosen sweep period is $10 \mu \mathrm{~s}$. Additionally, as mentioned in Chapter 2, the output signal must be in the allowable FCC frequency range for UWB devices, which is 3.1 to 10.6 GHz , and have a bandwidth of at least 500 MHz . Linearity of the frequency sweep is also important as how much the frequencies of the actual output signal differs from a truly linear line affects the accuracy of the distance measurement. Eq. 2-5 can then be used to determine the accuracy of the distance measurement.


Figure 3-1: FMCW Radar System Block Diagram.
Shown in Figure 3-1, the first stage uses a configuration that repeatedly outputs a ramp control voltage. The second stage takes this control voltage and converts it into a linear increasing output current. This current will be used as an input in the current-starved ring oscillator and allow for a linear, frequency swept square wave signal at the output of the system. The following sections will further explain in-depth the design and configuration of each stages and the overall circuit.

### 3.2 Voltage Ramp Signal Generator

### 3.2.1 Theory

The first stage of the proposed system uses a hysteric comparator configuration with a SR latch and feedback network, similar to that of a 555 timer. The basic purpose of this topology is to repeatedly slowly charge and quickly discharge a capacitor every period to generate a linear voltage ramp signal $\mathrm{V}_{\mathrm{fb}}$. Figure 3-2 shows the circuit schematic.


Figure 3-2: Voltage Ramp Signal Generator Circuit.
Shown in Figure 3-2, the NMOS M0 and PMOS M1 forms a constant current source for slowly charging and quickly discharging the capacitor. Figure 3-3 shows the timing diagram of the circuit and the operation is as follows: when the voltage across the capacitor, or $\mathrm{V}_{\mathrm{fb}}$, goes below the reference voltage created by R3, reset goes HIGH which causes the output Q of the SR Latch to go LOW; this turns off the NMOS M0 and the node at $\mathrm{V}_{\mathrm{fb}}$ goes HIGH and charges the capacitor. When the capacitor voltage charges above the R3 reference voltage, both set and reset are LOW, meaning the output Q will hold its previous value (in this case, $\mathrm{Q}=0$ ); thus, the capacitor will continue to charge. When the voltage across the capacitor goes above the reference voltage created by R2, set goes HIGH which causes the output Q to go HIGH ; this turns on the NMOS M0 and the node at $\mathrm{V}_{\mathrm{fb}}$ goes LOW and discharges the capacitor until it goes back down below the R 3 reference voltage, where this process repeats. Therefore, it can be seen that the voltage on the capacitor $\mathrm{V}_{\mathrm{fb}}$ charges between the R 3 and R2 reference voltages for every period.


Figure 3-3: Timing Diagram of Ramp Generator Circuit
The circuit begins with a voltage divider network that composes of 3 resistors R2, R3, and R4 to create two reference voltages based off of the supply voltage $\mathrm{V}_{\text {sup }}$ of 1.8 V . The values of these resistors are important as the reference voltages they create determine the range of voltage on the capacitor node and, therefore, the sweep period; additionally, they also affect the start and stop frequency of the frequency range in the ring oscillator.

The R3 reference voltage is held at the positive (non-inverting) terminal $\mathrm{V}_{\mathrm{in}}+$ of the 110 comparator while the R 2 reference voltage is held at the negative (inverting) terminal $\mathrm{V}_{\text {in }}$ - of the I 9 comparator. These comparators produce a digital voltage that is dependent on the voltages at their input terminals. If $\mathrm{V}_{\text {in }}+$ is greater than $\mathrm{V}_{\text {in }}$-, the comparator's output voltage will be a HIGH or ' 1 '; if $\mathrm{V}_{\text {in }}-$ is greater than $\mathrm{V}_{\text {in }}+$, the comparator's output voltage will be a LOW or ' 0 '. In this circuit, $\mathrm{V}_{\text {in }}+$ of the I9 comparator and $\mathrm{V}_{\mathrm{in}}$ - of the I 10 comparator are tied together and connected to the feedback voltage $\mathrm{V}_{\mathrm{fb}}$. The purpose of the two comparators is to create a hysteresis voltage range, established by the R 2 and R 3 reference voltages, so that the $\mathrm{V}_{\mathrm{fb}}$ will repeatedly charge and discharge within the bounds of this range. Figure 3-4 shows the internal schematic of the comparator.


Figure 3-4: Internal Schematic of Comparator.
The outputs of these comparators are then fed to the inputs of the SR Latch which is a data storage device dependent on its Set and Reset inputs. Table 3-1 shows the truth table and operation of the SR Latch. The SR latch circuit was designed using NOR gates and minimum transistor sizes. Q is used as the input for the feedback network whereas Q' is not used. Figure 3-5 shows the schematic design for the SR Latch.

Table 3-1: SR Latch Truth Table.

| S | R | Q | Q' |
| :--- | :--- | :--- | :--- |
| 0 | 0 | No Change | No Change |
| 0 | 1 | '0' or <br> LOW | ' 1 ' or <br> HIGH |
| 1 | 0 | '1' or <br> HIGH | '0' or <br> LOW |
| 1 | 1 | Invalid <br> Condition | Invalid <br> Condition |



Figure 3-5: Internal Schematic of SR Latch using NOR implementation.
Figure 3-6 shows the feedback network portion of the schematic which consists of the PMOS
M1 and NMOS M0 in a CMOS inverter configuration along with capacitors C1 and C0.


Figure 3-6: Feedback Network Portion of Ramp Generator Circuit.

This configuration allows for fine tuning of the period, charging/discharging time of the capacitor, and linearity of the ramp output voltage. The switching behavior of a CMOS inverter is depicted in Figure 3-7. When the input of the inverter network is LOW, the NMOS is off and the PMOS is on and charges the capacitor at the $\mathrm{V}_{\mathrm{fb}}$ node. When the input is HIGH, the PMOS turns off and the NMOS turns on and discharges the capacitor. As seen in Figure 3-7, $R_{n}$ and $R_{p}$ are the on resistances of the NMOS and PMOS, respectively and the arrows are the current through those transistors [10].


Figure 3-7: CMOS Inverter Switch Model when (left) pMOS charges the capacitor and when (right) nMOS discharges capacitor.

To achieve a repeated ramp signal for every sweep period $\mathrm{T}_{\text {Sweep }}$ of $10 \mu \mathrm{~s}$, a slow charging time and fast discharging time are desired; for this project, a discharge time of 1 ns was the target. The current through a capacitor can be defined as [10]

$$
\begin{equation*}
i_{c}=C \frac{\Delta v}{\Delta t} \tag{3-2}
\end{equation*}
$$

Where C is the capacitance, $\Delta v$ is the change of voltage on the output node on the capacitor, and $\Delta t$ is the change of time for charging or discharging. The time it takes to charge to the capacitor $\Delta t_{\text {charge }}$ and the time it takes to discharge the capacitor $\Delta t_{\text {discharge }}$ can then be defined as

$$
\begin{align*}
& \Delta t_{\text {charge }}=C \frac{\Delta v}{I_{S D}}  \tag{3-3}\\
& \Delta t_{\text {discharge }}=C \frac{\Delta v}{I_{D S}} \tag{3-4}
\end{align*}
$$

Where $\mathrm{I}_{\mathrm{SD}}$ is the source-drain current through the PMOS and $\mathrm{I}_{\mathrm{DS}}$ is the drain-source current through the NMOS. From these equations, it can be observed that for a long charge time, ISD needs to be small-valued and that for a short discharge time, $I_{D S}$ needs to be large-valued.

### 3.2.2 Component Values and Transistor Sizing

The starting point is to choose the start and end voltage of the sweep, which is determined by the reference voltages created by the resistor divider network. If $\mathrm{R} 2=2.5 \mathrm{k} \Omega, \mathrm{R} 3=13.3 \mathrm{k} \Omega$, and $\mathrm{R} 4=$ $20 \mathrm{k} \Omega$, this produces 0.6687 V at $\mathrm{V}_{\text {in }}+$ of the I 10 comparator and 0.7944 V at $\mathrm{V}_{\text {in }}-$ at the I 9 comparator. Therefore, $\mathrm{V}_{\mathrm{fb}}$ should theoretically charge from 0.6687 V to 0.7944 V for every period. In reality, due to process variations and delays caused by the capacitances of transistors, resistors, and wires, some errors will be introduced so these values will not be exact. The following calculations will use theoretical values, but further tuning of the transistor sizing will need to be done after simulation to achieve target specifications.

Using Eq. 3-4, for a target discharge time of 1 ns , change of voltage $\Delta v$ of $0.1257 \mathrm{~V}(0.7944$ $\mathrm{V}-0.6687 \mathrm{~V}$ ), and a 39.8 pF load capacitance, the drain-source current of the nMOS is

$$
\begin{equation*}
I_{D S}=C \frac{\Delta v}{\Delta t_{\text {discharge }}}=(39.8 p F) \frac{0.1257 \mathrm{~V}}{1 \mathrm{~ns}}=5 \mathrm{~mA} . \tag{3-5}
\end{equation*}
$$

Similarly, using Eq. 3-3, for a charge time of $9.999 \mu \mathrm{~s}$, the source-drain current of the pMOS is

$$
\begin{equation*}
I_{S D}=C \frac{\Delta v}{\Delta t_{\text {charge }}}=(39.8 p F) \frac{0.1257 \mathrm{~V}}{9.999 \mu \mathrm{~s}}=500 \mathrm{nA} . \tag{3-6}
\end{equation*}
$$

Although intrinsic capacitances are present in M0 and M1, these are relatively small, in orders of $10^{-15} \mathrm{~F}$, compared to the load capacitance of 39.8 pF . The total capacitance is largely dominated by the load, so calculations can be estimated with the 39.8 pF which will give ballpark estimate value for the transistor sizes.

It can be seen that to require a current of 5 mA through the PMOS is quite large for the process used as this can lead to frying and malfunction of the chip if manufactured. One method to
solve this issue is by adding several PMOS transistors in parallel with M1 so that the current through each transistor is smaller but the total effective current for a required of 5 mA is still met.

By printing the DC Operating Points in the Cadence ADE Simulator Tool, device and model parameters in the TSMC 180 nm library can be determined to calculate the needed transistor sizes.

Table 3-2 lists the relevant process parameters for the TSMC 180nm.

Table 3-2: NMOS and PMOS Device Parameters in TSMC 180nm Technology.

| NMOS M0 | Value | PMOS parameters | Value |
| :---: | :--- | :--- | :--- |
| $\mu_{\mathrm{n}}$ | $405.36 \mathrm{~cm}^{2} / \mathrm{V}^{*} \mathrm{~s}$ | $\mu_{\mathrm{p}}$ | $85.73 \mathrm{~cm}^{2} / \mathrm{V}^{*} \mathrm{~s}$ |
| $\mathrm{C}_{\mathrm{ox}}$ | $8.42 * 10^{-3} \mathrm{~F} / \mathrm{m}^{2}$ | $\mathrm{C}_{\mathrm{ox}}$ | $8.42 * 10^{-3} \mathrm{~F} / \mathrm{m}^{2}$ |
| ${k^{\prime}}_{n}=\mu_{\mathrm{n}} \mathrm{C}_{\mathrm{ox}}$ | $390 * 10^{-6}$ | $k^{\prime}{ }_{p}=\mu_{\mathrm{p}} \mathrm{C}_{\mathrm{ox}}$ | $72 * 10^{-6}$ |
| $\mathrm{~V}_{\mathrm{TN}}$ | 354.505 mV | $\mathrm{V}_{\mathrm{TP}}$ | -412.06 mV |

Table 3-3: Terminal Voltage Analysis for Operating Regions of NMOS and PMOS.

| Region | NMOS | PMOS |
| :--- | :--- | :--- |
| Cut Off | $\mathrm{V}_{\mathrm{GS}} \leq \mathrm{V}_{\mathrm{TN}}$ | $\mathrm{V}_{\mathrm{SG}} \leq\left\|\mathrm{V}_{\mathrm{TP}}\right\|$ |
| Linear | $\mathrm{V}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{TN}}, \mathrm{V}_{\mathrm{DS}} \leq \mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}$ | $\mathrm{V}_{\mathrm{SG}}>\left\|\mathrm{V}_{\mathrm{TP}}\right\|, \mathrm{V}_{\mathrm{SD}} \leq \mathrm{V}_{\mathrm{SG}}-\left\|\mathrm{V}_{\mathrm{TP}}\right\|$ |
| Saturation | $\mathrm{V}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{TN}}, \mathrm{V}_{\mathrm{DS}}>\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{TN}}$ | $\mathrm{V}_{\mathrm{SG}}>\left\|\mathrm{V}_{\mathrm{TP}}\right\|, \mathrm{V}_{\mathrm{SD}}>\mathrm{V}_{\mathrm{SG}}-\left\|\mathrm{V}_{\mathrm{TP}}\right\|$ |



Figure 3-8: Feedback Network Portion of Ramp Generator.
When the capacitor starts to discharge, the NMOS is turned on with a 1.8 V at its gate terminal. Therefore, the $\mathrm{V}_{\mathrm{GS}}$ should be 1.8 V with the $\mathrm{V}_{\mathrm{DS}}$ starts to decrease from 0.7944 V to 0.6687 V. Since $V_{G S}-V_{T N}>V_{D S}$, Table 3-3 shows that M0 is in the linear region. The current equation for an NMOS in the linear region is defined as [11]

$$
\begin{equation*}
I_{D S}=k^{\prime}{ }_{n}(W / L)_{n}\left[\left(V_{G S}-V_{T N}\right) V_{D S}-\frac{V_{D S}^{2}}{2}\right]\left(1+\lambda V_{D S}\right) \tag{3-7}
\end{equation*}
$$

Where $\mathrm{k}^{\prime}{ }_{\mathrm{n}}, \mathrm{k}^{\prime}{ }_{\mathrm{p}}$ are the process transconductance parameters, W/L are the width-length channel aspect ratio, $\mathrm{V}_{\mathrm{GS}} / \mathrm{V}_{\mathrm{SG}}$ are the gate-source and source-gate voltages, $\mathrm{V}_{\mathrm{TN}} / \mathrm{V}_{\mathrm{TP}}$ are the threshold voltages, $\mathrm{V}_{\mathrm{DS}} / \mathrm{V}_{\mathrm{SD}}$ are the drain-source and source-drain voltages, and $\lambda$ is the channel length modulation parameter. Using Eq. 3-7, where the channel length parameter $\lambda$ is ignored, its channel width-length ratio is determined to be $(W / L)_{n}=\frac{I_{D S}}{k^{\prime}{ }_{n}\left[\left(V_{G S}-V_{T N}\right) V_{D S}-\frac{V_{D S}^{2}}{2}\right]\left(1+\lambda V_{D S}\right)}=\frac{5 \mathrm{~mA}}{\left.390 * 10^{-6}[1.8 \mathrm{~V}-354.505 \mathrm{mV})(0.7944 \mathrm{~V})-\frac{0.7944^{2} V}{2}\right]\left(1+0 V_{D S}\right)}=15.4$

Similarly, when the capacitor starts to charge, the PMOS is turned on with a 0 V at its gate terminal. The $\mathrm{V}_{\text {SG }}$ is then 1.8 V with its $\mathrm{V}_{\mathrm{DS}}$ starts to increase from 0.6687 V to 0.7944 V . Table 3-3 shows that the M1 PMOS transistor is also in the linear region. The current equation for a PMOS in the linear region defined as [11]

$$
\begin{equation*}
I_{S D}=k_{p}^{\prime}(W / L)_{p}\left[\left(V_{S G}-\left|V_{T P}\right|\right) V_{S D}-\frac{V_{S D}^{2}}{2}\right]\left(1+\lambda V_{S D}\right) . \tag{3-9}
\end{equation*}
$$

Using Eq 3-8, its channel width-length ratio is determined to be

$$
\begin{equation*}
\left(\frac{W}{L}\right)_{p}=\frac{I_{S D}}{k_{p}^{\prime}\left[\left(V_{S G}-\left|V_{T P}\right|\right) V_{S D}-\frac{V_{S D}^{2}}{2}\right]\left(1+\lambda V_{S D}\right)}=\frac{500 \mathrm{nA}}{\left.72 * 10^{-6}[1.8 V-412 m V)(0.6687 V)-\frac{0.667^{2} V^{2}}{2}\right]\left(1+0 V_{D S}\right)}=0.01 \tag{3-10}
\end{equation*}
$$

In the final design, M0 has transistor sizes of $\mathrm{W}=15.2 \mathrm{u}$ and $\mathrm{L}=1 \mathrm{u}$ while M 1 has $\mathrm{W}=220 \mathrm{n}$ and $\mathrm{L}=19.995 \mathrm{u}$. Note that these transistor sizes are not exact as analytical and mathematical determined values as these equations do not accurately represent real life operation and modern CMOS technology devices due to short channel effects and process variations in the models as well as intrinsic and parasitic capacitances in the transistors. M0's $(\mathrm{W} / \mathrm{L})_{\mathrm{n}}$ of 15.2 gave better results in simulation as the discharge time was sufficient.

The length of M1 was increased in order to reduce channel length modulation of the capacitor output voltage and exhibit a more linear voltage waveform. Depicted in Figure 3-9, channel length modulation occurs when the channel length decreases by $\Delta L$ and the reverse bias depletion region widens for an increase in $V_{\text {DS. }}$. Increases in $V_{\text {DS }}$ causes the channel pinch-off point to extend away from the drain and move towards the source [12]. Thus, the channel length is thinner at the drain end and is reduced. The channel length modulation parameter in the current equations can also be defined as

$$
\begin{equation*}
\frac{\Delta L}{L}=\lambda V_{D S} \tag{3-11}
\end{equation*}
$$

Channel length modulation shortens the channel and leads to a reduced output resistance and, therefore, an increase in current with drain bias. This effect introduces non-linearity in the current
through the PMOS and, therefore, the voltage sweep. By making $L$ large-valued, the channel length modulation effect can be reduced as $\Delta L$ relatively small to achieve a linear voltage sweep.


Figure 3-9: Channel Length Modulation Effect.
The load capacitance is 39.8 pF . However, due to sizing limitation for the capacitor cell used, the maximum capacitance per cell allowed is 1.7919 pF ; therefore, C 1 is 1.7919 pF with a multiplier of 20 and C 0 is 378.186 fF . Table 3-4 shows the final values and sizes of each component in the schematic.

Table 3-4: Component Values and Transistor Sizes for Sawtooth Ramp Generator.

| Designator | Width W (m) | Length L (m) | Resistance ( $\Omega$ ) | Capacitance (F) |
| :---: | :---: | :---: | :---: | :---: |
| R2 | $1 \mu$ | $6.66 \mu$ | 2.50147 k | N/A |
| R3 | $1 \mu$ | $37.9 \mu$ | 13.3034 k | N/A |
| R4 | $1 \mu$ | $58.1 \mu$ | 20.0048 k | N/A |
| C0 | $13.365 \mu$ | $13.365 \mu$ | N/A | 378.86 f |
| C1 | $30 \mu \times 20$ | $30 \mu \times 20$ | N/A | $1.7919 \times 20=$ |
| M0 | $15.2 \mu$ | $1 \mu$ | N/A | 36.838 p |
| M1 | 220 n | $19.995 \mu$ | N/A | N/A |

Figure 3-10 shows the resulting $\mathrm{V}_{\mathrm{fb}}$ output signal, where it sweeps from 0.6397 V to 0.7842
V. These values will be used in calculations in the following section.


Figure 3-10: Output Voltage of Ramp Generator

### 3.3 Voltage to Current (V-I) Converter

### 3.3.1 Theory

The second stage of the system is the V-I converter, shown in Figure 3-11. The basic working principle of this circuit is to hold an NMOS in the linear region where it will convert its $\mathrm{V}_{\mathrm{GS}}$ to current linearly. This is done by using a high gain op-amp configuration formed from a Common-Gate (CG), Common-Source (CS), and PMOS current mirror to create a constant $\mathrm{V}_{\mathrm{DS}}$ across the NMOS. A transistor in the linear region with a constant $\mathrm{V}_{\mathrm{DS}}$ will linearly convert its $\mathrm{V}_{\mathrm{GS}}$ to a proportional current. The input to this stage is the ramp sweep voltage created by the circuit described in Chapter 3.2 and converts that voltage into a linear current $\mathrm{I}_{\mathrm{OutN}}$.


Figure 3-11: Schematic of V-I Converter.
By keeping M3 in the linear region, the $\mathrm{V}_{\mathrm{GS}}$, which is a linear ramp voltage signal from the previous stage, can be used to obtain a linear current through M3. A NMOS is defined to be in the saturation region as [11]

$$
V_{D S}>V_{D S A T} \text { where } V_{D S A T}=V_{G S}-V_{T N}(3-12)
$$

For a NMOS and a PMOS in the saturation region, their respect current equations are [11]

$$
\begin{align*}
& I_{D S}=\frac{1}{2} k_{n}^{\prime}(W / L)_{n}\left(V_{G S}-V_{T N}\right)^{2}\left(1+\lambda V_{D S}\right)  \tag{3-13}\\
& I_{S D}=\frac{1}{2} k_{p}^{\prime}(W / L)_{p}\left(V_{S G}-\left|V_{T P}\right|\right)^{2}\left(1+\lambda V_{S D}\right) \tag{3-14}
\end{align*}
$$

Where $\mathrm{V}_{\mathrm{DS}}$ is the drain-source voltage, $\mathrm{V}_{\mathrm{GS}}$ is the gate-source voltage, and $\mathrm{V}_{\mathrm{T}}$ is the threshold voltage. Therefore, in order to guarantee that the transistor stays in the linear region, the $\mathrm{V}_{\text {DSAT }}$ must be made large enough so that the $\mathrm{V}_{\text {DS }}$ is never greater than the $\mathrm{V}_{\text {DSAT }}$. Solving for $\mathrm{V}_{\text {DSAT }}$ from Eq. 3-13, ignoring the channel length modulation parameter,

$$
\begin{equation*}
V_{D S A T}=V_{G S}-V_{T}=\sqrt{\sqrt{2 \cdot I_{D S} \cdot L}} \frac{k_{n} \cdot W}{} . \tag{3-15}
\end{equation*}
$$

Therefore, increasing the channel length L will give a large valued $\mathrm{V}_{\mathrm{DSAT}}$ and keep the transistor in the linear region. There is very little change on the drain voltage of M3 so it can be assumed that it is held constant theoretically. Figure 3-12a shows the relationship between the $\mathrm{V}_{\mathrm{GS}}$ and $\mathrm{I}_{\mathrm{DS}}$ of a NMOS transistor for a constant $\mathrm{V}_{\mathrm{DS}}$ [13]. For this circuit, since the $\mathrm{V}_{\mathrm{GS}}$ is a linear increasing voltage signal, the $\mathrm{V}_{\mathrm{DS}}$ will be less than $\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}$, which produces a linear $\mathrm{I}_{\mathrm{DS}}$ current.


Figure 3-12: (a) Transfer Characteristics and (b) Output Characteristics Curve of a NMOS.
Another functionality of this circuit is to mirror and output that current to the next stage. M0 and M1 form a Common-Gate (CG) and Common-Source (CS) amplifier where they are actively loaded by M5 and M6 in order to produce a high output resistance and gain. The currents through the active loads are mirrored from the M9 transistor. M0 is biased at a fixed voltage set by the R1 and R2 voltage divider network. If $\mathrm{V}_{\text {IN }}$ linearly increases, more current will be provided through the M3 transistor; this means that the $\mathrm{V}_{\mathrm{GS}}$ of M 0 will also increase by decreasing its source voltage $\mathrm{V}_{\mathrm{s}}$ due to the fact that $\mathrm{V}_{\mathrm{G}}$ is at a constant voltage. In a CG amplifier, the source terminal of the transistor serves as the input voltage, the drain terminal is output voltage, and the resulting open-circuit voltage gain is large and non-inverting. Therefore, since the change of voltage at the source terminal of M0 is decreasing in the negative direction, the output of M0 will also be negative and large. CS amplifiers take the input at the gate terminal, the output at the drain terminal, and the open-circuit voltage gain is
also be large but inverting. Since the input voltage is negative, M1 will invert it and output a large and positive voltage gain. The voltage change across the $\mathrm{V}_{\mathrm{GS}}$ of M 2 is then a factor of the gain of the CG and CS amplifier more than the change of $\mathrm{V}_{\mathrm{GS}}$ across M0. This allows most of the current through M3 to go through M2 instead of through M0.
$\mathrm{M} 4, \mathrm{M} 8$, and M 7 form a current mirror configuration where the current through M4, which is the current through M2, is mirrored to M8. M7 is then used to take this current Ioutn to feed it to the next stage of the ring oscillator.

### 3.3.2 Component Values and Transistor Sizing

$\mathrm{M} 0, \mathrm{M} 1$, and M 2 is set at minimum size whereas active loads M 5 and M 6 have $\mathrm{W}=13 \mu \mathrm{~m}$ in order to exhibit the large gain that these amplifiers need to have. M9 acts as current mirror to bias each of the active load transistors. R0 and R1 form a resistor divider each with a resistance of $2.41 \mathrm{k} \Omega$ to bias the M0 transistor.

In order to size M3 to be in the linear region, its $V_{\text {DS }}$ must be determined. Using Eq. 3-12, the $\mathrm{V}_{\mathrm{GS}}$ of M 0 can be reworked as

$$
\begin{equation*}
V_{G S, M 0}=V_{D S A T, M 0}+V_{T N, M 0} \tag{3-16}
\end{equation*}
$$

The source voltage $\mathrm{V}_{\mathrm{S}, \mathrm{m} 0}$ of M 0 is defined as

$$
\begin{equation*}
V_{S, M 0}=V_{G, M 0}-V_{G S, M 0}=V_{B i a s}-V_{G S, M 0} \tag{3-17}
\end{equation*}
$$

Where its gate voltage $\mathrm{V}_{\mathrm{G}}$ is biased voltage $\mathrm{V}_{\text {Bias }}$ set by the R 0 and R 1 resistors. Eq. 3-16 can then be substituted into 3-17 where

$$
\begin{equation*}
V_{S, M 0}=V_{B i a s}-V_{D S A T, M 0}-V_{T N, M 0}=V_{B i a s}-V_{T N, M 0} \tag{3-18}
\end{equation*}
$$

Theoretically, the most of the current through M3 should flow through the right branch where M2 is and none should go through M0. If there isn't any current flowing through M0, its $\mathrm{V}_{\text {DSAT, m0 }}$ should also be zero so its source voltage $\mathrm{V}_{\mathrm{S}, \mathrm{M} 0}$ is then a constant voltage set by $\mathrm{V}_{\text {Bias }}$ and its threshold voltage $\mathrm{V}_{\mathrm{TN}}$. Additionally, the source voltage of M 0 is also the $\mathrm{V}_{\mathrm{DS}}$ of M 3 . Therefore,

$$
\begin{equation*}
V_{D S, M 3}=V_{B i a s}-V_{T N, M 0} . \tag{3-19}
\end{equation*}
$$

Since $\mathrm{V}_{\text {Bias }}$ is set at 0.56 V , then using Eq. 3-19, the $\mathrm{V}_{\mathrm{DS}}$ of M3 is 0.206 V . From here, the linear current equation of an NMOS from Eq. 3-7 can then be used to find the channel width-length ratio of M3. If the chosen starting current of the sweep is $2 \mu \mathrm{~A}$, then

$$
\begin{equation*}
(W / L)_{n, M 3}=\frac{I_{D S}}{k^{\prime}\left[\left[V_{G S}-V_{T N}\right) V_{D S}-\frac{V_{D S}^{2}}{2}\right]\left(1+\lambda V_{D S}\right)}=\frac{2 \mu A}{\left.390 * 10^{-6}[0.639 V-354.505 \mathrm{mV})(0.206 V)-\frac{0.206^{2} V_{V}^{2}}{2}\right]\left(1+0 V_{D S}\right)}=0.5 \tag{3-20}
\end{equation*}
$$

This aligns with the theory that L needs to be larger than the W of the transistor to force its operation in the linear region. M 3 with $\mathrm{W}=1 \mu \mathrm{~m}$ and $\mathrm{L}=2 \mu \mathrm{~m}$ allows the transistor to stay in the linear region as the $\mathrm{V}_{\mathrm{GS}}$ is swept from 0.6397 V to 0.7842 V . To verify that M3 was indeed in the linear region, DC operating point analysis was done by comparing the minimum and maximum $\mathrm{V}_{\mathrm{GS}}$ points with the corresponding $\mathrm{V}_{\mathrm{DS}}$. Figure 3-13 shows $\mathrm{I}_{\mathrm{DS}}, \mathrm{V}_{\mathrm{GS}}$, and the $\mathrm{V}_{\mathrm{DS}}$ of M 3 . At the minimum,

$$
\begin{gather*}
V_{G S}=639.7 \mathrm{mV}, V_{D S}=206.15 \mathrm{mV} \\
V_{D S}=206.15 \mathrm{mV}<V_{G S}-V_{T N}=639.7 \mathrm{mV}-354.5 \mathrm{mV}=285.2 \mathrm{mV} \tag{3-21}
\end{gather*}
$$

At the maximum,

$$
\begin{gather*}
V_{G S}=784.2 \mathrm{mV}, V_{D S}=173.7 \mathrm{mV} \\
V_{D S}=173.7 \mathrm{mV}<V_{G S}-V_{T N}=784.2 \mathrm{mV}-354.5 \mathrm{mV}=429.7 \mathrm{mV} \tag{3-22}
\end{gather*}
$$

At both points, the $\mathrm{V}_{\mathrm{DS}}$ is less than the $\mathrm{V}_{\mathrm{DSAT}}$ so it can be confirmed that M 3 is in the linear region.


Figure 3-13: IDS (yellow), VGS (red), and VDS (purple) of M3.

Shown in Figure 3-14, M4 and M8 form the current mirror where their widths are doubled
relative to the width the M 2 transistor to match the ratio of their mobilities and to equate the propagation delays. M7 is set at minimum sized. Table 3-5 shows the final transistor sizes.


Figure 3-14: Current Mirror Portion of V-I Converter.

Table 3-5: Component Values and Transistor Sizes for V-I Converter.

| Designator | Width W (m) | Length L (m) | Resistance ( $\Omega$ ) |
| :---: | :---: | :---: | :---: |
| R0 | $1 \mu$ | $6.64 \mu$ | 2.41522 k |
| R1 | $1 \mu$ | $6.64 \mu$ | 2.41522 k |
| M0 | $2 \mu$ | 180 n | N/A |
| M1 | $2 \mu$ | 180 n | N/A |
| M2 | $2 \mu$ | 180 n | N/A |
| M3 | $1 \mu$ | $2 \mu$ | N/A |
| M4 | $4 \mu$ | 180 n | N/A |
| M5 | $13 \mu$ | 180 n | N/A |
| M6 | $13 \mu$ | 180 n | N/A |
| M7 | $2 \mu$ | 180 n | N/A |
| M8 | $4 \mu$ | 180 n | N/A |
| M9 | $2 \mu$ | 180 n | N/A |

Figure 3-15 shows that the output current Iout increases from $3.34 \mu \mathrm{~A}$ to $7.288 \mu \mathrm{~A}$. These values will be needed for calculations in the next section.


Figure 3-15: Output Current IOUT (red) and Vfb (blue) from the Ramp Generator.

### 3.4 Current Starved Ring Oscillator

Voltage controlled oscillators (VCO) are electronic devices that are able to generate a repeating signal at specific oscillation frequency and can be designed to transmit the FMCW chirp signal [14]. This particular frequency is controlled and varied by a voltage input. VCOs are key components in wireless communication systems as they have low power consumption, high frequency applications, good phase and frequency stability, and linearity of frequency vs. control voltage. The ring oscillator, a type of VCO , uses an odd number N of inverters connected in series where the output of the Nth stage inverter is feedback to the first stage inverter; its output oscillates between two voltages levels of either one or zero. Figure 3-16 shows a 3 -stage ring oscillator where N is 3 .


Figure 3-16: 3 Stage Voltage Controlled Ring Oscillator.

### 3.4.1 Theory

The final stage is the ring oscillator, shown in Figure 3-17, which uses a topology of 3 inverters, each starved by a current sink NMOS transistor. The idea behind this circuit is to control the
delay of each inverter stage, and therefore the oscillation frequency, by controlling the amount of current to charge and discharge the load capacitance of each stage and, therefore, how quickly the node voltages between inverters change. The input bias current $\mathrm{I}_{\mathrm{inN}}$ is mirrored by a current mirror to each current sink transistors and the current available to each inverter is limited by these current sink transistors. For example, in the first stage, M0 and M3 operate as an inverter where the current through these transistors is limited by the current sink transistor M7. The amount of current the inverter wants to draw is then limited by the current sunk by the M7 transistor and is kept under than this amount. Hence, the inverter is starved for current.


Figure 3-17: Current-Starved Ring Oscillator Circuit.
The oscillation frequency of the ring oscillator can be defined as [15]

$$
\begin{equation*}
f_{o s C}=\frac{1}{2 N t_{p}} \tag{3-23}
\end{equation*}
$$

Where N is the number of inverter stages and $\mathrm{t}_{\mathrm{p}}$ is the propagation delay of each stage. From this equation, to obtain a higher oscillation frequency, the number of stages should be minimized as much as possible. This equation can be further broken down to

$$
\begin{equation*}
f_{o s c}=\frac{1}{\left(N \cdot t_{p H L}\right)+\left(N \cdot t_{p L H}\right)} \tag{3-24}
\end{equation*}
$$

Where $t_{p H L}$ is the time it takes for an inverter to transition a ' 1 ' to a ' 0 ' and $t_{p L H}$ is the time it takes for an inverter to transition a ' 0 ' to a ' 1 '. Dynamic metrics such as propagation delay depends on the capacitance
at the output nodes of each inverter. For each inverter charging and discharging, the charge on that output capacitor is defined as [10]

$$
\begin{equation*}
Q=C \cdot V \tag{3-25}
\end{equation*}
$$

Where V is the voltage of the capacitor and C is the capacitance. Taking the derivative of Eq. 3-25, the current I after each transition in the active region can defined as

$$
\begin{equation*}
I=C \frac{\Delta V}{\Delta t} \tag{3-26}
\end{equation*}
$$

Where $\Delta V$ is the change of the output voltage on the inverter and $\Delta t$ is the time it takes for the inverter to transition. Rearranging Eq. 3-26 gives

$$
\begin{equation*}
\Delta t=\frac{C \cdot \Delta V}{I} \tag{3-27}
\end{equation*}
$$

The output voltage node of each inverter detects a change or transition when the output voltage is equal to the input voltage; this voltage can be called $\mathrm{V}_{\mathrm{M}}$. Therefore, $\mathrm{V}_{\mathrm{M}}$ can be substituted into Eq. 327

$$
\begin{equation*}
\Delta t=\frac{C \cdot V_{M}}{I} . \tag{3-28}
\end{equation*}
$$

The entire ring oscillator can then be analyzed by finding the delay at the individual output node of each inverter. As explained in Chapter 3.2.1, when a digital ' 0 ' is at the input of an inverter, the NMOS is turned off while the PMOS is turned on and current through the PMOS charges the capacitance at the output node; when a digital ' 1 ' is at the input of the inverter, the PMOS is turned off while the NMOS is turned on and current through the NMOS discharges the capacitance at the output node. Therefore, replacing $\Delta t$ with the respective transitions, the low to high (charging) and high to low (discharging) delay times are

$$
\begin{align*}
t_{p L H} & =\frac{C \cdot V_{M}}{I_{P}}  \tag{3-29}\\
t_{p H L} & =\frac{C \cdot V_{M}}{I_{N}} \tag{3-30}
\end{align*}
$$

Where $I_{P}$ is the current through the PMOS and $I_{N}$ is the current through the NMOS. However, due to the current starved configuration, the current drawn through the NMOS is limited by the current $I_{D}$
through the current sink transistors. Using Eq. 3-29 and Eq. 3-30 with $\mathrm{I}_{\mathrm{N}}$ replaced by $\mathrm{I}_{\mathrm{D}}$, the oscillation frequency can now be estimated further

$$
\begin{equation*}
f_{o s c}=\frac{1}{\left(N \cdot \frac{c \cdot V_{M}}{I_{P}}\right)+\left(N \cdot \frac{c \cdot V_{M}}{I_{D}}\right)} \tag{3-31}
\end{equation*}
$$

It can be seen that increasing the current through each current sink transistor will lower their respective transition times, resulting in a faster oscillation frequency. The total capacitance on the drains of the transistors in each inverter is given by [14]

$$
\begin{gather*}
C=C_{o u t}+C_{\text {in }}=\left(C_{D B n}+C_{D B p}+2 C_{G D O n} W_{n}+2 C_{G D O p} W_{p}\right)+\left(\frac{2}{3} C_{o x} W_{n} L_{n}+C_{G D O n} W_{n}+\right. \\
\left.C_{G S O n} W_{n}+\frac{2}{3} C_{o x} W_{p} L_{p}+C_{G D O p} W_{p}+C_{G S O p} W_{p}\right) \tag{3-32}
\end{gather*}
$$

This is simply the sum of the output and input capacitances of the inverters where $C_{o x}$ is the oxide capacitance of the transistor, $\mathrm{C}_{\mathrm{DB}}$ is the diffusion-bulk capacitance, $\mathrm{C}_{\mathrm{GDO}}$ is the gate-drain overlap capacitance, and C CGSo is gate-source overlap capacitance.

The output signal $\mathrm{V}_{\mathrm{o}}$ of the ring oscillator is sent to a comparator at the end of the circuit so the signal can be amplified and go rail to rail from 0 V to 1.8 V . This also gives a square wave output at $V_{\text {out }}$ whereas $\mathrm{V}_{\mathrm{o}}$ is a sine wave output. $\mathrm{V}_{\mathrm{o}}$ is compared against a reference voltage at the $\mathrm{V}_{\text {IN }}$ node, which is formed by the resistor divider network, of the comparator.

### 3.4.2 Component Values and Transistor Sizing

This circuit uses minimum sized transistors with $\mathrm{W}=2 \mu \mathrm{~m}$ and $\mathrm{L}=180 \mathrm{~nm}$ for each inverter for a total of 3 inverters. The ratio of the PMOS W/L and the ratio of the NMOS W/L can be made to be the ratio of the mobilities to equate the high to low and low to high propagation delays. In this case, the width of the PMOS was reduced in order the speed up the inverter by reducing parasitic capacitances and therefore, lowering the high to low transition time. Table 3-6 shows the parasitic capacitances of the process, which were obtained by performing DC operating points in ADE.

Table 3-6: Obtained Intrinsic Capacitances of MOSFETs.

| Capacitor | Value |
| :---: | :---: |
| $C_{G D O n}$ | $7.7 \cdot 10^{-10} \mathrm{~F} / \mathrm{m}$ |
| $C_{G D O p}$ | $7.11 \cdot 10^{-10} \mathrm{~F} / \mathrm{m}$ |
| $C_{G S O n}$ | $7.7 \cdot 10^{-10} \mathrm{~F} / \mathrm{m}$ |
| $C_{G S O p}$ | $7.11 \cdot 10^{-10} \mathrm{~F} / \mathrm{m}$ |
| $C_{D B n}$ | 1.5 fF |
| $C_{D B p}$ | 1.72 fF |

Using Eq. 3-32, the total capacitance on the drains of the transistors in each inverter can then be estimated as

$$
\begin{gather*}
C=\left(1.5 \mathrm{fF}+1.72 \mathrm{fF}+2 \cdot 7.7 \cdot 10^{-10} \mathrm{~F} / \mathrm{m} \cdot 2 \mathrm{um}+2 \cdot 7.11 \cdot 10^{-10} \mathrm{~F} / \mathrm{m} \cdot 2 \mathrm{u}\right)+\frac{2}{3} \cdot 8.42 \cdot \\
10^{-3} \mathrm{~F} / \mathrm{m} \cdot 2 u \cdot 180 \mathrm{~nm}+7.7 \cdot 10^{-10} \mathrm{~F} / \mathrm{m} \cdot 2 \mathrm{um}+7.7 \cdot 10^{-10} \mathrm{~F} / \mathrm{m} \cdot 2 u+\frac{2}{3} \cdot 8.42 \cdot 10^{-3} \mathrm{~F} / \mathrm{m} \\
\left.\quad 2 u \cdot 180 \mathrm{~nm}+7.11 \cdot 10^{-10} \mathrm{~F} / \mathrm{m} \cdot 2 u+7.11 \cdot 10^{-10} \mathrm{~F} / \mathrm{m} \cdot 2 u\right)=19 \mathrm{fF} \tag{3-33}
\end{gather*}
$$

The current $I_{p}$ through the PMOS is

$$
\begin{gathered}
I_{P}=k^{\prime}{ }_{p}(W / L)_{p}\left[\left(V_{S G}-\left|V_{T P}\right|\right) V_{S D}-\frac{V_{S D}^{2}}{2}\right]\left(1+\lambda V_{S D}\right)=390 * 10^{-6}(2 \mu / 180 \mathrm{~nm})[(1.45- \\
\left.0.412 V)(0.1)-\frac{0.1^{2}}{2}\right]=79 \mu A(3-34)
\end{gathered}
$$

In order to size for the current sink transistors, the amount of current limited to the NMOS needs to be determined. A starting frequency can then be chosen to find $\mathrm{I}_{\mathrm{D}, \text { start }}$ using Eq. 3-26, as long as it is within the FCC allowable frequency range. For a start frequency of 3.4 GHz , the drain current needed to achieve the starting frequency is

$$
f_{\text {start }}=\frac{1}{\left(N \cdot \frac{C \cdot V_{M}}{I_{P}}\right)+\left(N \cdot \frac{C \cdot V_{M}}{I_{D, \text { start }}}\right)}
$$

$$
\begin{gather*}
3.4 \mathrm{GHz}=\frac{1}{\left(3 \cdot \frac{19 \mathrm{fF} \cdot \mathrm{og} 2}{79 \mu \mathrm{~A}}\right)+\left(3 \cdot \frac{.19 \mathrm{fF} \cdot \mathrm{O}, 2}{I_{D, s t a r t}}\right)} \\
I_{D, \text { start }}=76 \mu \mathrm{~A} \tag{3-35}
\end{gather*}
$$

Due to the fact that the current through each current sink transistor is mirrored from the output linear current of the V-I converter and that the start current of the output current from the V-I converter is only $3.34 \mu \mathrm{~A}$, the channel width-length of these transistors must be scaled to achieve the required current. The current can be increased by increasing the $\mathrm{W} / \mathrm{L}$ of the transistor where the current is being mirrored. Figure 3-18 depicts the current relationship in a NMOS current mirror.


Figure 3-18: NMOS Current Mirror.
This relationship can be denoted as

$$
\begin{equation*}
I_{\text {out }}=\frac{(W / L)_{2}}{(W / L)_{1}} I_{\text {in }} \tag{3-36}
\end{equation*}
$$

Where $\mathrm{I}_{\text {out }}$ is the mirrored current, $\mathrm{I}_{\mathrm{in}}$ is the input current in the current mirror, $(\mathrm{W} / \mathrm{L})_{2}$ is the size of the transistor of the mirrored current and $(\mathrm{W} / \mathrm{L})_{1}$ is the size of the transistor of the input current. Since the currents are known and $(\mathrm{W} / \mathrm{L})_{1}$ is known from the V-I converter, $\mathrm{I}_{\text {out }}$ can be replaced with $\mathrm{I}_{\mathrm{D}}$ and the size of the current sink transistors can then be estimated as

$$
\begin{equation*}
(W / L)_{2}=\frac{I_{D}\left(\frac{W}{L}\right)_{1}}{I_{i n}}=\frac{76 \mu A\left(\frac{2 \mu}{(180 n m}\right)_{1}}{3.34 \mu \mathrm{~A}}=\frac{45.5 \mu}{180 \mathrm{~nm}} \tag{3-37}
\end{equation*}
$$

To verify that the oscillator has a 500 MHz bandwidth as required, the stop frequency can be determined. The stop current from the output current of the V-I converter is $7.288 \mu \mathrm{~A}$. The current mirrored to the current sink transistors, and therefore starving the inverter, at the stop frequency is

$$
\begin{equation*}
I_{D, \text { stop }}=\frac{(45.5 \mu / 180 \mathrm{~nm})_{2}}{(2 u / 180 \mathrm{~nm})_{1}} \cdot 7.288 \mu A=165.802 \mu A \tag{3-38}
\end{equation*}
$$

Then, the stop frequency is

$$
\begin{equation*}
f_{\text {stop }}=\frac{1}{\left(N \cdot \frac{C \cdot V_{M}}{I_{P}}\right)+\left(N \cdot \frac{C \cdot V_{M}}{I_{D, \text { stop }}}\right)}=\frac{1}{\left(3 \cdot \frac{19 f F \cdot 0.2}{79 \mu A}\right)+\left(3 \cdot \frac{19 f F \cdot 0.2}{165.802 \mu A}\right)}=5.4 \mathrm{GHz} \tag{3-39}
\end{equation*}
$$

This shows that the resulting frequency range will increase from 3.4 GHz to 5.4 GHz with a bandwidth of about 2 GHz for each sweep period, which meets design specifications theoretically. Note that these equations give the ballpark values, and that further iteration and transistor size tuning will need to be done in reality due to short channel effects. Table 3-7 shows the resulting transistor sizes of the ring oscillator circuit.


Figure 3-19: Resistor Divider and Comparator Network of Ring Oscillator.
As shown in Figure 3-19, R2 and R0 form a resistor voltage divider network that outputs 1.1 V in the $\mathrm{V}_{\text {in }}$ - node of the comparator. In simulation, it was seen that $\mathrm{V}_{\mathrm{o}}$ oscillated between 1.7 V and 0.6 V ; these resistors were sized and chosen so that when $\mathrm{V}_{\mathrm{o}}$ oscillated above 1.1 V , the output $\mathrm{V}_{\text {out }}$ of the comparator goes high to 1.8 V and when $\mathrm{V}_{\mathrm{o}}$ oscillated down below $1.1 \mathrm{~V}, \mathrm{~V}_{\text {out }}$ goes low to 0 V .

Table 3-7: Transistor Size and Component Values for Ring Oscillator.

| Designator | Width W (m) | Length L (m) | Resistance ( $\boldsymbol{\Omega}$ ) |
| :---: | :---: | :---: | :---: |
| R0 | $1 \mu$ | $28.83 \mu$ | 10.0024 k |
| R2 | $1 \mu$ | $45.84 \mu$ | 15.5 k |
| M0, M1, M2, M3, M4, <br> M5 | $2 \mu$ | 180 n | N/A |
| M7, M8, M9 | $34 \mu$ | 180 n | N/A |

### 3.5 Final Circuit

### 3.5.1 Design

After circuit design of each stage were complete, a new cell was created in order to incorporate all cells of each circuit into a single schematic, as shown in Figure 3-20. Critical inputs and outputs of each stage were connected as desired with two output pins for $\mathrm{V}_{\mathrm{o}}$ and $\mathrm{V}_{\text {out }}$ and supply pin for $\mathrm{V}_{\text {SuP }}$ for monitoring in simulation.


Figure 3-20: FMCW System Circuit.

### 3.5.2 Layout

Good layout design can greatly affect the performance of the circuit due to intrinsic parasitics found in transistors and other components. Certain transistor layout techniques can help minimize these parasitics, minimize delays, and optimize performance. The TSMC 180 nm technology allows for the channel length of the transistors to be as small as 180 nm . Figure 3-21 shows a 3D model of a NMOS transistor where the channel length $L$ is the distance between the two $\mathrm{n}^{+}$doped regions and the channel width W is the distance by which the gate stretches across this channel [16].


Figure 3-21: 3D Model of NMOS transistor.


Figure 3-22: Complete Layout of FMCW System before IO pads addition.
Figure 3-22 shows the layout of the final circuit before the addition of IO pads. Layout design is typically done in three different ways: full custom, semi-custom, and automatic. For this project, layout was done using the semi-custom option where parameterized cells (PCELLS) of each component in the schematic are automatically generated so only physical wiring and placement of the cells are manually done. PCELLS are SKILL programs that can automatically generate components dependent on the user input parameters. Additionally, layout was done by stages and then routed at the end. Figure 3-23 shows the layout of each individual stages. Components are placed similarly to where they are in the schematic.


Figure 3-23: Layout of each stage where (top) is the sawtooth generator layout, (middle) is the V-I Converter layout, and (bottom) is the ring oscillator layout.

A technique used in this layout was fingering of the transistors. Fingering allows for the effective length and width to stay the same but folds more gates in parallel so that long transistors can
be split into a square shape instead of an elongated shape, which reduces source and drain area, and therefore, reduces capacitance [17]. Figure 3-24 shows M5, in the V-I converter, with total effective width W of $13 \mu$ split into 5 fingers each with a width of $2.6 \mu$. This allows for a more even and symmetric layout and area of the circuit, rather than just a long transistor.


Figure 3-24: (Left) PMOS with No Fingers and (Right) PMOS with 5 Fingers.
Drains and sources of the MOSFETs are connected by either chaining or through the metal 1 layer. Chaining is a technique that allows transistors with the same source and drain net connections to be overlapped. Figure 3-25 shows an example where two transistors are chained and overlapped on the same net connection without the use of a metal 1 path. This simplifies routing and reduces chip layout area.


Figure 3-25: (Left) Two Transistors Connected with Metal1 Path and (Right) Two Transistors Chained.

Gate connections were made using metal1 layer, polysilicon layer, and vias. Metal2-metal6 paths are used for longer net connections across the layout due to the fact that they have less sheet resistance and are better for critical input and output signals. Additionally, they were utilized for connections for unwanted overlap of metal1 layer.

Shown in Figure 3-26, two vias were used for each connection between layers to ensure low resistance, stable path connection for electrical conduction. Additionally, the number of contacts to connect GND to the substrate and to connect the nwell of the PMOS to $\mathrm{V}_{\mathrm{DD}}$ were increased as much as possible to ensure that none of the PN junctions get turned on and to keep the well-substrate PN junction reverse biased. This also allowed for more predictable capacitor values since the material the capacitor coupled to was well controlled.


Figure 3-26: Example of Vias and GND Contacts usage in Layout.
Shown in Figure 3-27, the Metal Insulator Metal Capacitor (MIMCAP) cell used has a maximum capacitance of 1.7919 pF for $\mathrm{W}=30 \mu$ and $\mathrm{L}=30 \mu$ so 20 were used in addition to a 1.2296 pF capacitor to meet the load capacitance design of 39.8 pF in the sawtooth ramp signal
generator. These capacitors are connected through vias in the metal5 and metal6 layer, which are placed very close together to one another but far from the substrate in order to achieve a higher and more optimal capacitor. MIM capacitors were chosen due to its high density and lowest parasitics of all the integrated capacitors.


Figure 3-27: A Single MIM Capacitor Cell.
The length of the poly-silicon resistors used in this library are dependent on the resistances. With resistances of about 10 K , these lengths can become quite large. A technique used to help with this problem is through the usage of segments which can reduce the size of length while increasing the width. Shown in Figure 3-28, segments make multiple copies of smaller lengths that can add up to the original effective length and therefore, desired resistance. This helps make the layout have a more balanced and symmetric shape/area instead of very long lengthened resistors. Striped layout of the resistors was also used in order to allow for device interdigitation for device and resistor value matching purposes and dummy devices to reduce process gradient effects [16].


Figure 3-28: (Top) 20k $\Omega$ Resistor with No Segments and (Bottom) $20 \mathrm{k} \Omega$ Resistor with 5 Segments.
Figure 3-29 shows the complete chip with the addition of IO pads. In between the die and the package, there are external bond wires that connect the chip to the package pins. These bond wires are much wider than the wires used in the actual chip that connect each component, so bond wires cannot be connected directly to the on-chip wires. Therefore, in order to connect these wires to the silicon, IO pads need to be added. IO pads help protect against ESD, perform DC-DC conversion, can regenerate digital signals, and give the bond wires a place to attach to among other functions [17].


Figure 3-29: Final Layout with IO pads.
The pad ring is essentially the circumference of the chip that contains all the bond pads and I/O drivers. Corner and filler cells are needed to fill the empty spaces between the IO pads to ensure that the ring is continuous so that the power rails such as VDD and GND are connected. The width and length of the pad ring is dependent on the sizes of the circuit and the IO pads. Digital and analog IO pads are of different sizes and have different connections for this process. This design only used four analog IO pads for $\mathrm{VDD}, \mathrm{GND}, \mathrm{V}_{\mathrm{o}}$, and $\mathrm{V}_{\text {out }}$. For this process technology, the size of the corner cells is $132.263 \mu \mathrm{~m}$ and the size of the IO pads is $65.526 \mu \mathrm{~m}$. Therefore, the length of each side of the die should be large enough so that two corner cells and at least two IO pads can fit on each side. This works out to be

Length of Each Edge of Die $=2 \cdot$ Size of Corner Cell $+2 \cdot$ Size of IO Pad

$$
=2 \cdot 132.263 \mu \mathrm{~m}+2 \cdot 65.526 \mu \mathrm{~m}=395.578 \mu \mathrm{~m}(3-40)
$$

The size of the P\&R boundary was then set to be $400 \mu \mathrm{~m} \times 400 \mu \mathrm{~m}$ with the layout of the main circuitry centered to ensure that all IO pads and corner cells can fit. Power rails and output pins are then connected to the circuit. It is also important to output match the IO pads. The output resistance needs to match the connection to the trace and to the antennas of the system. The resistance also needs to be controllable for high-speed chips.

## Chapter 4

## TESTING/SIMULATION

### 4.1 Sawtooth Ramp Signal Generator Test

The objective of this stage is to output a linear voltage ramp signal for a period of $10 \mu \mathrm{~s}$ with a target discharge time of 1 ns . This circuit was simulated in ADE $L$ to test for this requirement. $\mathrm{V}_{\text {Sup }}$ was set to 1.8 V using the Analog Stimuli set up and initial conditions of $\mathrm{Q}=$ ' 0 ' and target start voltage of 0.6687 V at the feedback voltage node $\mathrm{V}_{\mathrm{fb}}$ so that the circuit had a starting point to charge the capacitor up to the target end voltage of 0.7944 V .

Figure 4-1 shows the output voltage waveform of $\mathrm{V}_{\mathrm{fb}}$ for 4 cycles. Markers were placed at the beginning and end of the third period to see if the desired period was met and if the target voltage sweep was met. Table 4-1 shows that a sweep period of $10.0048 \mu$ s is achieved with a discharge time of only 3.5 ns .


Figure 4-1: Transient Analysis of the $\mathrm{V}_{\mathrm{fb}}$ voltage for 4 periods.

Table 4-1: Measurements of the Transient Analysis of the Sawtooth Generator.

|  | Measurement |
| :--- | :--- |
| Marker Time 1 | $20.2212 \mu \mathrm{~s}$ |
| Marker Time 2 (time <br> at which $\mathbf{V f b}_{\mathrm{fb}}$ at peak) | $30.2656 \mu \mathrm{~s}$ |
| Marker Time 3 | $30.2691 \mu \mathrm{~s}$ |
| Period (Time 3 - <br> Time 1) | $10.0048 \mu \mathrm{~s}$ |
| Discharge Time (Time <br> 3 - Time 2) | $0.0035 \mu \mathrm{~s}=3.5 \mathrm{~ns}$ |
| Charge Time (Time 2 |  |
| - Time 1) | $10.0444 \mu \mathrm{~s}$ |

Simulation shown in Figure 4-1 also shows the actual measurement of the start and end voltage of the sweep. Table 4-2 shows the comparison between the target and actual voltages of the ramp generator. It can be seen that the start voltage has the most error of only $4.32 \%$. Again, most of these errors can be explained by process variation and capacitance introduced by the transistors and resistors. In fact, the effect of the errors in the start and end voltages are miniscule as long as the resulting frequency sweep is within the allowable range for UWB devices.

Table 4-2: Target vs. Actual Measurements for Voltage Sweep.

|  | Target | Actual | Percent Error (\%) |
| :--- | :--- | :--- | :--- |
| Start Voltage (V) | 0.6687 | 0.6398 | 4.32 |
| End Voltage (V) | 0.7944 | 0.7843 | 1.27 |

### 4.2 V-I Converter Test

The V-I converter takes the voltage ramp signal from the sawtooth generator stage and converts into a linear output current Iouts to be used for sweeping the frequency. Iouts is used to starve the current mirrored to the tail current sink NMOS transistors of the ring oscillator and, therefore, is also used to control the delay of each inverter. With a supply voltage set at 1.8 V in the ADE simulation and the output signal $\mathrm{V}_{\mathrm{fb}}$ of the sawtooth ramp generator used as the $\mathrm{V}_{\text {IN }}$ node, the output current Iouts (in red) through the M7 transistor is simulated shown in Figure 4-2. For each sweep period, the current increases from $3.34 \mu \mathrm{~A}$ to $7.288 \mu \mathrm{~A}$.


Figure 4-2: Output Current Ioutn (Red) and Output Voltage from Ramp Generator (Blue) for $40 \mu \mathrm{~s}$.
Table 4-3 shows the comparison between the target and actual currents of the V-I converter. It can be seen that the start voltage has the most error of $11.3 \%$. Again, most of these errors can be explained by process variation and capacitance introduced by the transistors and resistors. However, if the resulting frequency range in the ring oscillator is met, then the errors of these currents do not affect the overall operation of the circuit.

Table 4-3: Targets and Actual Specifications of V-I Converter.

|  | Target | Actual | Percent Error (\%) |
| :--- | :--- | :--- | :--- |
| Start Current $(\boldsymbol{\mu} \boldsymbol{A})$ | 3 | 3.34 | 11.3 |
| End Voltage $(\boldsymbol{\mu} \boldsymbol{A})$ | 7 | 7.289 | 4.12 |

### 4.3 Current-Starved Ring Oscillator Test

The last stage is to take the two currents and output an oscillating signal determined by the propagation delay of each of the inverters in the ring oscillator. For each sweep period, the frequency of this output signal needs to be linearly increasing in the $3.4 \mathrm{GHz}-5.4 \mathrm{GHz}$ frequency range. To test this stage, all three circuits were connected with $\mathrm{I}_{\text {Outn }}$ of the V-I converter as the input for $\mathrm{I}_{\mathrm{inN}}$ of the ring oscillator. Additionally, an initial condition of 0 V was set at the input node of the first inverter to start up the ring oscillator. Figure 4-3 shows transient analysis of the output node $\mathrm{V}_{\mathrm{o}}$ of the $3^{\text {rd }}$ inverter and output node $\mathrm{V}_{\text {out }}$ of the comparator for 4 periods.


Figure 4-3: Transient Analysis of the Ring Oscillator where $\mathrm{V}_{\mathrm{o}}$ is the output voltage of the oscillator and $V_{\text {OUT }}$ is the output voltage of the comparator.

Figure 4-4 shows the frequency of the $\mathrm{V}_{\text {out }}$ signal plotted by using the Derived Plots tool under Measurements. It can be seen that for each sweep period, the frequency ranges from 3.409 GHz to 5.349 GHz which has a bandwidth of 1.94 GHz . Therefore, this system meets the FCC requirements for unlicensed ultra-wideband transmission. Additionally, the output sweeps for a period of $10.0482 \mu$ s, which differs from the sweep period of the sawtooth ramp generator; this can be explained by the delay caused by the additional components and capacitance from loading the ring oscillator. Thus, the actual $\mathrm{T}_{\text {sweep }}$ of the system is $10.0482 \mu \mathrm{~s}$.


Figure 4-4: Frequency vs. Time plot for Vout.

It can also be seen that non-linearity effects are introduced, especially in the middle of the frequency sweep period. This can be explained by channel length modulation occurring in the current sink transistors as the V-I converter is loaded with the ring oscillator. The L is not large enough which causes the channel to shorten and have an increase in current with drain bias. However, in the next section, analysis is done to show how much this non-linearity of the frequency sweep affects the distance accuracy measurement.

### 4.4 DRC/LVS

Design Rules Check (DRC) and Layout versus Schematic (LVS) were also ran in order to make sure the layout met the fabricator's specification and requirements as well as to make sure the layout corresponded correctly to the original circuit schematic. DRC and LVS were actually done for each stage in a block-by-block basis before doing for entire chip. As shown in Figure 4-5, the layout passes DRC with the exception of metal coverage and chip density errors. These rules are to ensure that the density of certain layers in the layout do not get below or above a certain level as well as the coverage of a certain metal layer to be above a certain amount on the chip. However, this project will not be sent to a manufacturer to be fabricated so these errors can be ignored.


Figure 4-5: DRC Errors Window
Figure 4-6 shows the LVS debug window where the only errors are due to parameter mismatches of the resistors. However, this is an issue with the values specified in the design kit and that after manual confirmation between the resistance values on schematic and layout, there are actually no mismatches and errors.


Figure 4-6: LVS Error Window

## Chapter 5 <br> RESULTS

Simulation results from Chapter 4 shows that there are some errors and differences from the target and desired design specifications. This chapter will explain the real-world effects and significance of these errors.

With a FMCW system, distance can be measured, which is important for location and boundary detection. For a frequency range of $3.409 \mathrm{GHz}-5.349 \mathrm{GHz}$ in a single sweep period of $10.048 \mu \mathrm{~s}$, the theoretical sweep rate can be calculated using Eq. 2-3 where

$$
\begin{equation*}
k_{f, \text { theoretical }}=\frac{B W}{T_{\text {Sweep }}}=\frac{(5.349-3.409) \mathrm{GHz}}{10.048 \mu \mathrm{~s}}=1.9307 \cdot 10^{14} \mathrm{~Hz} / \mathrm{s} \tag{5-1}
\end{equation*}
$$

This is the sweep rate of the system if the frequency sweep did not have any non-linearity and channel length modulation effects introduced. Figure 5-1 shows the frequency over time plot for this theoretical sweep rate for a period of $10.048 \mu \mathrm{~s}$. The blue line gives the linear fit equation where the slope is the sweep rate.


Figure 5-1: Frequency vs. Time with the Theoretical Sweep Rate.
$-1.94 \mathrm{E}+14^{*} \mathrm{x}+-4.5 \mathrm{E}+08 \mathrm{R}^{2}=0.998$


Figure 5-2: Frequency vs. Time with the Actual Sweep Rate.
Figure 5-2 shows the actual frequency over time plot of the output signal of the ring oscillator from $20.559 \mu$ s to $30.2661 \mu \mathrm{~s}$, where the minimum and maximum output frequencies occur, respectively. The red line represents the linear fit regression line where the slope represents the actual sweep rate $\mathrm{k}_{\mathrm{f} \text {, actual }}$ of the system, which is $1.93597 \times 10^{14} \mathrm{~Hz} / \mathrm{s}$. It can be seen that the output frequency sweep has non-linearity effects introduced and further analysis on the distance measurement need to be made to see if the errors in the distance are minimal. Using the data from these plots, the accuracy of the distance measurement can be analyzed by taking the difference in the frequencies at a particular time. Using Eq. 2-5, the theoretical distance of the object from the transmitter can be defined as

$$
\begin{equation*}
d_{\text {theoretical }}=\frac{\Delta f \cdot c}{2 \cdot k_{f, \text { theoretical }}} \tag{5-2}
\end{equation*}
$$

Where $\Delta f$ is the frequency difference of the theoretical and actual output frequency at a particular time and c is the speed of light. Similarly, the actual distance of the object from the transmitter can be defined as

$$
\begin{equation*}
d_{\text {actual }}=\frac{\Delta f \cdot c}{2 \cdot k_{f, a c t u a l}} \tag{5-3}
\end{equation*}
$$

The accuracy can be then be calculated by taking the difference between the two distance measurements and seeing how much it differs. It can be seen in Table 5-1 that the percent error in the distance measurement is consistently about $0.27 \%$ and that the error in the distance measurement is never more than 30 cm . Therefore, the proposed system is accurate enough to locate a fallen person within a foot with of their actual location with most of the maximum error occurring in the middle frequencies of the frequency range or during the middle of the period. Although the frequency sweep itself is not exactly linear in each period, the system produces consistent results and that the differences in the distance measurements are miniscule.

Table 5-1: Accuracy Measurements at Various Times.

| Time |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $(\mu \mathrm{s})$ | $(\mathrm{GHz})$ | $(\mathrm{GHz})$ | $(\mathrm{GHz})$ | $(\mathrm{m})$ | $d_{\text {theoretical }}$ | $\mathrm{f}_{\text {actual }}$ | $d_{\text {theoretical }}$ <br> $(\mathrm{m})$ |
| 21.253 | 3.6018 | 3.6274 | 0.0256 | 19.889 | 19.835 | 5.63 | 0.27 |
| 22.25 | 3.7943 | 3.8494 | 0.0551 | 42.808 | 42.693 | 11.54 | 0.27 |
| 25.24 | 4.3718 | 4.464 | 0.0922 | 71.632 | 71.439 | 19.31 | 0.27 |
| 27.23 | 4.7568 | 4.8398 | 0.0830 | 64.448 | 64.311 | 17.87 | 0.27 |
| 29.23 | 5.14176 | 5.185 | 0.0432 | 33.594 | 33.503 | 9.06 | 0.27 |

Table 5-2 shows a summary of the target and actual specifications of the FMCW system.
Note that although there are errors and differences between the target and actual specifications, the most important requirement is that the system is operating in the FCC allowable UWB range and that it is linear enough to locate the distance of an object within the orders of centimeters.

Table 5-2: Summary of Target and Actual Specifications.

|  | Target | Actual |
| :--- | :--- | :--- |
| Start Voltage (V) | 0.6687 | 0.6398 |
| End Voltage (V) | 0.7944 | 0.7843 |
| Start Current $(\boldsymbol{\mu} \boldsymbol{A})$ | 3 | 3.34 |
| End Voltage $(\boldsymbol{\mu} \boldsymbol{A})$ | 7 | 7.289 |
| TSweep $(\mu \mathrm{\mu})$ | 10 | 10.048 |
| Frequency Range | $3.4-5.4$ | 1.94 |
| (GHz) |  |  |
| Bandwidth $(\mathbf{G H z})$ | 2 | 5.349 |

## Chapter 6 CONCLUSION

This thesis presented the development and design of an UWB FMCW radar system that can be used in an eldercare monitoring system. The FMCW chirp signal transmitted from the ring oscillator provides an unobtrusive method to quickly detect when and where a person has fallen.

The final system was able to be designed and simulated in Cadence and successfully meet the desired specifications and requirements. Although the final system introduced some non-linearity in its frequency sweep, it was proved that it can still determine the distance and location of the object with a maximum error within 30 cm in the middle of the frequency sweep. For future works, the linearity of the frequency sweep can be improved to obtain a more accurate distance measurement down to less than 5 cm for all frequencies within the operating range. This can be done by improving the linearity of the current in the V-I converter.

Semi-custom layout of the circuit was also done for chip fabrication with the goal to minimize area as much as possible. The capacitor used in the sawtooth ramp generator took most of the chip area so the design could be improved by reducing the amount of capacitance needed and increasing the W/L size of the transistor responsible for the sweep period. Reducing the capacitances would bring the chip area down by the order of hundreds of micrometers whereas increasing the sizes of transistors would only bring it up by the order of tens of micrometers.

The implementation of this unobtrusive monitoring system would allow elderly and disabled patients to live independently at home without the need for a caretaker. The efficiency and accuracy of the UWB FMCW radar system have become a topic of interest and provides many advantages that many other alternative methods cannot provide.

## REFERENCES

[1] Mather, Mark, et al. "Fact Sheet: Aging in the United States." Population Reference Bureau, Population Reference Bureau, 15 July 2019. Available: www.prb.org/aging-unitedstates-factsheet/.
[2] "Important Facts about Falls." Centers for Disease Control and Prevention, Centers for Disease Control and Prevention, 10 Feb. 2017. Available: www.cdc.gov/homeandrecreationalsafety/falls/adultfalls.html.
[3] X. Chen, Z. He, D. Anderson, J. Keller, M. Skubic, and Z. He, "Adaptive silhouette extraction and human tracking in dynamic environments $1, " 2006$.
[4] Falin Wu, Hengyang Zhao, Yan Zhao, Haibo Zhong, "Development of a Wearable-SensorBased Fall Detection System", International Journal of Telemedicine and Applications, vol. 2015, Article ID 576364, 11 pages, 2015. https://doi.org/10.1155/2015/576364
[5] "Life alert," Life Alert Emergency Response, Inc. [Online]. Available: http://www.emergency.com.
[6] How Radar Works, Bureau of Meteorology. Available: www.bom.gov.au/australia/radar/ about/what_is_radar.shtml.
[7] C. Chong, F. Watanabe and H. Inamura, "Potential of UWB Technology for the Next Generation Wireless Communications," 2006 IEEE Ninth International Symposium on Spread Spectrum Techniques and Applications, Manaus, Brazil, 2006, pp. 422-429, doi: 10.1109/ISSSTA.2006.311807.
[8] "Title 47 CRF part 15," FCC, 2009. [Online]. Available: https://www.ecfr.gov/cgi$\underline{\mathrm{bin} / \text { retrieveECFR?gp=1\&SID=aad0dee9d5dd560e44f29c7d58918f9d\&h=L\&mc=true\&n=pt4 }}$ 7.1.15\&r=PART\&ty=HTML
[9] Wilson Tang, "A Frequency-Modulated Continuous Wave-Based Boundary Detection System for Determination of Monitoring Region for an Indoor Ultra- Wideband Short Range Radar-Based Eldercare Monitoring System". Available: http://digitalcommons.calpoly.edu/
[10] Rabaey, Jan M., et al. Digital Integrated Circuits: a Design Perspective. Pearson, 2016.
[11] Franco, Sergio. Analog Circuit Design Discrete and Integrated. McGraw-Hill Education, 2015.
[12] "MOSFET Characteristics." Electrical4U. Available: www.electrical4u.com/mosfetcharacteristics/.
[13] "MOSFET Channel-Length Modulation", AllAboutCircuits. Available: https://www.allaboutcircuits.com/technical-articles/mosfet-channel-length-modulation/.
[14] M. Kulkarni and K. Hosur, "Design of a Linear And Wide Range Current Starved Votlage Controlled Oscillator for PLL". Available: https://www.idconline.com/technical_references/pdfs/information_technology/DESIGN\ OF\ A\ LI NEAR\%20AND.pdf.
[15] Suman, Shruti \& Sharma, K \& Ghosh, Pradip, "Analysis and Design of Current Starved Ring VCO". 2016.
[16] Maloberti F. Layout of Analog CMOS Integrated Circuit. Available: http://ims.unipv.it/Courses/download/AIC/Layout02.pdf.
[17] Patrick T. McElwee, "An Automated Analog Layout Generation Flow".

