FPGA-BASED ADAPTIVE DIGITAL BEAMFORMING USING MACHINE LEARNING FOR MIMO SYSTEMS

by

John Gentile

A thesis submitted to Johns Hopkins University in conformity with the requirements for the degree of Master of Science

> Baltimore, Maryland May 2021

© 2021 by John Gentile All rights reserved

Abstract

In modern Multiple-Input and Multiple-Output (MIMO) systems, such as cellular and Wi-Fi technology, an array of antenna elements is used to spatially steer RF signals with the goal of changing the overall antenna gain pattern to achieve a higher Signal-to-interference-plus-noise ratio (SINR). Digital Beamforming (DBF) achieves this steering effect by applying weighted coefficients to antenna elements- similar to digital filtering- which adjust the phase and gain of the received, or transmitted, signals. Since real world MIMO systems are often used in dynamic environments, Adaptive Beamforming techniques have been used to overcome variable challenges to system SINR- such as dispersive channels or inter-device interference- by applying statistically-based algorithms to calculate weights adaptively.

However, large element count array systems, with their high degrees of freedom (DOF), can face many challenges in real application of these adaptive algorithms. These statistical matrix methods can be either computationally prohibitive, or utilize non-optimal simplifications, in order to provide adaptive weights in time for an application, especially given a certain system's computational capability; for instance, MIMO communication devices with strict size, weight and power (SWaP) constraints often have processing limitations due to use of low-power processors or Field-Programmable Gate Arrays (FPGAs).

Thus, this thesis research investigation will show novel progress in these adaptive MIMO challenges in a twofold approach. First, it will be shown that advances in Machine Learning (ML) and Deep Neural Networks (DNNs) can be directly applied to the computationally complex problem of calculating optimal adaptive beamforming weights via a custom Convolutional Neural Net (CNN). Secondly, the derived adaptive beamforming CNN will be shown to efficiently map to programmable logic FPGA resources which can update adaptive coefficients in real-time. This machine learning implementation is contrasted against the current state-of-the-art FPGA architecture for adaptive beamforming- which uses traditional, Recursive Least Squares (RLS) computation- and is shown to provide adaptive beamforming weights faster, and with fewer FPGA logic resources. The reduction in both processing latency and FPGA fabric utilization enables SWaP constrained MIMO processors to perform adaptive beamforming for higher channel count systems than currently possible with traditional computation methods.

Thesis Committee

Primary Readers

Jeff Houser(Advisor) Johns Hopkins University Whiting School of Engineering Engineering for Professionals

Ashutosh Dutta

Johns Hopkins University Whiting School of Engineering Engineering for Professionals

Doug Wenstrand

Johns Hopkins University Whiting School of Engineering Engineering for Professionals

Acknowledgments

Thanks to my friends and family for their continuous support throughout this whole research process.

Table of Contents

Al	bstrad	ct		ii
Tł	nesis	Commi	ittee	iv
A	cknov	wledgm	nents	v
Ta	ble o	f Conte	ents	vi
Li	st of '	Tables		ix
Li	st of 3	Figures		x
1	Intr	oductio	on	1
2	Ada	ptive B	Beamforming Background	6
	2.1	Introd	uction	6
	2.2	Beam	forming and Array Basics	6
		2.2.1	Digital Beamforming Architecture	12
		2.2.2	Deterministic Beamforming	17
		2.2.3	Beamforming Array Effects	21

	2.3	Adap	tive Beamforming	26
		2.3.1	MVDR Adaptive Beamforming	30
3	FPC	GA Imp	lementation of Adaptive Beamforming	44
	3.1	Comp	parison of Standard Architectures	45
		3.1.1	Systolic Arrays for QR Decomposition in Digital Logic	45
		3.1.2	IQRD Systolic Array Implementation	54
	3.2	IQRD	HDL Design Details	56
		3.2.1	Covariance Matrix Calculation	57
		3.2.2	CORDIC Internal and Boundary Cells	63
		3.2.3	IQRD Top-Level	91
		3.2.4	Application of Beamforming Weights	103
	3.3	IQRD	Performance	108
4	Mac	chine L	earning Applied to Adaptive Beamforming	113
	4.1	Deep	Learning Background	115
		4.1.1	CNN Architecture	115
		4.1.2	CNN Model Development in TensorFlow	118
	4.2	FPGA	Implementation of CNN	124
	4.3	Futur	e Work	146
5	Con	clusio	n	150
Α	Sof	tware C	Code	152

	B.1 Miscellaneous/Support VHDL Entities	193
B	B VHDL Design Source	
	A.3 TensorFlow Jupyter Notebook	167
	A.2 Python Code	163
	A.1 MATLAB Code	152

List of Tables

3.1	IQRD Performance: Latency and Resource Utilization vs	
	Channel Count for XCZU3EG FPGA	109
4.1	FPGA CNN Performance: Latency and Resource Utilization	
	for XCZU3EG FPGA, $N = 8 \dots \dots \dots \dots \dots \dots \dots \dots \dots$	144
5.1	IQRD vs CNN FPGA Performance: Latency and Resource	
	Utilization for XCZU3EG FPGA, $N = 8 \dots \dots \dots \dots \dots$	151

List of Figures

1.1	Beamforming a Signal from MIMO System to User	2
1.2	Multiple Simultaneous Users in MIMO System	3
2.1	Phased Array Wavefront Steering	8
2.2	ULA Beamformer	10
2.3	Near Field Response	11
2.4	Far Field Response	12
2.5	ULA Digital Beamforming on Receive	15
2.6	ULA Digital Beamforming on Transmit	17
2.7	Normalized Radiation Pattern of ULA, $\theta = 0, N = 16$	19
2.8	Sine Space Plot of Quiescent Weights	21
2.9	Normalized Radiation Pattern of ULA with different element	
	spacing, $N = 32$	22
2.10	Beam Squint	23
2.11	Individual Array Element Directivity	24
2.12	Total Antenna Array Directivity	25
2.13	Array Radiation Plot over Different Element Counts, $d = \lambda/2$	26

2.14	Quiescent Interference, $d = \lambda/2$	27
2.15	Non-windowed vs Hamming Window Sine Space Response,	
	N=8	29
2.16	Block Diagram of a MVDR Beamformer for a ULA	35
2.17	Output Spectrum from the MVDR Beamformer for a ULA	36
2.18	Radiation Plot of the MVDR Beamforming Weights	37
2.19	Output Spectrum with Multiple Interference Sources, $N=8$.	38
2.20	MVDR Output Spectrum with Multiple Interference Sources,	
	N=8	39
2.21	MVDR with Multiple Interference Sources in Sine Space, $N = 8$	40
2.22	MVDR with Interference Source Too Close in Sine Space, $N = 8$	41
3.1	QRD Systolic Array with Linear Back-Substitution Section, $N = 3$	49
3.1 3.2	QRD Systolic Array with Linear Back-Substitution Section, $N = 3$ Boundary Cell SFG	49 50
3.13.23.3	QRD Systolic Array with Linear Back-Substitution Section, N = 3Boundary Cell SFGInternal Cell SFG	49 50 52
3.13.23.33.4	QRD Systolic Array with Linear Back-Substitution Section, N = 3 Boundary Cell SFG Internal Cell SFG Back-Substitution Cell SFG	49 50 52 53
 3.1 3.2 3.3 3.4 3.5 	QRD Systolic Array with Linear Back-Substitution Section, N = 3 Boundary Cell SFG	49 50 52 53 53
 3.1 3.2 3.3 3.4 3.5 3.6 	QRD Systolic Array with Linear Back-Substitution Section, N = 3 Boundary Cell SFG	 49 50 52 53 53 55
 3.1 3.2 3.3 3.4 3.5 3.6 3.7 	QRD Systolic Array with Linear Back-Substitution Section, N = 3 Boundary Cell SFG	 49 50 52 53 53 55 55
 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 	QRD Systolic Array with Linear Back-Substitution Section, N = 3 Boundary Cell SFG Internal Cell SFG Back-Substitution Cell SFG Back-Substitution Output Cell SFG Inverse QRD Systolic Array SFG Inverse Internal Cell (Downdating) SFG Weight Extract Cell SFG	 49 50 52 53 55 55 56
 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 	QRD Systolic Array with Linear Back-Substitution Section, N = 3 Boundary Cell SFG Internal Cell SFG Back-Substitution Cell SFG Back-Substitution Output Cell SFG Inverse QRD Systolic Array SFG Inverse Internal Cell (Downdating) SFG Weight Extract Cell SFG CORDIC Boundary Cell	 49 50 52 53 53 55 56 73
 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 	QRD Systolic Array with Linear Back-Substitution Section, N = 3 Boundary Cell SFG Internal Cell SFG Back-Substitution Cell SFG Back-Substitution Output Cell SFG Inverse QRD Systolic Array SFG Weight Extract Cell SFG CORDIC Boundary Cell	 49 50 52 53 53 55 56 73 80

4.1	Perceptron Building Block in Neural Networks	116
4.2	Fully Connected Layer	117
4.3	Adaptive Beamforming CNN Structure	121
4.4	CNN vs MVDR SINR over Validation Test Dataset	123
4.5	Google Tensor Processing Unit- Matrix Multiplier	145

Chapter 1 Introduction

Modern Multiple-Input-Multiple-Output (MIMO) systems, such as those used in cellular and Wi-Fi communication technologies, are often developed to optimally service multiple end users. To do so, the multiple antenna elements are usually coordinated in a fashion that allows the radiation gain pattern to be "steered" in space towards the direction of a specific user, so that user sees high signal strength, and other users see attenuation as to not interfere with that user's communication channel. This beamforming process can be visualized as a directional beam as in Figure 1.1.



Figure 1.1: Beamforming a Signal from MIMO System to User Source: Adapted from [1]

However, since real world MIMO systems are often used in dynamic environments, with constantly shifting sources of interference, Adaptive Beamforming techniques have been used to nullify interferers from disrupting the intended communication channel. Large element count array systems though, with their high degrees of freedom (DOF)- a metric of how many simultaneous interference sources can be nulled-, require significant processing in real calculation and application of these adaptive beamforming algorithms. For SWaP constrained, embedded implementations, these processing requirements may be too great for a given system to calculate the adaptive beamforming weights in time to be useful (e.g. to adapt to a rapidly changing spatial interference environment).

The problem worsens in massive MIMO systems where systems that must service multiple users, in the same or adjacent frequency band, compete for communication bandwidth and interfere with each other like in Figure 1.2 and as such, efficient adaptive beamforming algorithms will be necessary to practically support next generation massive MIMO systems [2].



Figure 1.2: Multiple Simultaneous Users in MIMO System Source: Adapted from [1]

Since processing complexity of adaptive beamforming grows exponentially with channel count, a more efficient adaptive beamforming algorithm than traditional methods could allow an edge device- such as a 5G radio tower- to calculate the adaptive beamforming weights directly at the edge. To support this end goal, this research will go over the background of traditional adaptive beamforming methodology and applicability to a low-power FPGA device, as commonly used in modern MIMO communication devices, like 5G radio heads [3], [4].

After a baseline implementation using the current state-of-the-art FPGA architecture is established, this research will show a novel method in applying recent advances in Deep Learning to the Adaptive Beamforming weight calculation problem set. To show a real-world, deployable implementation of the deep learning model, this work will also show an architecture, hosted in FPGA programmable-logic fabric, to compute adaptive weights in a more efficient manner than previous implementations.

References

- [1] "Massive mimo and beamforming: The signal processing behind the 5g buzzwords," Analog Devices, Tech. Rep., 2017. [Online]. Available: https://www.analog.com/en/analog-dialogue/articles/massivemimo-and-beamforming-the-signal-processing-behind-the-5gbuzzwords.html#.
- [2] S. Rangan, T. S. Rappaport, and E. Erkip, "Millimeter-wave cellular wireless networks: Potentials and challenges," *Proceedings of the IEEE*, vol. 102, no. 3, pp. 366–385, 2014. DOI: 10.1109/JPROC.2014.2299397.
- [3] "Verizon completes first successful end-to-end fully virtualized 5g data session in the world," 2020. [Online]. Available: https://www.verizon. com/about/news/verizon-fully-virtualized-5g-data-session.
- [4] R. L. Maistre, "Xilinx unveils radio platform for second wave of 5g," 2020. [Online]. Available: https://www.telecomtv.com/content/5g/ xilinx-unveils-radio-platform-for-second-wave-of-5g-40038/.

Chapter 2

Adaptive Beamforming Background

2.1 Introduction

In this section, the concept and application of beamforming, as well as the method of adaptive beamforming, is introduced. It's assumed the reader is familiar with the fundamentals of discrete signal processing techniques, such as Finite Impulse Response (FIR) filtering.

2.2 Beamforming and Array Basics

Filtering is a commonly used operation in signal processing; in the discrete sense, samples are passed through a set of filter coefficients, or "taps", to perform the convolution and achieve the desired response. Analogous to such temporal filtering, an array of sensors can be filtered *spatially* to produce a desired response across the elements.

Specifically in the context of Radio Frequency (RF) antenna arrays, this

spatial filtering can be utilized to optimize the overall antenna pattern, in a process commonly known as *beamforming* [1]. The specific spatial optimization is often application dependent, however beamforming is generally seen as a method of beam steering, where gain is provided in a specific, desired direction- relative to the array's front-, with attenuation in other angles. Though the term "beamforming" sounds specific to transmitting applicationslike radiating RF arrays-, beamforming, and consequently spatial filtering, can actually be performed on both the transmit and receive functions of any array, also known as *array reciprocity* [1], [2]. Beamforming is inclusive of non-RF arrays and applications as well, such as sound transducers used in SONAR arrays [1].

The fundamental operation of beamforming is derived from the properties of constructive and destructive interference of propagating waves in *phased array* systems. These systems are so named in that the individual array elements shift the phase of a received, or transmitted, signal to create a desired *far field* array pattern that culminates into a steered wavefront, as illustrated in Figure 2.1.



Figure 2.1: Phased Array Wavefront Steering

This phase shifting process can be acheived by digital or analog means. For instance in Figure 2.1, the Δ blocks could be analog phase shifter units that perform the beam steering in the RF/analog domain. In this case, each phase shifter unit is attached to an individual array antenna element, and is manifolded to a single receiver- such as an Analog to Digital Converter (ADC)-and/or a single transmitter- such as a Digital to Analog Converter (DAC). The benefits of such a system is simplicity in the digital and RF electronics, as there is only one ADC and/or DAC- and possibly one mixing/heterodyne system for the array-, however the system is much less flexible in that it can only steer in one direction at a time. For Single-Input Single-Output (SISO) systems, this architecture may suffice.

However for Multiple-Input Multiple-Output (MIMO) or other systems that need more flexibility, these Δ phase shifting blocks could also be performed in the digital domain. In this case, each antenna element can be considered to be directly connected to an ADC and/or DAC and the associated phase shifts can be performed in digital logic- such as in a Field-Programmable Gate Array (FPGA) directly connected to each ADC/DAC- and then coherently combined to form the intended beam(s) [2]. The downside of a digitally beamformed system is increased complexity- and thereby often an increased costdue to each channel requiring RF and sampling electronics that must be phase synchronous, however the upside is this system is much more flexible in how it can apply phase shifts, as well as it creates the opportunity for a system to create multiple spatial beams at one time [1].

For MIMO communication arrays, these properties of directional gain and attenuation can be exploited for servicing multiple users, such as in Spatial Multiplexing [3] where distinct users are assumed to be in different spatial locations or directions, so digital beamforming with multiple beams can be used to target each user independently at the same time.

In the case of a Uniform Linear Array (ULA)- which we will be using for the majority of this investigation- the standard digital beamforming architecture can be seen in Figure 2.2.



Figure 2.2: ULA Beamformer

A ULA is defined as an array with *N* elements equally spaced a distance *d* from each other along a linear axis [2], [4]. Each RF channel- related to an RF antenna element- is sampled synchronously such that the digital samples are aligned in time across all channels so coherent processing can be performed.

It can be seen that when dealing with a signal from the far field impinging

on the array with angle, θ_0 , the difference in propagation path length, *L*, between elements in a ULA is given by Equation 2.1 [2], [4].

$$L(n) = nd\sin(\theta_0), \quad 0 \le n \le N - 1 \tag{2.1}$$

The reason we assume far field characteristics for the majority of this work to simplify the math and operations of phased arrays; for the case of a phased array receiver in the near field, an RF emitter is so close to the array that the incident angle of the received energy is different for every element due to the spherical wavefront of the source, as shown in Figure 2.3.



Figure 2.3: Near Field Response Source: Adapted from [2]

However, in the far field, where the same emitter is farther away from the receiving array, the wavefronts become approximately linear, and each receive element sees an equivalent incidence angle, θ , of the arriving wave, as in 2.4.



Figure 2.4: Far Field Response Source: Adapted from [2]

The specific point at which a given system is operating in the far field is dependent on many factors of the array's antenna properties, however a general equation can be found from 2.2 based on an array's antenna diameter, D, and the wavelength of the operating carrier frequency, λ [2], [5].

$$FarField > \frac{2D^2}{\lambda}$$
(2.2)

2.2.1 Digital Beamforming Architecture

Once in the digital domain, there are several ways to perform phase shifting on the sampled baseband signals, mainly by way of time delay shifting or multiplication by a complex phasor [2], [4]. The decision to take a given approach is mainly dominated by RF system characteristics, though for narrowband signals that we will be using for this text, we will show that phase shifting is often more economical than time shifting.

True time delay shifting acts to match the time difference of a wavefront

impinging on each different element such that when the time delayed channels are coherently summed together, the desired signal from that wavefront sees processing gain applied, while signals from other directions see attenuation [2]. Specifically, each antenna element will see a time shift of the same signal based on the specific path length *L*- defined from Equation 2.1- and the propagation speed of the signal over that distance- nominally assumed to be near the speed of light *c*, though varies on the medium and frequency- as in Equation 2.3.

$$t_{Delay}(n) = L(n)/c, \quad 0 \le n \le N-1$$
 (2.3)

However, achieving the exact time delay required for a given steering direction may not be practical. For instance, in digital logic, individual channels can be easily delayed using some number of registers in the datapath, however the time delay quanta is limited to the clock frequency of the logic, as $\Delta = 1/f_{Clk}$; so for a 200 MHz clock region in an FPGA, each signal can be delayed by an integer multiple of 5 nanosecond steps.

This level of delay precision may not be sufficient for some applications or frequencies, so instead of performing a true time delay on each channel's signal, often the time shift can be accurately approximated by an applied phase shift, especially for narrowband signals. When *L* is a fraction of the narrowband signal's wavelength, λ , the equivalent phase shift ϕ of the impinging signal at an incidence angle θ can be derived from Equation 2.4 [2], [6].

$$\phi = \frac{2\pi d}{\lambda} \sin \theta, \quad -\pi/2 \le \theta \le \pi/2 \tag{2.4}$$

The constraints on θ in 2.4 for ϕ to be valid are such that $d < \lambda/2$ so that there is no ambiguity between the value of the incidence angle and the desired phase shift; this *half-wavelength spacing* requirement of the array elements can be directly viewed as the *spatial analog of the Nyquist sampling theorem*, which similarly states a signal up to bandwidth *B* can be perfectly reconstructed given a sampling rate, *f*_s, that complies with $B < f_s/2$ [6].

Thus in narrowband systems that are designed for a specific carrier frequency, the array spacing often conforms to half the signal wavelength, which can lead to a further simplification of the elemental phase shift as in Equation 2.5.

$$\phi = \pi d \sin \theta, \quad d = \frac{\lambda}{2}$$
 (2.5)

When an array uses digital phase shifting to perform beamforming on receive, the basic architecture can be seen in Figure 2.5 where each ADC channel is phase shifted by a complex weight value w_n . The digitized sample data from each channel, $x_n(k)$, is assumed to be complex- also commonly known as In-Phase and Quadrature data (I/Q) for digital RF systems- to retain phase information from each channel, where *k* is the time index for each sample.



Figure 2.5: ULA Digital Beamforming on Receive

The beamformed output signal y(k) is formed by summing the products of the complex conjugate of weights w_n and the input signals across each channel $x_n(k)$, as in Equation 2.6 [1], [6].

$$y(k) = \sum_{i=0}^{N-1} w_i^* x_i(k)$$
(2.6)

Equivalently in vector notation, this beamforming can be seen as the dot product of the *N*-by-1 complex weight column vector $\mathbf{w} = [w_1, w_2, \dots, w_N]^T$

and the *N*-by-1 complex sample column vector $\mathbf{x}(k) = [x_1(k), x_2(k), \dots, x_N(k)]^T$ at observation time *k*, as in Equation 2.7.

$$\mathbf{y}(k) = \mathbf{w}^H \mathbf{x}(k) \tag{2.7}$$

Note that the superscript $(\cdot)^H$ operator represents the Hermitian (complex conjugate) transpose applied to the weight vector, while $(\cdot)^T$ is the non-conjugate (normal) transpose operator [1].

Conversely, in the transmit case the opposite data flow occurs; we fan out- or DEMUX- a single transmit signal to each individual transmit channel, where again the complex weights are multiplied, and the resulting array's output has its beam steered in a given direction.



Figure 2.6: ULA Digital Beamforming on Transmit

2.2.2 Deterministic Beamforming

A standard beamformer, with quiescent beamforming weights w_n , can be called a *deterministic beamformer* [7]. The system is considered quiescent in the sense that the calculation of the beamforming weights need only depend on the intended steering direction of the array, with all other system properties static or not included as part of the calculation process.

For narrowband signals, the complex spatial response vector s_n is formed

from the baseband envelope phasor at each ULA element [4]:

$$s_n = e^{j2\pi(n-1)\frac{d}{\lambda}\sin\theta_0} \quad 0 \le n \le N-1 \tag{2.8}$$

Equation 2.8 is a function of steering direction, or Angle of Arrival (AoA) θ_0 , wavelength of the carrier frequency λ , and the elemental spacing of the *n* element array *d* [4], [6].

Again, analogous to temporal filtering, the ideal, quiescent beamforming weights can be seen to be the *matched filter* equivalent to the spatial response vector s_n to directly counteract the apparent phase shift across the array for an impinging wavefront, as in Equation 2.9. Note that the matched filter response is equivalent to the complex conjugate of the received response [6].

$$w_n = s_n^* \tag{2.9}$$

This quiescent response for $\theta = 0$ can be seen in the *radiation pattern plot* in Figure 2.7; a radiation pattern plot- also sometimes called an *azimuth cut* for a ULA- is used to show array gain versus angle of wave incidence, θ [6]. For example, a radiation plot of an ideal, omnidirectional, isotropic antenna would show constant gain across all angles. Here, we see that our main lobe expectedly shows up at an angle of 0, while all other angles show attenuation.



Figure 2.7: Normalized Radiation Pattern of ULA, $\theta = 0$, N = 16

Note also that it sometimes is useful to plot the x-axis of the radiation plot in *sine space*, where the angle is normalized by Equation 2.10 to show incidence angle based on array spacing and the incident signal's wavelength.

$$\theta_{Norm} = \frac{d}{\lambda}\sin(\theta)$$
(2.10)

This radiation plot is fundamentally showing the *array factor* (*AF*) of a system, which is defined in equation 2.11 as the total voltage response of an array as a sum of individual voltage responses, based on the difference

between the steered angle ϕ and the incident angle θ [8].

$$AF(\theta) = \frac{1}{N} \sum_{n=1}^{N} e^{-j\left(2\pi(n-1)\frac{d}{\lambda}\sin(\theta_0 - \phi_n)\right)}$$
(2.11)

When the incident angle θ is sweeped in 2.11, the resultant plot of Array Factor yields the radiation plot over incidence angles, as shown in Figure 2.7.

Note the similarity of the exponential/phasor term in the Array Factor equation 2.11 to the spatial response vector in Equation 2.8, which is again the complex conjugate of the quiescent beamforming weights; essentially, we can insert the beamforming weights directly into 2.11 to refactor the equation as in 2.12.

$$AF(\theta) = \frac{1}{N} \sum_{n=1}^{N} w_n e^{-j\left(2\pi(n-1)\frac{d}{\lambda}\sin(\phi_n)\right)}$$
(2.12)

This means we can take the same approach of sweeping receive incidence angles ϕ_n with Equation 2.12 with a set of beamforming weights to calculate the Array Factor, and create a resulting sine space plot.

For instance, to calculate the quiescent beamforming weights to steer the array to -10° with half-wavelength spacing, we simply plug $\theta_0 = -10^{\circ}$ into Equation 2.8 and then find the matched filter equivalent in Equation 2.9. Then we can plot the response over incident angles using Equation 2.12. The resultant sine space plot is shown in Figure 2.8 where we can see a gain peak at $0.5 \sin(-10^{\circ}) \approx -0.09$ (the green vertical line plots exactly where we expect the gain peak in sine space).



Figure 2.8: Sine Space Plot of Quiescent Weights

2.2.3 Beamforming Array Effects

In the previous section, we introduced the spatial sampling theorem for phased arrays where we implied a $d < \lambda/2$ elemental spacing restriction on the ULA. If however the $d < \lambda/2$ spacing requirement is violated, the array pattern of the beamformed system will experience *grating lobes*, which is the spatial equivalent of signal aliasing in the temporal domain by an undersampled system, where $B > f_s/2$ [6], [9]. These grating lobes appear as duplicate areas of gain in the array's radiation pattern plot. Such a radiation plot for an array showing grating lobes can be seen in Figure 2.9 for a 32-channel ULA steered to beamform at an incidence angle of 30 degrees.



Figure 2.9: Normalized Radiation Pattern of ULA with different element spacing, N = 32



In Figure 2.9, it can be seen that when $d/\lambda = 0.5$, or half-wavelength, we see the expected gain peak at 30 degrees and attenuation in all other directions. However, when wavelength spacing is greater than half-wavelength, $d/\lambda = 0.7$, we unexpectedly see another gain peak at roughly -70 degrees. This could cause issues for a beamforming system when it is expecting to only receive signals from a specific steering direction, as signals impinging from -70 degrees would be at the same gain level as the intended direction.

Mentioned previously, we are assuming narrowband systems in this text

for simplification of math and experimentation. However the issue that can arise when performing narrowband beamforming- such as multiplication of a complex phasor to apply the phase shift- when wideband signals are presentor even signals of different wavelengths then designed- is that of *beam squint* [2], [8]. This is shown in Figure 2.10 where a ULA designed for a carrier frequency of 3 GHz is receiving a 3.3 GHz signal at different incidence angles.



Figure 2.10: Beam Squint

Note that as the incidence angle moves past boresight (where $\theta = 0$), the main lobe broadens, and we even see some aliasing into other signal directions at larger angles.

Another simplification we are making in the discussion of these phased array systems is we assume that individual array elements are isotropic, however as shown in Figure 2.11, real antenna elements have real directivity and angular response of their own.



Figure 2.11: Individual Array Element Directivity
Source: Adapted from [8]

Thus, a more accurate description of the actual antenna array directivity, $E(\theta)$, is a linear combination of the Array Factor, $AF(\theta)$, and the individual element directivity $E_e(\theta)$ as shown in Equation 2.13 [8].

$$E(\theta) = E_e(\theta)AF(\theta) \tag{2.13}$$

The resulting combination can be shown in Figure 2.12 where the elemental pattern starts to show attenuation at large angles off boresight, therefore the


overall array pattern also shows some attenuation at large angles.

Figure 2.12: Total Antenna Array Directivity Source: Adapted from [8]

Thus in real systems, we cannot always assume that every steering angle sees the exact same gain response.

Finally on the topic of real directivity, another fundamental array effect that should be considered in phased array systems is that the main lobe width of the Array Factor is inversely related to the number of antenna elements. In the standard, non-windowed (rectangular) spatial response, the null-to-null width of a ULA can be found by 2.14 [4].

$$\theta_{MB} = 2\sin^{-1}\left[\frac{\lambda}{Nd} - \sin(\theta_0)\right]$$
(2.14)

This can also be seen in Figure 2.13 where higher channel count systems

see much narrower main lobe beamwidths.



Figure 2.13: Array Radiation Plot over Different Element Counts, $d = \lambda/2$ **Source:** Adapted from [2]

It would seem obvious that designing a system with higher channel counts yields a better, more directional system, however increasing RF channel count increases system cost and complexity, especially if given a fixed power or space budget.

2.3 Adaptive Beamforming

In some systems just applying quiescent weights to steer the array may not be enough, as signals from non-intended directions can still make their way into the desired signal frequency band, especially if there are multiple users within this same band.

For instance, in the case of Figure 2.14 a desired signal at 300 MHz is impinging the array at $\theta_d = 5^\circ$ and an interference source at 270 MHz is impinging the array at $\theta_{Inf} = 30^\circ$. The sampling frequency is arbitrarily set to $f_s = 1GHz$.



Figure 2.14: Quiescent Interference, $d = \lambda/2$

Note that in both the non-beamforming, weighted-sum averaging case (which is equivalent to beamforming weights equal to unity, or an array factor pointed at boresight) and in the quiescent beamforming case where we are applying digital beamforming with weights designed to steer the array to θ_d =

5°, we still see the interference source in the resultant frequency spectrum. The cause of this is the fact that, even in steered/quiescent-beamformed systems, the side lobes of the Array Factor response do not attenuate interference sources enough, so they still show up in our output spectrum. This can be seen by referring back to a sine space plot of the Array Factor, such as in Figure 2.8, where the nearest side lobes are only -13dB down from the main lobe- typical of a rectangular, non-windowed response in the frequency domain, which shows here as a familiar *sinc*() function due to $sinc(f) = \frac{sin(f)}{f} = \mathcal{F}[rect(t)]$ [2].

One basic approach to null, off-angle, undesired sources could be to apply *windowing* to the individual antenna elements (either digitally or applied via analog methods). As an example, a Hamming window can be used to create scalar values to multiply across our quiescent weights vector. Hamming weights can be derived from Equation 2.15; the Hamming window provides lower, equiripple side lobes, but at the expense of an increased main lobe width, as shown in Figure 2.15.

$$w_{hamming}(n) = 0.54 - 0.46\cos(\frac{2\pi n}{M-1}) \quad 0 \le n \le M-1$$
 (2.15)



Figure 2.15: Non-windowed vs Hamming Window Sine Space Response, N = 8

However, windowing on its own may still not be ideal as the increased main lobe width means interference sources near the spatial direction of the desired source are at nearly the same gain as the desired direction. As well, even though side lobes have larger attenuation (less gain) in windowed responses, a very powerful interference source may still show up in the output spectrum, or band of interest, if that particular emitter does not fall within a natural null (e.g. the interference source falls within a side lobe).

It should also be noted that the difference in frequency between the desired and interference signals in the above examples are mainly for easier demonstration of the negative affects of certain digital beamforming setups where we view one output spectrum post-beamforming; the two signals may actually be at the exact same frequency, for instance two communications users occupying the same channel, in which case both signals may directly interfere with each other, possibly causing degradation or even loss of signal. Again, the only assumed difference between signals in these scenarios is that both interference and desired signals emit from different spatial locations, which provides the impetus for processing such as Adaptive Beamforming to seperate the desired signal from interference and noise.

2.3.1 MVDR Adaptive Beamforming

The basic function of Adaptive Beamforming is to calculate beamforming weights which- when applied in the same beamforming architecture covered previously- provides gain to signals incident from a desired direction, while dynamically *nulling* signals from other spatial locations. This nulling effect is achieved in spatial directions with interference sources by driving a spatial null- an area with large attenuation- in those locations, which is also why Adaptive Beamforming has been referred to as *null steering* [1].

Though there are many different algorithms and implementations for performing adaptive beamforming, the *Minimum-variance distortionless response* (*MVDR*) algorithm is a classical, *data-dependent* method for adaptive beamforming. MVDR is advantageous due to its fast convergence speed and ability to deal with many, complicated interference sources [1], [6]. The MVDR method may also be referred in literature as *Capon's method* from (Capon, 1969) [6].

The MVDR method works on a batch of sample data across each spatial channel at a given time, here called a *snapshot* of *K* samples. As such, an *N*-by-*K* sample data matrix **X** is given, as in Equation 2.16, where **X** is built of

N rows (each row corresponding to a distinct array element) of *K* samples of data.

$$\mathbf{X}_{N,K} = \begin{pmatrix} x_{1,1} & x_{1,2} & \cdots & x_{1,k} \\ x_{2,1} & x_{2,2} & \cdots & x_{2,k} \\ \vdots & \vdots & \ddots & \vdots \\ x_{n,1} & x_{n,2} & \cdots & x_{n,k} \end{pmatrix}$$
(2.16)

From this input sample matrix **X**, the estimated sample covariance matrix **M** can be formed [1], [6]. Note that in some texts this covariance matrix is denoted as Φ or **R**, however we wish to not conflict with similarly-named variables in this text, such as in QR matrix decomposition in the next section. We will assume for practical purposes that we are dealing with *overdetermined systems* in which the number of samples per channel in a snapshot, *K*, is greater than the number of channels, *N* [6]. Thus, in this case **M** is an *N*-by-*N* matrix formed by the expectation $\mathbb{E}(\cdot)$ of the matrix product of the *N*-by-*K* sample matrix **X** and its *K*-by-*N* Hermitian transpose **X**^{*H*} such as in 2.17 [6].

$$\mathbf{M} = \mathbb{E}[\mathbf{X}^H \mathbf{X}] \tag{2.17}$$

Given zero-mean input samples- as is assumed for most RF systems where the sampled input is a set of time varying signals with little to no direct current (DC) bias voltage- the covariance matrix **M** is equivalent to the autocorrelation matrix. Moreover, the mutually uncorrelated sources in **X** mean each sample is equiprobable, thus the expectation $\mathbb{E}(\cdot)$ of the matrix product is essentially the *time-average correlation matrix* as seen in Equation 2.18 [6], [10].

$$\mathbf{M} = \frac{1}{K} \sum_{n=1}^{K} \mathbf{x}^{H}(n) \mathbf{x}(n)$$
(2.18)

It should also be noted that, although not perfectly known by the system during runtime, the covariance matrix is essentially made up of the desired signal of interest (SOI) covariance matrix \mathbf{M}_d and the interference plus noise covariance matrix \mathbf{M}_{i+n} [10].

$$\mathbf{M} = \mathbf{M}_d + \mathbf{M}_{i+n} \tag{2.19}$$

As alluded to in the previous section, the figure of merit for an adaptive beamforming algorithm, is how well it can increase the signal power of an SOI from a desired steering direction while attenuating sources of noise and interference from other directions; mathematically we can represent this value by the *Signal-to-Interference-Plus-Noise ratio* (*SINR*) of the system. SINR is basically calculated by dividing the signal power of the SOI *P* by the total noise *N* and interference powers *I* [6]:

$$SINR = \frac{P}{I+N}$$
(2.20)

SINR is also a valuable metric for both MIMO, and non-MIMO, communication systems. The linear (non-dB) SINR value can be used to estimate the theoretical upper bounds of a communication channel's capacity (in *C* bits/second), given a *B* Hz channel bandwidth, as in the *Shannon-Hartley* *theorem* of [6]:

$$C = B \log_2 \left(1 + SINR \right) \tag{2.21}$$

Given the *N*-by-*N* covariance matrices for SOI and noise-plus-interference defined above, and some *N*-by-1 beamforming weight vector \mathbf{w} , we can actually directly calculate the expected SINR given Equation 2.22 [10].

$$SINR = \frac{\mathbf{w}^H \mathbf{M}_d \mathbf{w}}{\mathbf{w}^H \mathbf{M}_{i+n} \mathbf{w}}$$
(2.22)

Also necessary for the data-dependent adaptive beamforming MVDR method, $\mathbf{s}(\theta)$ is to be given as the *N*-by-1 steering vector, which is equivalent to 2.23 given a desired array steering angle θ [6].

$$s_n(\theta) = [1, e^{-j\theta}, \dots, e^{-j(N-1)\theta}]^T$$
 (2.23)

Note that the steering vector is equivalent to the complex conjugate of the spatial response vector defined in Equation 2.8 in the previous section. This makes sense given we also covered that the ideal quiescent response in the deterministic beamforming case is essentially the matched filter (complex conjugate) of the spatial response, as previously shown in Equation 2.9.

Thus, the optimum beamformer maximizes the SINR output of the system given the constraint $\mathbf{w}^H \mathbf{s}(\theta) = 1$ through the following minimization equation in 2.24 [6], [10]:

$$\hat{\mathbf{w}} = \min_{w} \mathbf{w}^H \mathbf{M} \mathbf{w} \tag{2.24}$$

From here we can introduce the mathematical definition of the MVDR solution for the adaptive beamforming *N*-by-1 weight vector $\hat{\mathbf{w}}$ in Equation 2.25 [6].

$$\hat{\mathbf{w}} = \frac{\mathbf{M}^{-1}\mathbf{s}(\theta)}{\mathbf{s}^{H}(\theta)\mathbf{M}^{-1}\mathbf{s}(\theta)}$$
(2.25)

An example of the MVDR beamformer from [6] can be shown in Figure 2.16 where the correlation/covariance matrix is built from the snapshot of *K* samples of data from each channel, and passed to an MVDR processor which calculates the adaptive beamforming weights which are applied across each channel, then coherently summed to form the output beam y(n). Note, in [6], the channel count is denoted by *M* instead of *N*.



Figure 2.16: Block Diagram of a MVDR Beamformer for a ULA Source: Adapted from [6]

Using the same example from the deterministic beamforming section, we can apply the MVDR-calculated beamforming weights and compare the spectrum to the quiescent beamforming spectrum from Figure 2.14. To repeat the scenario, a desired signal at 300 MHz is impinging the array at $\theta_d = 5^\circ$ and an interference source at 270 MHz is impinging the array at $\theta_{Inf} = 30^\circ$.

The MVDR narrowband beamformer output is thus given by 2.26.

$$y(k) = \hat{\mathbf{w}}^H \mathbf{x}(k) \tag{2.26}$$



Figure 2.17: Output Spectrum from the MVDR Beamformer for a ULA

As seen in Figure 2.17, the desired SOI has a visibly high SINR, due to the applied beamforming gain, and the interference signal is no longer present in the output spectrum at all.

Further demonstration that the interference source has in-fact been nulled can be seen by examining the MVDR output weights in sine space. This can be seen in Figure 2.18 where the interference angle sees a deep null, and as such, the interference signal is attenuated.



Figure 2.18: Radiation Plot of the MVDR Beamforming Weights

Based on the spatial response of a given number of antenna elements, the *degrees of freedom (DOF)* of an *N* element array is fundamentally driven by the number of independent nulls that can be produced by the MVDR algorithm, as defined in Equation 2.27.

$$DOF = N - 2 \tag{2.27}$$

In the context of interference mitigation, this means that up to N - 2 interference sources can be cancelled out using MVDR [6]. To show this in practice, an 8-element ULA can be shown to have 6 interference sources, at varying narrowband frequencies and varying incident angles, which completely muddies the output spectrum in the quiescent beamforming case as seen in Figure 2.19.



Figure 2.19: Output Spectrum with Multiple Interference Sources, N = 8

Post-MVDR adaptive beamforming, the output spectrum again in Figure 2.20 is cleaned up with only the intended signal from the desired direction present.



Figure 2.20: MVDR Output Spectrum with Multiple Interference Sources, N = 8

Again in sine space, we can see the different spatial interference directions adaptively nulled in Figure 2.21.



Figure 2.21: MVDR with Multiple Interference Sources in Sine Space, N = 8

Note that in some cases, MVDR- or really any adaptive beamforming algorithm- can not perfectly null all interference sources. Usually this is due to where interferers fall spatially relative to each other and the desired look direction, which can be seen from the sine space plot in Figure 2.22 where a ULA has N = 8 channels and a desired signal at impinging at the array at $\theta_d = 5^\circ$, but the interference source is spatially very close, impinging the array at $\theta_{Inf} = 8^\circ$.



Figure 2.22: MVDR with Interference Source Too Close in Sine Space, N = 8

Notice here that the algorithm is trying to force the interference direction into a null while maintaining gain in the desired steering direction, however the main lobe beamwidth of the 8-element ULA is too wide to perform both. The takeaway of this effect is that more antenna elements not only gives a system more numerous nulls to place with adaptive beamforming processes like MVDR, but also tighter lobes- as shown in Figure 2.13 from the previous section- which can more easily null interference directions with close spacing relative to each other and/or the desired look direction.

References

- [1] B. D. V. Veen and K. M. Buckley, "Beamforming: A versatile approach to spatial filtering," *IEEE ASSP Magazine*, 1998.
- [2] "Phased array antenna patterns- part 1: Linear array beam characteristics and array factor," Analog Devices, Tech. Rep., 2020. [Online]. Available: https://www.analog.com/en/analog-dialogue/articles/ phased-array-antenna-patterns-part1.html#.
- [3] S. Rangan, T. S. Rappaport, and E. Erkip, "Millimeter-wave cellular wireless networks: Potentials and challenges," *Proceedings of the IEEE*, vol. 102, no. 3, pp. 366–385, 2014. DOI: 10.1109/JPROC.2014.2299397.
- [4] J. Guerci, *Space-Time Adaptive Processing for Radar*, 2nd ed. Artech House, 2015.
- [5] R. Mailloux, *Phased Array Antenna Handbook*, 2nd ed. Artech House, 2005.
- [6] S. Haykin, *Adaptive Filter Theory*, 5th ed. pearson, 2014, ISBN: 978-0-132-67145-3.
- [7] E. P. Tsakalaki, L. A. M. R. de TemiAśo, T. Haapala, J. L. RomAan, and M. A. Arauzo, "Deterministic beamforming for enhanced vertical sectorization and array pattern compensation," in 2012 6th European Conference on Antennas and Propagation (EUCAP), 2012, pp. 2789–2793. DOI: 10.1109/EuCAP.2012.6206403.
- [8] M. A. Richards, J. A. Scheer, and W. A. Holm, *Principles of Modern Radar: Basic Principles*. IET, 2010, ISBN: 9781891121524.
- [9] "Phased array antenna patterns- part 2: Grating lobes and beam squint," Analog Devices, Tech. Rep., 2020. [Online]. Available: https://www. analog.com/en/analog-dialogue/articles/phased-array-antennapatterns-part2.html.

[10] D. Li, Q. Yin, P. Mu, and W. Guo, "Robust mvdr beamforming using the doa matrix decomposition," *IEEE-ISAS*, 2011.

Chapter 3

FPGA Implementation of Adaptive Beamforming

In this chapter, we survey the different methods for practical implementation of Adaptive Beamforming in an embedded Field-Programmable Gate Array (FPGA) processor. Thus, it is assumed the reader has some familiarity with FPGAs and digital logic implementations, as in Very Large Scale Integration (VLSI) circuits. The reasoning for choosing an FPGA as a processor for Adaptive Beamforming is not universal, however usually an FPGA is already used as a common interconnect between sensors (such as RF ADCs and DACs used in RF communication systems) and other computer systems (for instance an FPGA commonly acts as "glue logic" by transferring digital samples over some common protocol, such as Ethernet or PCIe, or even locally processing data within the FPGA or larger System on Chip). FPGAs also give flexibility and re-programmability to algorithms without having to be fixed functions as in the case of Application Specific Integrated Circuits (ASICs). Modern FPGAs are also popular in certain embedded, sensor processing devices due to low power consumption for certain algorithms compared to a fixed processor, like a CPU.

Since embedded is a relative term, we are mainly looking at approaches based on performance- such as processing latency to determine the adaptive beamforming weights- as well as on Size, Weight and Power (also known as SWaP). For "edge" devices, especially those designed to process RF communications in deployed locations and operational environments, we cannot ignore processing power and resources. Most embedded devices have strict constraints as well, such as a fixed power budget or size constraint to perform all processing within one physical processor board.

3.1 Comparison of Standard Architectures

Since there are many different architectures for performing Adaptive Beamforming in FPGA logic, we will first compare and contrast the standard methods and choose one as our optimal method which balances processing latency as well as logic resource utilization.

3.1.1 Systolic Arrays for QR Decomposition in Digital Logic

In the previous chapter, we showed that the MVDR method applied to adaptive digital beamforming yielded great results for nulling interference sources from a desired SOI, given a sample data covariance matrix **M** and a desired array steering vector $\mathbf{s}(\theta)$. However, the MVDR equation for finding optimal adaptive beamforming weights assumes some relatively complex math when calculating in an embedded system, namely the inversion of the covariance matrix, \mathbf{M}^{-1} . For instance, directly performing the matrix inversion- also aptly called *Sample Matrix Inversion (SMI)* [1]- using Gaussian elimination has a high computational complexity of $O(n^3)$ [2]. As well, fixed-point (integer) direct computations of SMI often have poor numerical robustness and stability [3], [4].

A common method for avoiding the pitfalls of direct matrix inversion is that of *QR Decomposition (QRD)*, so called because the operation decomposes some full rank $n \times p$ matrix **A** into an $n \times p$ orthogonal matrix **Q** and an upper-triangular $p \times p$ matrix **R** (where the lower triangle is all zeros) [1]–[3]:

$$\mathbf{A} = \mathbf{Q} \begin{bmatrix} \mathbf{R} \\ 0 \end{bmatrix}$$
(3.1)

Using a rotation algorithm such as *Gram-Schmidt orthogonalization*, *Householder transformations* or *Givens rotations*, the pseudo-inverse of matrix **A** can be found by Equation 3.2 [2]–[5]:

$$\mathbf{A}^{-1} = (\mathbf{A}^H \mathbf{A})^{-1} \mathbf{A}^H = (\mathbf{R}^H \mathbf{R})^{-1} \mathbf{R}^H \mathbf{Q}^H \to \mathbf{A}^{-1} = \mathbf{R}^{-1} \mathbf{Q}^H \qquad (3.2)$$

As well, since \mathbf{Q} is a unitary matrix, we can fundamentally achieve the identify matrix \mathbf{I} (a matrix with ones on the main diagonal and zeros elsewhere) from 3.3:

$$\mathbf{Q}^H \mathbf{Q} = \mathbf{I} \tag{3.3}$$

These properties of QRD allow us to perform the *Recursive Least Squares* (*RLS*) algorithm (combined known as QRD-RLS) to find the inverse of the

matrix **A** in the context of solving the system of linear equations for **x** given the general form in Equation 3.4 by minimizing the least square error $|\mathbf{b} - \mathbf{A}\mathbf{x}|$ [1]–[3], [6]:

$$\mathbf{A}\mathbf{x} = \mathbf{b} \tag{3.4}$$

In the context of Adaptive Beamforming, we can setup a similar system of linear equations to optimally solve for adaptive weights using QRD-RLS, instead of direct matrix inversion as with MVDR, given the same optimization goals of maximizing SINR. For instance, we can surmise that, given a constant, ideal spatial signal column-vector, $\mathbf{s}(\theta)$ - which is the same steering vector from the MVDR process-, a system with only one SOI present, which experiences zero noise or interference, would expect to observe each spatial channel (row) of the sample matrix $\mathbf{X}(\mathbf{x_n})$ be directly related with the associated spatial element s_n when the phase relationship of θ is exact (albeit by a scalar relationship based on relative powers of each) [3], [6]. Said another way, \mathbf{s} is optimum when the sample covariance matrix \mathbf{M} was proportional to the Identity Matrix, such that it appeared that there was equal and independent noise from each array element [6]. Thus the system of linear equations in 3.5 can be solved for the ideal adaptive beamforming weight vector $\hat{\mathbf{w}}$ given only the covariance matrix \mathbf{M} and the ideal steering vector \mathbf{s} [3], [4], [6]:

$$\mathbf{M}\hat{\mathbf{w}} = \mathbf{s} \tag{3.5}$$

To solve for the adaptive beamforming weights, we can start by substituting the QR decomposition relationship for the covariance matrix from Equation 3.1 and 3.2, we can refactor 3.5 into Equation 3.6:

$$\mathbf{M}\hat{\mathbf{w}} = \mathbf{s} \xrightarrow{\text{QRD}} \mathbf{Q}\mathbf{R}\hat{\mathbf{w}} = \mathbf{s}$$
(3.6)

Given the identity matrix relationship in Equation 3.3, we can rearrange terms as in Equation 3.7 [4]:

$$\mathbf{Q}^{H}\mathbf{Q}\mathbf{R}\hat{\mathbf{w}} = \mathbf{Q}^{H}\mathbf{s} \to \mathbf{I}\mathbf{R}\hat{\mathbf{w}} = \mathbf{Q}^{H}\mathbf{s} \to \mathbf{R}\hat{\mathbf{w}} = \mathbf{Q}^{H}\mathbf{s}$$
(3.7)

From here, we can find $\hat{\mathbf{w}}$ using back-substitution such as in Equation 3.8, where $c = \mathbf{Q}^H \mathbf{s}$ for ease of notation [4], [5], [7]:

$$\hat{w}_{j} = \frac{1}{r_{j,j}} \left[c_{j} - \sum_{k=j+1}^{N} r_{j,k} \hat{w}_{k} \right]$$
(3.8)

QRD-RLS not only solves the numerical stability issues SMI experiences [1], [2], [8], but moreover QRD allows for very efficient computation in digital (e.g. FPGA, ASIC, VLSI, etc.) logic. This is due to the common form of QRD-RLS in digital systems to be a *systolic array* which exploits the inherent parallelism of digital architectures when using rotation algorithms such as Givens Rotations, which allow distributed rotation cells as processing elements [1]–[3]. The common systolic array structure and *signal flow graph* (*SFG*) for QRD-RLS can be seen in Figure 3.1 which is common to QRD methods from [1]–[3], [5], [8], [9].



Figure 3.1: QRD Systolic Array with Linear Back-Substitution Section, N = 3

The triangular systolic array process consists of two main cell types: a *Boundary Cell (BC)* and an *Internal Cell (IC)*. These cells of the systolic array perform the Givens Rotations on each element of the input matrix to zero out unwanted elements to form the upper-triangular matrix [2], [3]. The elements stored within the upper-triangular systolic array directly correspond with the elements of the **R** matrix from QRD, indexed as $r_{i,j}$ as seen by the indices in each cell of Figure 3.1 [10].

Values move top-down and left-to-right in the SFG. Input samples x(k) from the covariance matrix **M** can either be staggered via a tapped delay lineas shown- or using handshaking signals to each channel to ensure proper timing of data flow through the processing systolic array. The steering vector **s** is directly fed into the column to the right of the last input sample column. The linear array performs the necessary back-substitution operation to form the final adaptive beamforming output weights $\hat{w}(k)$.

Due to the commonality in some of the rotation processing elements, some particularly resource-constrained implementations forego the parallel systolic array for a folded implementation which utilizes a single, common processing element to perform all operations. Some extra state control logic (or even a SW programmable co-processor) then iterates over the matrix space to give partial products to the Processing Element [7]. This approach, however, causes much greater processing latency, and so for this work was not pursued (essentially there is an area versus throughput trade with QRD implementations in digital logic).

The Boundary Cell (circular node in Figure 3.1) accomplishes the *vectoring* operation on complex input samples denoted x_{in} , which essentially transforms the sample from complex (e.g. I/Q) to a magnitude and phase [2], [5], [9]. The output of the BC are the rotation angles from the vectoring operation and are directly fed to an adjacent Internal Cell within the same systolic array row. The mathematical functions of the Boundary Cell can be seen below:



Figure 3.2: Boundary Cell SFG

Algorithm 1 Boundary Cell Operations

if $x_{in} = 0$ then
$c \leftarrow 1$
$s \leftarrow 0$
$x \leftarrow \lambda^{1/2} x$
else
$x' \leftarrow \sqrt{\lambda x^2 + x_{in} ^2}$
$c \leftarrow \frac{\lambda^{1/2} x}{x'}$
$s \leftarrow \frac{x_{in}}{x'}$
$x \leftarrow x'$
end if

In the processing cell equations, x is used to denote a processing cell's internal memory (e.g. register in logic) which maintains value from a previous cycle. λ is the *forgetting factor* which aids in numerical stability of RLS viewing statistical variations over time, as samples in the distant past are "forgotten", and for adaptive purposes here, is usually set to a value close to 1 (e.g. 0.99) [3]. Having no forgetting factor (e.g. $\lambda = 1$) for some systems is admissible depending on the situation [3], [9]. Specifically to the BC, x' is an intermediate value for ease of notation, and c, s are the cosine and sine values respectively corresponding to the Givens Rotations.

It can already be seen that the equations for the BC require some complex operations, namely a square root and division. There are other distinct implementations that can eliminate the square-root operations within the Boundary processing cells like in the Squared Givens Rotation (SGR) algorithm [2], [8], however the logic still needs to support arbitrary integer division operations in SGR [2] which- while possible with methods such as pre-quantized Look-up-Tables (LUT), as done in [11], or multi-cycle, iterative cores- was not pursued for this research due to added complexity and fabric resources. There are other algorithms that are also "division free", however they mainly put off the division operations until the very end and incur extra processing penalties within the systolic array's processing elements, so these algorithms were also not pursued [2]. The ideal method of vectoring- from a complexity, relative performance and resource utilization perspective- uses *CORDIC* engines in programmable logic. This will be covered in detail in the next section.

The Internal Cell (square node in Figure 3.1) performs the *rotation* operation on complex input values using the rotation angles received from that row's Boundary Cell as shown in Figure 3.3 [2], [5], [9].



Figure 3.3: Internal Cell SFG

Algorithm 2 Internal Cell Operations	
$x_{out} \leftarrow cx_{in} - s\lambda^{1/2}x$ $x \leftarrow sx_{in} + c\lambda^{1/2}x$	

The nodes in the linear array section of 3.1 receive the upper-triangular matrix from the systolic array and performs the back-substitution to finally derive the adaptive beamforming weights [2], [9]. These cells, and their mathematical functions, are shown below:



Figure 3.4: Back-Substitution Cell SFG



Figure 3.5: Back-Substitution Output Cell SFG

$$z_i^{(k-1)} = z_i^{(k)} + x_{ik}^* \hat{w}_k \tag{3.10}$$

Since back-substitution is an iterative operation, several implementations perform the back-substitution with an embedded processor, such as in [7]. Another approach is to perform *weight flushing*, where the output weights are extracted from the final lower triangular cell by appending sets of zeros after the input matrix has been fully consumed, however this approach requires extra logic and incurs extra latency [1], [8]. As well, since back-substitution is mainly the bottleneck for these QRD-RLS architectures, some approaches look to forgo QRD and instead calculate the adaptive weights using *Cholesky factorization* on the covariance matrix **M**; however while valid, Cholesky is not numerically robust in fixed-point logic [6] (e.g. best to perform in floating

point) and thus usually involves shipping off the covariance matrix calculated in FPGA logic to a CPU with a floating-point unit (FPU), which induces further latency. Thus, this approach was not pursued in this research as well.

3.1.2 IQRD Systolic Array Implementation

To overcome the throughput limitations of back-substitution in the de facto QRD-RLS systolic array implementation, another extended QRD-RLS architecture has been implemented which adds a second *lower-triangular downdating array* interfaced to the upper-triangular QRD array to directly extract the final adaptive beamforming weights through a simple multiplication and addition operation [10]. This new systolic array architecture is also known as the *Inverse QR Decomposition (IQRD)* Systolic Array, and provides much lower latency for weight extraction compared to linear back-substitution [10]. The reader is advised to review the works in [12]–[15] for more details on the numerical analysis and proof of Inverse QR Decomposition for Recursive Least Squares Filtering. The IQRD SFG can be seen in Figure 3.6 and is the chosen digital architecture that we will be developing with Very-High Speed Integrated Circuit Hardware Description Language (VHDL) components.



Figure 3.6: Inverse QRD Systolic Array SFG

The lower-triangle array rotates the matrix \mathbf{R}^{-1} stored in the downdating cells using null input vectors [10]. Two new processing cells are added to the systolic array as well: a *downdating cell* and a *weigh extraction cell*.

The downdating cell is very similar to the QRD Internal Cell from previous implementations, with the only difference being the use of a $1/\lambda$ forgetting factor in the internal operation- thus the downdating cell has also been called the *Inverse Internal Cell*.



Figure 3.7: Inverse Internal Cell (Downdating) SFG

Algorithm 3 Inverse Internal Cell Operations

 $x_{out} \leftarrow cx_{in} - s\lambda^{-1/2}x$ $x \leftarrow sx_{in} + c\lambda^{-1/2}x$

The weight extraction cell uses the final sample output from the uppertriangular array, and the final sample outputs from its respective column of the lower-triangular inverse array, to form each of the adaptive output weights $\hat{w}_i(k)$ using simple arithmetic operations as shown in Equation 3.11 [10].



Weight Extraction Cell

Figure 3.8: Weight Extract Cell SFG

$$\hat{w}_i(k) = \hat{w}_i(k-1) - a_i(k)b_i(k) \tag{3.11}$$

3.2 IQRD HDL Design Details

Given the ideal implementation for Adaptive Beamforming in FPGA programmable logic as the IQRD Systolic Array, we here show the detailed implementation and the HDL architecture of the individual processing cells, as well as the top-level architecture of the array.

Some implementations use High-Level Synthesis (HLS) for complicated DSP designs such as Adaptive Beamforming, such as in [4]. While HLS is a great tool for rapid prototyping, the particular language and/or toolchain is

often vendor-specific (e.g. cannot easily port to another vendor's device) and sometimes does not infer the optimal solution that HDL done by-hand can acheive. As such, the IQRD architecture here is being developed in vendorneutral VHDL without usage of any vendor-specific IP cores.

3.2.1 Covariance Matrix Calculation

The first component developed calculates the covariance matrix \mathbf{M} over a snapshot of K training samples from a set of N parallel input channels, \mathbf{X} , as in 3.12 [6]

$$\mathbf{M} = \frac{1}{K} \mathbf{X}^H \mathbf{X}$$
(3.12)

On first glance of the Equation in 3.12, it would seem logical that we must buffer *K* samples of data across all channels to form the sample data matrix **X**. While correct, needing to store the $N \times K$ matrix could result in a fairly large memory requirement if using a high value of *K* and/or a high-channel count system. Instead, the covariance matrix can actually be calculated on-the-fly requiring very little resources. This is due to the fact that the covariance matrix multiplication has all information required to form the partial matrix product at each sample time *k*, since both the $N \times 1$ column-vector $\mathbf{x}(k)$ and its complex conjugate transpose $1 \times N$ row-vector $\mathbf{x}^H(k)$ are known based on simple data reordering and conjugate operations.

As well, we can reduce the number of simultaneous multiply-accumulate (MAC) operations by half since the covariance matrix **M** is always Hermitian positive semi-definite, meaning the lower-triangle always equals the complex

conjugate of the upper-triangle; because of this, only the lower-triangle values of the covariance matrix need to be calculated, at which point the output can simply copy and complex conjugate the lower-triangle into the upper-triangle elements, which is a simple data reordering and sign change on the imaginary parts.

One last optimization can be found with the $\frac{1}{K}$ division operation at the end of the matrix multiply; if given the constraint that the sample snapshot size *K* is some power-of-2 value (e.g. $1024 = 2^{10}$), we can avoid direct integer division by *K* and instead bit-shift the output values right by $\log_2(K)$, which is a simple, singe-cycle operation in digital logic.

The optimized covariance matrix calculation algorithm can be seen below:

```
Algorithm 4 Optimized Covariance Matrix Calculation
```

```
for i \leftarrow 1 to N do

for j \leftarrow 1 to i + 1 do

for k \leftarrow 1 to M do

m_{i,j} \leftarrow x_{i,k}x_{j,k}^* + m_{i,j}

if i \neq j then

m_{j,i} \leftarrow m_{i,j}^*

end if

end for

end for

end for

M \leftarrow M \gg \log_2(K)
```

The resulting VHDL code for the entity that calculates the covariance matrix is shown below:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 library work;
```

```
5 use work.util_pkg.all;
7 -- #TODO: use find first set bit in MSB (largest across matrix) to
      dynamically scale elements to output bitwidth?
9 entity sample_covar_matrix is
    generic (
10
      G_DATA_WIDTH : natural := 16; -- real & imag part sample
11
     bitwidth
12
      G_ACC_WIDTH : natural := 48; -- covariance matrix internal
     accumulator data width
     G_N
                   : natural := 4 -- number of channels (rows)
13
14
    );
    port (
15
                         std_logic;
     clk
                   : in
16
                   : in
                         std_logic;
      reset
17
      num_est_samp : in unsigned; -- number of estimation samples (
18
     columns), M
     din_valid
                  : in std_logic; -- din_real & din_imag valid (
19
     assumed all rows are aligned)
     din_real
                : in T_signed_2D(G_N - 1 downto 0)(G_DATA_WIDTH
20
     - 1 downto 0);
                  : in T_signed_2D(G_N - 1 downto 0)(G_DATA_WIDTH
     din_imag
21
     - 1 downto 0);
     dout_valid : out std_logic;
22
      dout_real
                 : out T_signed_3D(G_N - 1 downto 0)(G_N - 1
23
     downto 0)(G_DATA_WIDTH - 1 downto 0);
                 : out T_signed_3D(G_N - 1 downto 0)(G_N - 1
      dout_imag
24
     downto 0)(G_DATA_WIDTH - 1 downto 0)
25
    );
26 end sample_covar_matrix;
27
28 architecture rtl of sample_covar_matrix is
29
    component complex_multiply_mult4 is
30
31
      generic (
        G_AWIDTH : natural := 16; -- size of 1st input of
32
     multiplier
        G_BWIDTH : natural := 18;
                                     -- size of 2nd input of
33
     multiplier
        G_CONJ_A : boolean := false; -- take complex conjugate of
34
     arg A
        G_CONJ_B : boolean := false -- take complex conjugate of
35
     arg B
     );
36
     port (
37
```

```
clk : in
                        std_logic;
38
        ab_valid : in
                        std_logic; -- A & B complex input data valid
39
                        signed(G_AWIDTH - 1 downto 0); -- 1st input's
                 : in
        ar
40
      real part
        ai
                 : in signed(G_AWIDTH - 1 downto 0); -- 1st input's
41
      imaginary part
                 : in signed(G_BWIDTH - 1 downto 0); -- 2nd input's
        br
42
      real part
        bi
                        signed(G_BWIDTH - 1 downto 0); -- 2nd input's
                 : in
43
      imaginary part
        p_valid : out std_logic; -- Product complex output data
44
     valid
                 : out signed(G_AWIDTH + G_BWIDTH downto 0); -- real
45
        pr
      part of output
                : out signed(G_AWIDTH + G_BWIDTH downto 0) --
        pi
46
     imaginary part of output
47
      );
    end component;
48
49
 -- #TODO: double-buffered covar matrix reg's so one can be read
50
     out while another is calculated with inputs?
51
    signal sig_covar_re, sig_covar_im : T_signed_3D(G_N - 1 downto
52
     0)
                                                     (G_N - 1 downto
53
     0)
                                                     (G_ACC_WIDTH - 1
54
     downto 0);
    signal sig_pr, sig_pi
                                       : T_signed_3D(G_N - 1 downto
55
     0)
                                                     (G_N - 1 downto
56
     0)
                                                     (2*G_DATA_WIDTH
57
     downto 0);
58
    constant K_PIPE_DELAY : integer := 3; -- # clk cycles of
59
     pipeline delay through component
    signal sig_valid_sr : std_logic_vector(K_PIPE_DELAY - 1 downto
60
      0) := (others => '0');
    signal sig_end_of_est : std_logic; -- # of estimation samples
61
     complete
62
    signal sig_samp_cnt : unsigned(num_est_samp'range);
63
64 begin
65
    dout_valid <= sig_end_of_est;</pre>
66
```
```
dout_real <= sig_covar_re;</pre>
67
    dout_imag <= sig_covar_im;</pre>
68
69
    S_dvalid_count: process(clk)
70
71
    begin
       if rising_edge(clk) then
72
         if reset = '1' then
73
           sig_valid_sr
                            <= (others => '0');
74
                          <= (others => '0');
           sig_samp_cnt
75
           sig_end_of_est <= '0';</pre>
76
         else
77
           -- shift register to delay data valid to match pipeline
78
      delay of cmult
           sig_valid_sr <= sig_valid_sr(K_PIPE_DELAY - 2 downto 0) &</pre>
79
      din_valid;
           if sig_valid_sr(sig_valid_sr'high) = '1' then
80
             if sig_samp_cnt >= num_est_samp then
81
                sig_samp_cnt
                                <= (others => '0');
82
                sig_end_of_est <= '1';</pre>
83
             else
84
                sig_samp_cnt <= sig_samp_cnt + 1;</pre>
85
             end if;
86
           end if;
87
88
           if sig_end_of_est = '1' then
89
             sig_end_of_est <= '0';</pre>
90
           end if;
91
         end if;
92
       end if;
93
    end process S_dvalid_count;
94
95
    -- create triangular, fused, complex multiply of input and its
96
      complex transpose
    UG_gen_rows: for i in 0 to G_N - 1 generate
97
       UG_gen_columns: for j in 0 to i generate
98
         -- Perform z[i,k]*conj(z[j,k])
99
         U_cmplx_mult: complex_multiply_mult4
100
           generic map (
101
              G_AWIDTH => G_DATA_WIDTH, -- size of 1st input of
102
      multiplier
             G_BWIDTH => G_DATA_WIDTH, -- size of 2nd input of
103
      multiplier
              G_CONJ_A => false,
104
              G_CONJ_B => true
                                          -- take complex conjugate of B
105
       arg
           )
106
```

```
port map (
107
             clk
                       => clk,
108
             ab_valid => '0',
                                         -- not used, see S_dvalid_count
109
                       => din_real(i), -- 1st input's real part
             ar
             ai
                       => din_imag(i), -- 1st input's imaginary part
111
                       => din_real(j), -- 2nd input's real part
             br
112
                       => din_imag(j), -- 2nd input's imaginary part
             bi
113
             p_valid => open,
                                         -- not used, see S_dvalid_count
114
                       => sig_pr(i)(j),
             pr
                       => sig_pi(i)(j)
116
             pi
           );
117
118
         -- Since output is always Hermitian positive semi-definite,
119
      the calculated
         -- lower triangle can be copied to the upper triangle by its
       diagonal
         -- complex conjugate
         UG_upper_hermitian: if i /= j generate
           sig_covar_re(j)(i) <= sig_covar_re(i)(j);</pre>
           sig_covar_im(j)(i) <= -sig_covar_im(i)(j);</pre>
124
         end generate UG_upper_hermitian;
125
126
         S_accumulate: process(clk)
127
         begin
128
           if rising_edge(clk) then
129
             -- reset accumulator at end of estimation cycle (number
130
      of samples hit)
             if (reset = '1') or (sig_end_of_est = '1') then
131
                sig_covar_re(i)(j) <= (others => '0');
                sig_covar_im(i)(j) <= (others => '0');
             else
134
                if sig_valid_sr(sig_valid_sr'high) = '1' then
135
                  sig_covar_re(i)(j) <= resize( sig_pr(i)(j),</pre>
136
      G_ACC_WIDTH ) + sig_covar_re(i)(j);
                  sig_covar_im(i)(j) <= resize( sig_pi(i)(j),</pre>
137
      G_ACC_WIDTH ) + sig_covar_im(i)(j);
               end if;
138
             end if;
139
140
           end if;
         end process S_accumulate;
141
       end generate UG_gen_columns;
142
143
    end generate UG_gen_rows;
144
145 end rtl;
```

Listing 3.1: Sample Covariance Matrix Calculation Component

When dealing with the direct implementation of the covariance matrix calculation, it should also be noted that the difficulty of *power domain* algorithms such as QRD-RLS is the word length of the multiply-accumulate in the covariance matrix estimation block is somewhat derived by the largest and smallest eigenvalues of the covariance matrix; on the high end, this is related to the max signal power seen from the input sample matrix and on the low end, its related to the thermal noise floor of the receiver [6]. The *MUSE* approach taken by [6] is a *voltage domain* approach which needs not directly calculate the covariance matrix and instead operates directly on the input samples, however this approach takes a fair amount of iterations and so was not considered as part of the architectural trades. As well, we'd like to reuse this covariance matrix estimation block as the input for our Neural Network, though this will be covered in detail in the next chapter.

3.2.2 CORDIC Internal and Boundary Cells

As shown in the previous sections, the Internal and Boundary Cells (including Inverse Internal Cells) perform the Givens Rotations on the **R** and \mathbf{R}^{-1} matrices and functions including square-root and division operations. Mentioned previously, digital logic is not well suited for these operations so instead, we will utilize the *Coordinate Rotation Digital Computer (CORDIC)* method to iteratively perform the vectoring and rotation operations for the Boundary and Internal Cells respectively [6], [9], [10].

CORDIC employs only addition/subtraction, bit-shifting and look-up table (LUT) operations to calculate transcendental functions, so the CORDIC

engines can be easily pipelined to meet high clock rates with very little expense to fabric resource utilization [9]. CORDIC also has two main modes: *rotation* and *vectoring*.

In rotation mode, the CORDIC block takes an X/Y magnitude value and an input angle, θ , to calculate the trigonometric functions such as $X \sin(\theta)$ and $X \cos(\theta)$. It does this by iteratively decimating the input angle to 0 in successively smaller angle steps, while adding or subtracting the X/Y value at each stage based on the sign of the phase at that step. The angle value the CORDIC engine uses at the *i*-th stage relates to the function $\arctan(2^{-i})$, and these arctan values are pre-computed and stored in a simple LUT. For every iteration stage, the output values gain one bit of precision; so a 16 stage CORDIC can produce 16-bit output values. A pipelined CORDIC rotator block can be seen in the following VHDL component, 'cordic':

```
1 -- Core logic inspired by Verilog example: https://github.com/
     cebarnes/cordic
2
3 library ieee;
   use ieee.std_logic_1164.all;
4
   use ieee.numeric_std.all;
5
6
7 entity cordic is
  generic (
8
     G_ITERATIONS : natural := 16 -- also equates to output
9
    precision
  );
10
   port (
11
    clk
                 : in std_logic;
12
     reset : in std_logic := '0'; -- (optional) sync reset
13
     for *valid's
    valid_in : in std_logic;
14
    x_in
y_in
                 : in signed(G_ITERATIONS - 1 downto 0);
15
                 : in signed(G_ITERATIONS - 1 downto 0);
16
    angle_in : in unsigned(31 downto 0);
                                                           -- 32b
17
     phase_in (0-360deg)
18
```

```
valid_out
                : out std_logic;
19
      cos_out
                   : out signed(G_ITERATIONS - 1 downto 0); --
20
     cosine/x_out
                   : out signed(G_ITERATIONS - 1 downto 0) -- sine/
      sin_out
21
     y_out
    );
22
23 end entity cordic;
24
25 architecture rtl of cordic is
26
    type T_sign_iter is array (integer range<>) of signed(
27
     G_ITERATIONS downto 0);
    type T_unsign_32b is array (integer range<>) of unsigned(31
28
     downto 0);
29
    function F_init_atan_LUT return T_unsign_32b is
30
      variable V_return : T_unsign_32b(30 downto 0);
31
32
    begin
      -- +/-90deg angle rotation already accounted for in S_quad
33
     input stage
      V_return( 0) := "0010000000000000000000000000000000"; -- 45.000
34
     degrees -> atan(2^0)
      V_return(1) := "00010010111001000000010100011101"; -- 26.565
35
     degrees -> atan(2^-1)
      V_return( 2) := "00001001111110110011100001011011"; -- 14.036
36
     degrees \rightarrow atan(2<sup>-2</sup>)
      V_return( 3) := "00000101000100010001000111010100"; -- atan
37
     (2^{-3})
      V_return( 4) := "0000001010001011000011010000011"; -- ...
38
      V_return( 5) := "00000001010001011101011111100001";
39
      V_return( 6) := "0000000010100001011110110000111110";
40
      V_return( 7) := "0000000010100010111110001010101";
41
      V_return( 8) := "00000000001010001011111001010011";
42
      V_return( 9) := "00000000000101000101111100101110";
43
      V_return(10) := "00000000000010100010111110011000";
44
      V_return(11) := "00000000000001010001011111001100";
45
      V_return(12) := "00000000000000101000101111100110";
46
      V_return(13) := "000000000000000010100010111110011";
47
      V_return(14) := "000000000000000001010001011111001";
48
      V_return(15) := "00000000000000000101000101111100";
49
      V_return(16) := "00000000000000000000010100010111110";
50
51
      V_return(17) := "00000000000000000001010001011111";
      V_return(18) := "000000000000000000000000101000101111";
52
      V_return(19) := "0000000000000000000000010100010111";
53
      V_return(20) := "0000000000000000000000001010001011";
54
      55
```

```
56
    V_return(23) := "000000000000000000000000001010001";
57
    58
    59
    60
    61
    62
    63
    64
65
    return V_return;
   end F_init_atan_LUT;
66
67
   signal atan_LUT : T_unsign_32b(30 downto 0) := F_init_atan_LUT;
68
69
   signal x, y : T_sign_iter(G_ITERATIONS - 1 downto 0) := (
70
   others => (others => '0'));
   signal z
               : T_unsign_32b(G_ITERATIONS - 1 downto 0) := (
71
   others => (others => '0'));
72
   signal sig_valid_sr : std_logic_vector(G_ITERATIONS - 1 downto
73
    0) := (others => '0');
74
75 begin
76
   -- valid pulse output after input pulse passes through shift reg
77
   valid_out <= sig_valid_sr(sig_valid_sr'high);</pre>
78
   -- sign extend outputs
79
   cos_out
          <= resize( x(G_ITERATIONS - 1), cos_out'length );
80
          <= resize( y(G_ITERATIONS - 1), sin_out'length );
   sin_out
81
82
   S_shift_reg_valid: process(clk)
83
   begin
84
    if rising_edge(clk) then
85
      -- shift register to delay data valid to match pipeline
86
    delay
      if reset = '1' then
87
       sig_valid_sr <= (others => '0');
88
89
      else
       sig_valid_sr <= sig_valid_sr(G_ITERATIONS - 2 downto 0) &</pre>
90
    valid_in;
      end if;
91
92
    end if;
   end process S_shift_reg_valid;
93
94
   -- Pre-CORDIC rotations to normalize input angle & X/Y to +/- 90
95
   deg (Quad I & IV)
```

```
-- These initial rotations are zero-gain, just sign adjustments
96
    S_quad: process(clk)
97
    begin
98
       if rising_edge(clk) then
99
         case angle_in(31 downto 30) is -- account for angles in
      different quads
           when "00" | "11" => -- (270:90) deg: no changes needed for
101
      these quadrants
             x(0) <= resize( x_in, G_ITERATIONS + 1 );</pre>
102
             y(0) <= resize( y_in, G_ITERATIONS + 1 );</pre>
103
             z(0) <= angle_in;</pre>
104
           when "01" => -- (90:180) deg: Quad II
             x(0) <= -resize( y_in, G_ITERATIONS + 1 );</pre>
106
             y(0) <= resize( x_in, G_ITERATIONS + 1 );</pre>
107
             z(0) <= "00" & angle_in(29 downto 0); -- subtract pi/2</pre>
108
      for angle in this quad
           when "10" => -- (180:270) deg: Quad III
109
             x(0) <= resize( y_in, G_ITERATIONS + 1 );</pre>
             y(0) <= -resize( x_in, G_ITERATIONS + 1 );</pre>
             z(0) <= "11" & angle_in(29 downto 0); -- add pi/2 for
      angle in this quad
           when others =>
113
         end case;
114
       end if;
    end process S_quad;
117
     -- generate each pipelined stage for CORDIC rotations
118
    UG_CORDIC_rotations: for i in 0 to G_ITERATIONS - 2 generate
119
       S_add_sub: process(clk) -- add/subtract shifted data based on
      phase
121
      begin
         if rising_edge(clk) then
           if z(i)(31) = '1' then -- Negative Phase: rotate clockwise
       by CORDIC angle
             x(i + 1) <= x(i) + shift_right( y(i), i );
124
             y(i + 1) <= y(i) - shift_right( x(i), i );</pre>
125
             z(i + 1) \le z(i) + atan_LUT(i);
126
           else -- Positive Phase: rotate counter-clockwise by CORDIC
127
       angle
             x(i + 1) <= x(i) - shift_right( y(i), i );</pre>
128
             y(i + 1) <= y(i) + shift_right( x(i), i );</pre>
129
130
             z(i + 1) \leq z(i) - atan_LUT(i);
           end if;
131
         end if;
       end process S_add_sub;
133
    end generate UG_CORDIC_rotations;
134
```

136 end architecture rtl;

135

Listing 3.2: Basic CORDIC Rotator

Note that as part of the CORDIC iterative process, each iteration stage not only provides an extra bit of precision, but also changes the processing gain experienced at the outputs of the CORDIC engine. The processing gain can be cancelled out by multiplying the CORDIC outputs by a scale factor a, as computed in Equation 3.13 given n CORDIC processing stages [16].

$$a = \prod_{i=0}^{n-1} \frac{1}{\sqrt{1+2^{-2i}}} \tag{3.13}$$

The other form of the CORDIC function is that of the vectoring mode; in this mode, the CORDIC block takes some X/Y cartesian coordinates and calculates the magnitude and phase using a similar iterative approach as in the rotation mode. This form can also be seen as a complex (rectangular I/Q coordinates) to magnitude and phase (polar coordinates) conversion process. The VHDL entity that achieves this vectoring process can be seen below:

```
-- inspired by https://github.com/ZipCPU/cordic/blob/master/rtl/
     topolar.v
  -- ^ since GPL, this component shall be GPL licensed as well
 library ieee;
3
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
5
6
7 entity cordic_vec is
   generic (
8
     G_ITERATIONS : natural := 16 -- also equates to output
9
    precision
   );
10
   port (
11
     clk
                   : in std_logic;
12
     reset
                  : in std_logic := '0'; -- (optional) sync reset
13
     for *valid's
```

```
valid_in
                    : in std_logic;
14
      x_in
                    : in
                          signed(G_ITERATIONS - 1 downto 0);
15
                    : in
                          signed(G_ITERATIONS - 1 downto 0);
      y_in
16
17
      valid_out
                    : out std_logic;
18
                    : out unsigned(31 downto 0); -- 32b phase (0-360
      phase_out
19
     deg)
      mag_out
                    : out signed(G_ITERATIONS - 1 downto 0)
20
    );
21
22 end entity cordic_vec;
23
24 architecture rtl of cordic_vec is
25
    type T_sign_iter is array (integer range<>) of signed(
26
     G_ITERATIONS downto 0);
    type T_unsign_32b is array (integer range<>) of unsigned(31
27
     downto 0);
28
    function F_init_atan_LUT return T_unsign_32b is
29
      variable V_return : T_unsign_32b(29 downto 0);
30
    begin
31
      -- +/-45deg angle rotation already accounted for in
32
     S_pre_cordic input stage
      V_return( 0) := "00010010111001000000010100011101"; -- 26.565
33
     degrees -> atan(2^-1)
      V_return(1) := "000010011111101100111000101011011"; -- 14.036
34
     degrees \rightarrow atan(2<sup>-2</sup>)
      V_return( 2) := "000001010001000100011010100"; -- atan
35
     (2^{-3})
      V_return( 3) := "00000010100010110000110101000011"; -- ...
36
      V_return( 4) := "00000001010001011101011111100001";
37
      V_return( 5) := "0000000101000101111011000011110";
38
      V_return( 6) := "00000000010100010111110001010101";
39
      V_return( 7) := "00000000001010001011111001010011";
40
      V_return( 8) := "00000000000101000101111100101110";
41
      V_return( 9) := "0000000000010100010111110011000";
42
      V_return(10) := "00000000000001010001011111001100";
43
      V_return(11) := "00000000000000101000101111100110";
44
      V_return(12) := "000000000000000010100010111110011";
45
      V_return(13) := "00000000000000001010001011111001";
46
      V_return(14) := "000000000000000000101000101111100";
47
48
      V_return(15) := "00000000000000000000010100010111110";
      V_return(16) := "000000000000000000001010001011111";
49
      V_return(17) := "0000000000000000000000101000101111";
50
      V_return(18) := "0000000000000000000000010100010111";
51
      V_return(19) := "0000000000000000000000001010001011";
52
```

```
53
    54
    55
    56
    57
    58
    59
    60
    61
    62
    return V_return;
63
  end F_init_atan_LUT;
64
65
  signal atan_LUT : T_unsign_32b(29 downto 0) := F_init_atan_LUT;
66
67
  signal x, y : T_sign_iter(G_ITERATIONS - 1 downto 0) := (
68
   others => (others => '0'));
  signal ph
             : T_unsign_32b(G_ITERATIONS - 1 downto 0) := (
69
   others => (others => '0'));
70
  signal sig_valid_sr : std_logic_vector(G_ITERATIONS - 1 downto
71
   0) := (others => '0');
72
73 begin
74
  -- valid pulse output after input pulse passes through shift reg
75
  valid_out <= sig_valid_sr(sig_valid_sr'high);</pre>
76
  phase_out <= ph(G_ITERATIONS - 1);</pre>
77
  -- sign extend magnitude output
78
  mag_out <= resize( x(G_ITERATIONS - 1), mag_out'length );</pre>
79
80
  S_shift_reg_valid: process(clk)
81
  begin
82
    if rising_edge(clk) then
83
     -- shift register to delay data valid to match pipeline
84
   delay
     if reset = '1' then
85
       sig_valid_sr <= (others => '0');
86
87
     else
       sig_valid_sr <= sig_valid_sr(G_ITERATIONS - 2 downto 0) &</pre>
88
   valid_in;
89
     end if;
    end if;
90
  end process S_shift_reg_valid;
91
92
```

```
-- Pre-CORDIC rotations to map input angle to +/- 45deg based on
93
       X/Y input quadrant
    -- NOTE: use hex(degree_to_signed_fx()) function in Python to
94
      help with angle conversions
    S_pre_cordic: process(clk)
95
    begin
96
       if rising_edge(clk) then
97
         -- Quad IV: rotate by -315deg (so set initial phase to 315
98
      deg)
         if (x_in(x_in'left) = '0') and (y_in(y_in'left) = '1') then
99
            x(0) <= resize( x_in, G_ITERATIONS + 1 ) - resize( y_in,</pre>
100
      G_ITERATIONS + 1 );
            y(0) <= resize( x_in, G_ITERATIONS + 1 ) + resize( y_in,</pre>
101
      G_ITERATIONS + 1 );
           ph(0) <= X"e000_0000";</pre>
         -- Quad II: rotate by -135deg (init phase = 135deg)
103
         elsif (x_in(x_in'left) = '1') and (y_in(y_in'left) = '0')
104
      then
            x(0) <= -resize( x_in, G_ITERATIONS + 1 ) + resize( y_in,</pre>
105
       G_ITERATIONS + 1 );
            y(0) <= -resize( x_in, G_ITERATIONS + 1 ) - resize( y_in,</pre>
106
       G_ITERATIONS + 1 );
           ph(0) <= X'' 6000 _ 0000'';
107
         -- Quad III: rotate by -225deg (init phase = 225deg)
108
         elsif (x_in(x_in'left) = '1') and (y_in(y_in'left) = '1')
109
      then
            x(0) <= -resize( x_in, G_ITERATIONS + 1 ) - resize( y_in,</pre>
       G_ITERATIONS + 1 );
            y(0) <= resize( x_in, G_ITERATIONS + 1 ) - resize( y_in,</pre>
       G_ITERATIONS + 1 );
           ph(0) <= X"a000_0000";</pre>
         else -- Quad I ["00"]: rotate by -45deg (init phase = 45deg)
113
            x(0) <= resize( x_in, G_ITERATIONS + 1 ) + resize( y_in,</pre>
114
       G_ITERATIONS + 1 );
            y(0) <= -resize( x_in, G_ITERATIONS + 1 ) + resize( y_in,</pre>
       G_ITERATIONS + 1 );
           ph(0) <= X"2000_0000";</pre>
         end if;
117
118
       end if;
    end process S_pre_cordic;
119
120
121
    -- generate each pipelined stage for CORDIC rotations
    UG_CORDIC_rotations: for i in 0 to G_ITERATIONS - 2 generate
       -- CORDIC process for rectangular -> polar rotates the Y value
123
       to 0 and
```

```
-- gives the magnitude of the vector as our x value and the
124
      phase as the
       -- angle it took to rotate the Y component to 0
125
       S_add_sub: process(clk)
126
       begin
127
         if rising_edge(clk) then
128
           if y(i)(y(i)'left) = '1' then -- Negative Y val: rotate by
129
       CORDIC angle in (+) direction
              x(i + 1) <= x(i) - shift_right( y(i), i+1 );</pre>
130
              y(i + 1) <= y(i) + shift_right( x(i), i+1 );</pre>
131
              ph(i + 1) <= ph(i) - atan_LUT(i);</pre>
           else -- Positive Y val: rotate by CORDIC angle in (-)
      direction
               x(i + 1) <= x(i) + shift_right( y(i), i+1 );</pre>
134
              y(i + 1) <= y(i) - shift_right( x(i), i+1 );</pre>
135
              ph(i + 1) <= ph(i) + atan_LUT(i);</pre>
136
           end if;
137
         end if;
138
       end process S_add_sub;
139
    end generate UG_CORDIC_rotations;
140
141
142 end architecture rtl;
```

Listing 3.3: Basic CORDIC Vectoring

For the Boundary Cell, we need to calculate two angles for Givens Rotations, ϕ and θ . The first CORDIC vectoring engine essentially transforms the complex input sample into its phase and magnitude components, and as such, the first angle ϕ is calculated by Equation 3.14 [5], [9].

$$\phi = \arctan\left(\frac{\Im(x_{in})}{\Re(x_{in})}\right) \tag{3.14}$$

The angle ϕ is seen as the rotational angle the CORDIC engine took to eliminate the y-axis (imaginary) component of the complex input vector, which equates to the input sample's phase. This phase value ϕ is then utilized by the Internal Cells within the same row as the Boundary Cell to rotate given input samples within the array [9]. The second angle θ to be calculated in

the BC annihilates an element of the input matrix, which culminates into the upper-triangular matrix form of **R** in Givens Rotations [5], [9]. The value of θ can be found by Equation 3.15 [9].

$$\theta = \arctan\left(\frac{x_{in}e^{-j\phi}}{x}\right) \tag{3.15}$$

The block diagram of the CORDIC Boundary Cell unit can be seen as in Figure 3.9.



Figure 3.9: CORDIC Boundary Cell

The VHDL entity designed for the Boundary Cell can be seen below:

```
1 --
2 -- Implements the boundary cell (BC) of the QR architecture using
   two vector-mode
```

```
3 -- CORDIC engines to perform the "vectoring" on complex input
     samples to
4 -- nullify their imaginary parts and form rotation angles used by
     internal cells.
5 --
6 -- Inputs:
7 -- ======
8 -- - 'CORDIC_scale': scale factor to counteract CORDIC gain on
    magnitude from
9 --
       vectoring engines
10 -- - 'lambda': (optional) forgetting factor applied to feedback
     magnitude. This
       value is often selected to be slightly less than 1 (e.g.
11 --
    0.99). When the
       generic 'G_USE_LAMBDA' == false, this forgetting factor is
12 --
     ignored and no
     multiplier is used.
13 --
14 --
15
16 library ieee;
   use ieee.std_logic_1164.all;
17
18
    use ieee.numeric_std.all;
19
20 entity boundary_cell is
   generic (
21
      G_DATA_WIDTH : natural := 16; -- operational bitwidth of
22
     datapath (in & out)
     G_USE_LAMBDA : boolean := false -- use forgetting factor (
23
     lambda) in BC calc
24
    );
    port (
25
     clk
                   : in std_logic;
26
                   : in std_logic;
27
      reset
      CORDIC_scale : in signed(G_DATA_WIDTH - 1 downto 0) := X"4DBA
28
     ":
      lambda
                : in signed(G_DATA_WIDTH - 1 downto 0) := X"7EB8
29
     ";
30
                   : in signed(G_DATA_WIDTH - 1 downto 0); -- real
31
      x_real
                   : in signed(G_DATA_WIDTH - 1 downto 0); -- imag
      x_imag
32
      x_valid
                  : in std_logic;
33
34
      x_ready
                   : out std_logic;
35
      -- Current CORDIC/trig blocks use 32b unsigned angles, so keep
36
      to that
```

```
-- since this will directly feed the Internal Cell CORDIC
37
     Rotators
      phi_out
                   : out unsigned(31 downto 0);
38
      theta_out
                  : out unsigned(31 downto 0);
39
      bc_valid_out : out std_logic;
40
                   : in std_logic -- downstream internal cell (IC)
      ic_ready
41
      ready to consume
   );
42
43 end entity boundary_cell;
44
 architecture rtl of boundary_cell is
45
46
    component cordic_vec_scaled is
47
     generic (
48
        G_ITERATIONS : integer := 16 -- also equates to output
49
     precision
50
     );
     port (
51
                     : in std_logic;
52
        clk
                    : in std_logic := '0'; -- (optional) sync
        reset
53
     reset for *valid's
                    : in std_logic;
        valid_in
54
                    : in signed(G_ITERATIONS - 1 downto 0);
        x_in
55
                    : in signed(G_ITERATIONS - 1 downto 0);
        y_in
56
        CORDIC_scale : in signed(G_ITERATIONS - 1 downto 0) := X"4
57
     DBA";
58
        valid_out : out std_logic;
59
        phase_out
                    : out unsigned(31 downto 0);
60
                    : out signed(G_ITERATIONS - 1 downto 0)
        mag_out
61
62
     );
    end component;
63
64
    type T_bc_fsm is (S_IDLE, S_WAIT_PHI, S_WAIT_THETA, S_OUT_VALID)
65
     ;
    signal sig_bc_state : T_bc_fsm := S_IDLE;
66
67
    -- related to U_input_vectoring
68
    signal sig_x_valid_gated : std_logic;
69
    signal sig_input_vec_valid : std_logic := '0';
70
    signal sig_phi_out
                          : unsigned(31 downto 0);
71
72
    signal sig_input_vec_mag : signed(G_DATA_WIDTH - 1 downto 0);
73
    -- related to U_output_vectoring
74
    signal sig_output_vec_valid_out : std_logic := '0';
75
   signal sig_theta_out : unsigned(31 downto 0);
76
```

```
signal sig_output_vec_mag
                                       : signed(G_DATA_WIDTH - 1 downto
77
       0);
    signal sig_feedback_mag
                                       : signed(G_DATA_WIDTH - 1 downto
78
       0);
    signal sig_feedback_mag_valid
                                      : std_logic := '0';
79
    signal sig_output_vec_valid_in : std_logic := '0';
80
81
    -- forgetting factor scaling
82
    signal sig_lambda_mag_valid
                                       : std_logic := '0';
83
    signal sig_lambda_mag
                                        : signed((2*G_DATA_WIDTH) - 1
84
     downto 0);
85
    -- output registers of theta & phi
86
    signal sig_phi_out_q : unsigned(31 downto 0) := (others =>
87
      '0');
    signal sig_theta_out_q : unsigned(31 downto 0) := (others =>
88
      '0');
89
  begin
90
91
    x_ready
                  <= '1' when (sig_bc_state = S_IDLE) and (reset =
92
     '0') else '0';
                  <= sig_phi_out_q;
    phi_out
93
    theta_out
                  <= sig_theta_out_q;
94
    bc_valid_out <= '1' when sig_bc_state = S_OUT_VALID else '0';</pre>
95
96
    sig_x_valid_gated <= x_valid when sig_bc_state = S_IDLE else</pre>
97
     '0';
98
    U_input_vectoring: cordic_vec_scaled
99
100
       generic map (
         G_ITERATIONS => G_DATA_WIDTH
101
       )
102
      port map (
103
         clk
                       => clk,
104
         reset
                      => reset,
105
         valid_in
                      => sig_x_valid_gated,
106
         x_in
                       => x_real,
107
         y_in
                      => x_imag,
108
         CORDIC_scale => CORDIC_scale,
109
111
         valid_out
                      => sig_input_vec_valid,
                                         -- phi = atan2(Q, I)
         phase_out
                      => sig_phi_out,
                       => sig_input_vec_mag -- mag = sqrt(I**2 + Q**2)
         mag_out
113
      );
114
115
```

```
-- we need only care about input vectoring magnitude valid as
116
      feedback magnitude
    -- will _always_ be valid and stable before this point, due to
117
     being calculated
    -- from previous cycle (or from reset, default value). Thus the
118
      signal
    -- 'sig_feedback_mag_valid' is purely for informational/debug
119
     value, and will
    -- get optmized out as a dead-path in synthesis as nothing reads
       it
    sig_output_vec_valid_in <= sig_input_vec_valid;</pre>
    U_output_vectoring: cordic_vec_scaled
123
       generic map (
124
         G_ITERATIONS => G_DATA_WIDTH
      )
126
      port map (
127
         clk
                       => clk,
128
                       => reset,
         reset
129
                       => sig_output_vec_valid_in,
         valid_in
130
         x_in
                       => sig_feedback_mag,
131
         -- scaled magnitude output from input vectoring
                       => sig_input_vec_mag,
         y_in
133
         CORDIC_scale => CORDIC_scale,
134
         valid_out
                       => sig_output_vec_valid_out,
136
                       => sig_theta_out,
         phase_out
         mag_out
                       => sig_output_vec_mag
138
      );
139
140
141
    UG_apply_forgetting_factor: if G_USE_LAMBDA generate
142
       S_scale_lambda: process(clk)
143
       begin
144
         if rising_edge(clk) then
145
           if reset = '1' then
146
             -- feedback magnitude's zero'ed on reset
147
             sig_lambda_mag_valid
                                      <= '0';
148
             sig_lambda_mag
                                      <= (others => '0');
149
             sig_feedback_mag
                                      <= (others => '0');
150
             sig_feedback_mag_valid <= '0';</pre>
151
152
           else
             -- apply lambda scaling/forgetting factor for feedback
      magnitude
             if sig_output_vec_valid_out = '1' then
154
                                   <= sig_output_vec_mag * lambda;
155
               sig_lambda_mag
```

```
end if;
156
              sig_lambda_mag_valid <= sig_output_vec_valid_out;</pre>
157
158
              -- scale back down to operational data width
159
              if sig_lambda_mag_valid = '1' then
160
                                      <= resize( shift_right(</pre>
                sig_feedback_mag
161
      sig_lambda_mag,
162
      G_DATA_WIDTH - 1 ),
                                                     sig_feedback_mag'
163
      length );
              end if;
164
              sig_feedback_mag_valid <= sig_lambda_mag_valid;</pre>
165
           end if;
166
         end if;
167
       end process S_scale_lambda;
168
     end generate UG_apply_forgetting_factor;
169
170
     UG_no_forgetting_factor: if not G_USE_LAMBDA generate
171
       S_no_lambda: process(clk)
172
       begin
173
         if rising_edge(clk) then
174
           if reset = '1' then
              -- feedback magnitude's zero'ed on reset
176
              sig_feedback_mag
                                        <= (others => '0');
              sig_feedback_mag_valid <= '0';</pre>
178
           else
179
              if sig_output_vec_valid_out = '1' then
180
                sig_feedback_mag
                                       <= sig_output_vec_mag;
181
              end if;
182
              sig_feedback_mag_valid <= sig_output_vec_valid_out;</pre>
183
           end if;
184
         end if;
185
       end process S_no_lambda;
186
     end generate UG_no_forgetting_factor;
187
188
189
     S_output_FSM: process(clk)
190
191
     begin
       if rising_edge(clk) then
192
         if reset = '1' then
193
194
           sig_bc_state <= S_IDLE;</pre>
         else
195
           case sig_bc_state is
196
              when S_IDLE =>
197
                if x_valid = '1' then
198
```

```
sig_bc_state <= S_WAIT_PHI;</pre>
199
                end if;
200
201
              when S_WAIT_PHI =>
202
                if sig_input_vec_valid = '1' then
203
                   sig_phi_out_q <= sig_phi_out;</pre>
204
                   sig_bc_state <= S_WAIT_THETA;</pre>
205
                end if;
206
207
              -- since theta needs second CORDIC vectoring operation,
208
      it will always
              -- take longer than input/first CORDIC vectoring
209
      operation
              when S_WAIT_THETA =>
210
                if sig_output_vec_valid_out = '1' then
211
                   sig_theta_out_q <= sig_theta_out;</pre>
                   sig_bc_state <= S_OUT_VALID;</pre>
213
                end if;
214
215
              when S_OUT_VALID =>
                -- wait till downstream internal cell is ready to
217
      consume theta & phi
                if ic_ready = '1' then
218
                   sig_bc_state <= S_IDLE;</pre>
219
                end if;
220
221
              when others => sig_bc_state <= S_IDLE;</pre>
222
            end case;
223
         end if;
224
       end if:
225
    end process S_output_FSM;
226
227
228 end architecture rtl;
```

Listing 3.4: CORDIC-based Boundary Cell

The Internal Cell rotates each input sample x_{in} by the angles ϕ and θ given from that row's Boundary Cell [9]. These rotated samples are then passed to the next row via x_{out} . The block diagram of the CORDIC Internal Cell made up of CORDIC rotation engines can be seen in Figure 3.10.



Figure 3.10: CORDIC Internal Cell

The VHDL entity designed for the Internal Cell can be seen below:

```
1 --
2 -- Implements the internal cell (IC) of the QR architecture using
     four rotation-mode
  -- CORDIC engines
3
  --
5 -- Inputs:
6 -- ======
  -- - 'CORDIC_scale': scale factor to counteract CORDIC gain on
     magnitude from
       vectoring engines
8 --
 -- - 'lambda': (optional) forgetting factor applied to feedback
9
     magnitude. This
10 --
        value is often selected to be slightly less than 1 (e.g.
     0.99). When the
        generic 'G_USE_LAMBDA' == false, this forgetting factor is
11 --
    ignored and no
      multiplier is used. For inverse internal cells, set this
12 --
     value to 1/lambda
13 --
```

```
14
15 library ieee;
    use ieee.std_logic_1164.all;
16
    use ieee.numeric_std.all;
17
18
19 entity internal_cell is
   generic (
20
      G_DATA_WIDTH : natural := 16; -- operational bitwidth of
21
     datapath (in & out)
      G_USE_LAMBDA : boolean := false -- use forgetting factor (
22
     lambda) in BC calc
    );
23
    port (
24
      clk
                   : in std_logic;
25
                         std_logic;
      reset
                   : in
26
      CORDIC_scale : in signed(G_DATA_WIDTH - 1 downto 0) := X"4DBA
27
     " :
     lambda
                   : in signed(G_DATA_WIDTH - 1 downto 0) := X"7EB8
28
     ";
29
      xin_real
                   : in signed(G_DATA_WIDTH - 1 downto 0);
30
      xin_imag
                   : in signed(G_DATA_WIDTH - 1 downto 0);
31
      xin_valid
                  : in std_logic;
32
                   : out std_logic;
      xin_ready
33
      -- Current CORDIC/trig blocks use 32b unsigned angles, so keep
34
      to that
      -- since this is directly feed from Boundary Cell CORDIC
35
     Vector engines
      phi_in
                   : in unsigned(31 downto 0);
36
      theta_in
                   : in unsigned(31 downto 0);
37
      bc_valid_in : in std_logic; -- connected to BC on first IC
38
     in row, else connected to angles valid from previous IC in row
                   : out std_logic; -- this internal cell (IC) ready
      ic_ready
39
      to consume (only needed for first IC connected to BC)
40
41
                   : out signed(G_DATA_WIDTH - 1 downto 0);
      xout_real
42
      xout_imag
                   : out signed(G_DATA_WIDTH - 1 downto 0);
43
      xout_valid : out std_logic;
44
      xout_ready : in std_logic;
45
46
47
      -- These are registered copies, propogated to next IC in row,
     to prevent
      -- high fan-out of 32b angle signals (no handshaking needed,
48
     since ICs not
```

```
-- connected directly to a BC have handshaking/timing with
49
     rotations)
      phi_out
                    : out unsigned(31 downto 0);
50
      theta_out
                   : out unsigned(31 downto 0);
51
      angles_valid : out std_logic
52
53
    );
54 end entity internal_cell;
55
 architecture rtl of internal_cell is
56
57
    component cordic_rot_scaled is
58
      generic (
59
        G_ITERATIONS : natural := 16 -- also equates to output
60
     precision
      );
61
      port (
62
        clk
                      : in std_logic;
63
                             std_logic := '0'; -- (optional) sync
        reset
                      : in
64
     reset for *valid's
                     : in std_logic;
        valid_in
65
        x_in
                      : in
                             signed(G_ITERATIONS - 1 downto 0);
66
        y_in
                      : in
                             signed(G_ITERATIONS - 1 downto 0);
67
                                                                   -- 32b
        angle_in
                     : in
                             unsigned(31 downto 0);
68
      phase_in (0-360deg)
        CORDIC_scale : in signed(G_ITERATIONS - 1 downto 0) := X"4
69
     DBA";
70
        valid_out
                     : out std_logic;
71
                      : out signed(G_ITERATIONS - 1 downto 0); --
        cos_out
72
     cosine/x_out
        sin_out
                      : out signed(G_ITERATIONS - 1 downto 0) --
73
     sine/y_out
      );
74
    end component cordic_rot_scaled;
75
76
    type T_ic_fsm is (S_IDLE, S_CONSUME, S_WAIT_ROTATIONS,
77
     S_OUT_VALID);
    signal sig_ic_state : T_ic_fsm := S_IDLE;
78
79
    signal sig_inputs_valid
                                     : std_logic;
80
81
82
    -- Input Rotator
    signal sig_in_rot_valid_out
    signal sig_in_rot_valid_out : std_logic;
signal sig_in_rot_cos_out : signed(G_DATA_WIDTH - 1 downto
                                     : std_logic;
83
84
     0);
```

```
signal sig_in_rot_sin_out : signed(G_DATA_WIDTH - 1 downto
85
      0);
86
    -- Real Rotator
87
    signal sig_real_rot_valid
                                     : std_logic;
88
    signal sig_real_x_feedback
                                     : signed(G_DATA_WIDTH - 1 downto
89
      0);
    signal sig_real_x_out
                                     : signed(G_DATA_WIDTH - 1 downto
90
      0);
                                    : signed(G_DATA_WIDTH - 1 downto
91
    signal sig_real_y_out
      0);
92
    -- Imag Rotator
93
    signal sig_imag_rot_valid
                                     : std_logic;
94
    signal sig_imag_x_feedback
                                     : signed(G_DATA_WIDTH - 1 downto
95
      0);
    signal sig_imag_x_out
                                   : signed(G_DATA_WIDTH - 1 downto
96
      0);
    signal sig_imag_y_out
                                     : signed(G_DATA_WIDTH - 1 downto
97
     0);
98
    -- Registered outputs
99
                                  : signed(G_DATA_WIDTH - 1 downto 0);
    signal sig_xout_real
100
                                  : signed(G_DATA_WIDTH - 1 downto 0);
    signal sig_xout_imag
101
    signal sig_phi_out
                                 : unsigned(31 downto 0);
102
    signal sig_theta_out
                                 : unsigned(31 downto 0);
103
104
105 begin
106
    -- assert ready once able to consume both x/sample & BC inputs
107
    -- due to difference in timing between datapaths
108
                  <= '1' when sig_ic_state = S_CONSUME else '0';</pre>
    xin_ready
109
                  <= '1' when sig_ic_state = S_CONSUME
    ic_ready
                                                          else '0';
110
    xout_valid <= '1' when sig_ic_state = S_OUT_VALID else '0';</pre>
111
    angles_valid <= '1' when sig_ic_state = S_OUT_VALID else '0';
112
    xout_real <= sig_xout_real;</pre>
114
    xout_imag <= sig_xout_imag;</pre>
115
116
    phi_out <= sig_phi_out;</pre>
    theta_out <= sig_theta_out;</pre>
117
118
119
    -- gated valid signal, only propagate through once we've
     consumed a sample
    sig_inputs_valid <= '1' when sig_ic_state = S_CONSUME else '0';</pre>
120
121
    U_input_rotator: cordic_rot_scaled
122
```

```
generic map (
123
124
         G_ITERATIONS => G_DATA_WIDTH
       )
125
       port map (
126
         clk
                        => clk,
127
         reset
                        => reset,
128
                        => sig_inputs_valid,
         valid_in
129
         x_in
                        => xin_real,
130
                        => xin_imag,
         y_in
131
132
         angle_in
                        => phi_in,
         CORDIC_scale => CORDIC_scale,
133
134
         valid_out
                        => sig_in_rot_valid_out,
135
         cos_out
                        => sig_in_rot_cos_out,
136
         sin_out
                        => sig_in_rot_sin_out
137
       );
138
139
     U_real_rotator: cordic_rot_scaled
140
       generic map (
141
         G_ITERATIONS => G_DATA_WIDTH
142
       )
143
       port map (
144
         clk
                        => clk,
145
                        => reset,
         reset
146
         valid_in
                        => sig_in_rot_valid_out,
147
         x_in
                        => sig_real_x_feedback,
148
                        => sig_in_rot_cos_out,
149
         y_in
         angle_in
                        => theta_in,
150
         CORDIC_scale => CORDIC_scale,
151
152
         valid_out
                        => sig_real_rot_valid,
153
         cos_out
                        => sig_real_x_out,
154
         sin_out
                        => sig_real_y_out
       );
156
157
     U_imag_rotator: cordic_rot_scaled
158
       generic map (
159
         G_ITERATIONS => G_DATA_WIDTH
160
161
       )
       port map (
162
         clk
                        => clk,
163
164
         reset
                        => reset,
                        => sig_in_rot_valid_out,
         valid_in
165
         x_in
                        => sig_imag_x_feedback,
166
         y_in
                        => sig_in_rot_sin_out,
167
         angle_in
                        => theta_in,
168
```

```
CORDIC_scale => CORDIC_scale,
169
170
         valid_out
                        => sig_imag_rot_valid,
171
         cos_out
                        => sig_imag_x_out,
172
         sin_out
                        => sig_imag_y_out
173
       );
174
175
176
     UG_no_lambda: if not G_USE_LAMBDA generate
177
178
       S_X_feedbacks: process(clk)
       begin
179
         if rising_edge(clk) then
180
            if reset = '1' then
181
              sig_real_x_feedback <= (others => '0');
182
              sig_imag_x_feedback <= (others => '0');
183
            else
184
              if sig_real_rot_valid = '1' then
185
                sig_real_x_feedback <= sig_real_x_out;</pre>
186
              end if;
187
188
              if sig_imag_rot_valid = '1' then
189
                sig_imag_x_feedback <= sig_imag_x_out;</pre>
190
              end if;
191
           end if;
192
         end if;
193
       end process S_X_feedbacks;
194
     end generate UG_no_lambda;
195
196
     S_output_FSM: process(clk)
197
     begin
198
       if rising_edge(clk) then
199
         if reset = '1' then
200
            sig_ic_state <= S_IDLE;</pre>
201
         else
202
            case sig_ic_state is
203
              when S_IDLE =>
204
                if (xin_valid = '1') and (bc_valid_in = '1') then
205
                   sig_ic_state <= S_CONSUME;</pre>
206
                end if;
207
208
              when S_CONSUME =>
209
                sig_ic_state <= S_WAIT_ROTATIONS;</pre>
211
              when S_WAIT_ROTATIONS =>
212
                -- Real & Imag rotations should take exactly the same
213
      amount of time
```

```
if (sig_real_rot_valid = '1') and (sig_imag_rot_valid
214
      = '1') then
                   sig_xout_real <= sig_real_y_out;</pre>
215
                   sig_xout_imag <= sig_imag_y_out;</pre>
                   sig_ic_state <= S_OUT_VALID;</pre>
217
                end if;
218
219
              when S_OUT_VALID =>
                -- wait till downstream internal/boundary cell in next
221
       row is ready
                if xout_ready = '1' then
222
                   sig_ic_state <= S_IDLE;</pre>
223
                end if;
224
225
              when others => sig_ic_state <= S_IDLE;</pre>
226
            end case;
227
         end if;
228
       end if;
229
     end process S_output_FSM;
230
231
     S_pipeline_angles: process(clk)
232
233
     begin
       if rising_edge(clk) then
234
         if bc_valid_in = '1' then -- reg angles whenever valid to
235
      hold until output
           sig_phi_out
                          <= phi_in;
236
            sig_theta_out <= theta_in;</pre>
237
         end if;
238
       end if;
239
    end process S_pipeline_angles;
240
241
242 end architecture rtl;
```

```
Listing 3.5: CORDIC-based Internal Cell
```

The weight extract cell uses simple multiply and subtraction, so the VHDL

entity can be directly shown here:

```
1 -- Weight Extraction Cell:
2 -- W_{i,j}(k) = W_{i,j}(k - 1) - a_{i}(k)b_{i}(k)
3
4 library ieee;
5 use ieee.std_logic_1164.all;
6 use ieee.numeric_std.all;
7
8 entity weight_extract_cell is
```

```
generic (
9
      G_DATA_WIDTH : natural := 16
10
    );
11
    port (
12
      clk
                    : in std_logic;
13
                    : in std_logic;
      reset
14
15
      -- no 'ready' signal as a is updated across final row
16
                  : in
                         signed(G_DATA_WIDTH - 1 downto 0);
      ain_real
17
                    : in signed(G_DATA_WIDTH - 1 downto 0);
18
      ain_imag
      ain_valid
                    : in std_logic;
19
20
      -- pipelined 'a' to be passed to next weight extract cell
21
      aout_real
                    : out signed(G_DATA_WIDTH - 1 downto 0);
22
      aout_imag
                    : out signed(G_DATA_WIDTH - 1 downto 0);
23
      aout_valid
                    : out std_logic;
24
25
      b_real
                    : in
                          signed(G_DATA_WIDTH - 1 downto 0);
26
                    : in
                         signed(G_DATA_WIDTH - 1 downto 0);
27
      b_imag
      b_valid
                    : in
                          std_logic;
28
      b_ready
                    : out std_logic;
29
30
                    : out signed(G_DATA_WIDTH - 1 downto 0);
      w_real
31
                    : out signed(G_DATA_WIDTH - 1 downto 0);
      w_imag
32
                    : out std_logic;
      w_valid
33
      w_ready
                    : in std_logic
34
35
    );
 end entity weight_extract_cell;
36
37
  architecture rtl of weight_extract_cell is
38
39
    component complex_multiply_mult4 is
40
      generic (
41
        G_AWIDTH : natural := 16; -- size of 1st input of
42
     multiplier
        G_BWIDTH : natural := 18;
                                      -- size of 2nd input of
43
     multiplier
        G_CONJ_A : boolean := false; -- take complex conjugate of
44
     arg A
        G_CONJ_B : boolean := false -- take complex conjugate of
45
     arg B
46
      );
      port (
47
                  : in std_logic;
        clk
48
                  : in std_logic := '0'; -- (optional) sync reset
        reset
49
     for *valid's
```

```
ab_valid : in std_logic; -- A & B complex input data valid
50
        ar
                  : in
                        signed(G_AWIDTH - 1 downto 0); -- 1st input's
51
      real part
                        signed(G_AWIDTH - 1 downto 0); -- 1st input's
        ai
                 : in
52
      imaginary part
                        signed(G_BWIDTH - 1 downto 0); -- 2nd input's
        br
                 : in
53
      real part
        bi
                 : in signed(G_BWIDTH - 1 downto 0); -- 2nd input's
54
      imaginary part
        p_valid : out std_logic; -- Product complex output data
55
     valid
                 : out signed(G_AWIDTH + G_BWIDTH downto 0); -- real
56
        pr
      part of output
                 : out signed(G_AWIDTH + G_BWIDTH downto 0)
57
        pi
     imaginary part of output
     );
58
    end component;
59
60
    type T_weight_fsm is (S_IDLE, S_CONSUME, S_WAIT_CALC,
61
     S_OUT_VALID);
    signal sig_weight_state : T_weight_fsm := S_IDLE;
62
63
    signal sig_input_valid : std_logic;
64
65
    signal sig_ab_valid : std_logic := '0';
66
    signal sig_ab_real : signed((2*G_DATA_WIDTH) downto 0);
67
    signal sig_ab_imag : signed((2*G_DATA_WIDTH) downto 0);
68
69
    signal sig_weight_z_real : signed(G_DATA_WIDTH downto 0);
70
    signal sig_weight_z_imag : signed(G_DATA_WIDTH downto 0);
71
72
                             : signed(G_DATA_WIDTH - 1 downto 0);
    signal sig_aout_real
73
    signal sig_aout_imag
                             : signed(G_DATA_WIDTH - 1 downto 0);
74
    signal sig_aout_valid : std_logic;
75
76
77 begin
78
    aout_real
                 <= sig_aout_real;
79
                 <= sig_aout_imag;
80
    aout_imag
                 <= sig_aout_valid;
    aout_valid
81
82
83
    sig_input_valid <= '1' when sig_weight_state = S_CONSUME else</pre>
     '0';
                    <= '1' when sig_weight_state = S_CONSUME else
    b_ready
84
     '0';
85
```

```
w_real <= resize( shift_right( sig_weight_z_real, 1 ), w_real'</pre>
86
      length );
     w_imag <= resize( shift_right( sig_weight_z_imag, 1 ), w_imag'</pre>
87
      length );
     w_valid <= '1' when sig_weight_state = S_OUT_VALID else '0';</pre>
88
89
     -- register 'a' to next weight extract cell
90
     S_reg_a: process(clk)
91
     begin
92
93
       if rising_edge(clk) then
         if reset = '1' then
94
            sig_aout_valid <= '0';</pre>
95
         else
96
            if ain_valid = '1' then
97
              sig_aout_real <= ain_real;</pre>
98
              sig_aout_imag <= ain_imag;</pre>
99
            end if;
100
            sig_aout_valid <= ain_valid;</pre>
101
102
         end if;
       end if;
103
     end process S_reg_a;
104
105
     U_cmult_AB: complex_multiply_mult4
106
       generic map (
107
         G_AWIDTH => G_DATA_WIDTH,
108
         G_BWIDTH => G_DATA_WIDTH,
109
         G_CONJ_A => false,
         G_CONJ_B => false
111
       )
112
       port map (
113
                    => clk,
114
         clk
                   => reset,
         reset
115
         ab_valid => sig_input_valid,
         ar
                    => ain_real,
117
         ai
                    => ain_imag,
118
         br
                    => b_real,
119
         bi
                    => b_imag,
         p_valid
                   => sig_ab_valid,
121
122
         pr
                    => sig_ab_real,
                    => sig_ab_imag
         pi
123
       );
124
125
     S_weight_diff: process(clk)
126
     begin
127
       if rising_edge(clk) then
128
         if reset = '1' then
129
```

```
sig_weight_z_real <= (others => '0');
130
           sig_weight_z_imag <= (others => '0');
         else
132
           if sig_ab_valid = '1' then
              sig_weight_z_real <= sig_weight_z_real - resize(</pre>
134
      shift_right( sig_ab_real,
135
             G_DATA_WIDTH + 1 ),
136
      G_DATA_WIDTH + 1);
              sig_weight_z_imag <= sig_weight_z_imag - resize(</pre>
137
      shift_right( sig_ab_imag,
138
             G_DATA_WIDTH + 1 ),
139
      G_DATA_WIDTH + 1 );
           end if;
140
         end if;
141
142
       end if;
     end process S_weight_diff;
143
144
145
     S_output_FSM: process(clk)
     begin
146
       if rising_edge(clk) then
147
         if reset = '1' then
148
           sig_weight_state <= S_IDLE;</pre>
149
         else
150
           case sig_weight_state is
151
              when S_IDLE =>
                -- only care about b_valid to continue, since a should
       always be updated
                -- before b value since it comes from a preceeding QRD
154
       column output
                if b_valid = '1' then
155
                  sig_weight_state <= S_CONSUME;</pre>
156
                end if;
157
158
              when S_CONSUME =>
159
                sig_weight_state <= S_WAIT_CALC;</pre>
160
161
              when S_WAIT_CALC =>
162
                if sig_ab_valid = '1' then
163
                  sig_weight_state <= S_OUT_VALID;</pre>
164
                end if;
165
166
              when S_OUT_VALID =>
167
```

```
if w_ready = '1' then
168
                    sig_weight_state <= S_IDLE;</pre>
169
                 end if;
170
171
               when others => sig_weight_state <= S_IDLE;</pre>
172
            end case;
173
          end if;
174
       end if;
175
     end process S_output_FSM;
176
177
178 end rtl;
```

```
Listing 3.6: Weight Extract Cell
```

3.2.3 IQRD Top-Level

Tied together structurally, the top-level IQRD component matches the Signal Flow Graph in Figure 3.6. The design also uses VHDL *generics* to parameterize the bit width of the internal data samples, as well as to support an arbitrary number of channels and samples.

```
1 -- Inverse QR Decomposition (IQRD)
       Solves the linear equation Ax = b for x, where:
2
  --
  --
         \hat{A}ů A = complex input matrix, of size (M,N), where M âĽě N
3
         \hat{A}<sup>u</sup> b = complex input vector, of size (M,1)
  _ _
         \hat{A}\hat{u} = complex output vector to solve for, of size (N,1)
5
  --
6 --
  -- NOTE: For ready/valid handshaking, components with multiple
7
     input dependencies
           (such as this top-level component) expect data producers
8 --
     (e.x. A & b
  ___
           driven inputs) to assert 'valid' before this component
9
    asserts 'ready'
10 --
           which then signals to the driving component(s) that input
      data aligned
11 --
          to that 'valid' has been successfully consumed.
12 --
13
14 library ieee;
  use ieee.std_logic_1164.all;
15
  use ieee.numeric_std.all;
16
17 library work;
```

```
use work.util_pkg.all;
18
19
20 entity IQRD is
    generic (
21
      G_DATA_WIDTH : positive := 16; -- operational bitwidth of
22
     datapath (in & out)
      G_USE_LAMBDA : boolean := false; -- use forgetting factor (
23
     lambda) in BC calc
      G_M
                    : positive := 4;
24
      G_N
25
                    : positive := 3
26
    );
    port (
27
      clk
                    : in std_logic;
28
      reset
                    : in
                          std_logic;
29
                          signed(G_DATA_WIDTH - 1 downto 0) := X"4DBA
      CORDIC_scale : in
30
     ":
      lambda
                    : in signed(G_DATA_WIDTH - 1 downto 0) := X"7EB8
31
     "; -- 0.99
                    : in signed(G_DATA_WIDTH - 1 downto 0) := X"814A
      inv_lambda
32
     "; -- 1.01
33
      A_real
                    : in T_signed_3D(G_M - 1 downto 0)
34
                                       (G_N - 1 downto 0)
35
                                       (G_DATA_WIDTH - 1 downto 0);
36
                          T_signed_3D(G_M - 1 downto 0)
      A_imag
                    : in
37
                                       (G_N - 1 \text{ downto } 0)
38
                                       (G_DATA_WIDTH - 1 downto 0);
39
      A_valid
                    : in
                           std_logic;
40
                    : out std_logic;
      A_ready
41
42
      b_real
                    : in
                          T_signed_2D(G_M - 1 downto 0)
43
                                       (G_DATA_WIDTH - 1 downto 0);
44
                          T_signed_2D(G_M - 1 downto 0)
      b_imag
                    : in
45
                                       (G_DATA_WIDTH - 1 downto 0);
46
                    : in
                          std_logic;
      b_valid
47
      b_ready
                    : out std_logic;
48
49
      x_real
                    : out T_signed_2D(G_N - 1 downto 0)
50
                                       (G_DATA_WIDTH - 1 downto 0);
51
      x_imag
                    : out T_signed_2D(G_N - 1 downto 0)
52
                                       (G_DATA_WIDTH - 1 downto 0);
53
54
      x_valid
                    : out std_logic;
                    : in std_logic
      x_ready
55
    );
56
57 end IQRD;
58
```

```
59 architecture rtl of IQRD is
60
    type T_IQRD_FSM is (S_IDLE, S_CONSUME, S_WAIT_X, S_OUT_VALID);
61
    signal sig_iqrd_state : T_IQRD_FSM := S_IDLE;
62
    -- counts how many valid weights have been extracted to know
63
     when final
    -- weight vector is completed
64
    signal sig_w_valid_cntr : integer range 0 to G_M - 1 := 0;
65
66
    signal sig_A_real : T_signed_3D(G_M - 1 downto 0)
67
                                     (G_N - 1 \text{ downto } 0)
68
                                     (G_DATA_WIDTH - 1 downto 0);
69
    signal sig_A_imag : T_signed_3D(G_M - 1 downto 0)
70
                                     (G_N - 1 \text{ downto } 0)
71
                                     (G_DATA_WIDTH - 1 downto 0);
72
73
    -- indexes A matrix, for each column, as it is consumed into the
74
      systolic array
    type T_2D_idx is array (integer range <>) of unsigned( F_clog2(
75
     G_M) - 1 downto 0 );
    signal sig_A_idx : T_2D_idx(G_N - 1 downto 0);
76
    signal sig_A_valid : std_logic_vector(G_N - 1 downto 0);
77
    signal sig_A_ready : std_logic_vector(G_N - 1 downto 0);
78
79
    signal sig_b_real : T_signed_2D(G_M - 1 downto 0)
80
                                      (G_DATA_WIDTH - 1 downto 0);
81
    signal sig_b_imag : T_signed_2D(G_M - 1 downto 0)
82
                                      (G_DATA_WIDTH - 1 downto 0);
83
    -- indexes b vector as it is consumed into the systolic array
84
    signal sig_b_idx : unsigned( F_clog2(G_M) - 1 downto 0 );
85
    signal sig_b_valid : std_logic;
86
    signal sig_b_ready : std_logic;
87
88
    -- cmplx samples & handshaking from row -> row (up/down)
89
         +1 row extra to map outputs to weight extract cells
90
         -1 column since most right/last IIC cell in systolic array
91
    ---
     is always fed null
        dim: (row index)(column index)
92
    signal sig_X_real, sig_X_imag : T_signed_3D(G_N
93
                                                             downto 0)
                                                    (G_N + 1 \text{ downto } 0)
94
                                                    (G_DATA_WIDTH - 1
95
     downto 0);
    signal sig_X_valid, sig_X_ready :
                                           T_slv_2D(G_N
                                                             downto 0)
96
                                                    (G_N + 1 \text{ downto } 0);
97
98
    -- rotation angles (phi & theta) across rows & columns
99
```

```
dim: (row index)(column index*)
    --
100
               * column indexing 'downto 1' to match other indexing
101
      in array
    signal sig_phi, sig_theta : T_unsigned_3D(G_N - 1 downto 0)
102
                                                  (G_N + 2 \text{ downto } 1)
103
                                                  (31 downto 0);
104
    signal sig_angles_valid :
                                         T_slv_2D(G_N - 1 \text{ downto } 0)
105
                                                  (G_N + 2 \text{ downto } 1);
106
    -- 'ready' signal for angles only needed between BC & fist IC of
107
       each row
    signal sig_bc_ic_ready : std_logic_vector(G_N - 1 downto 0);
108
109
     -- weight extract signals (indexing to match absolute column
110
     indexing)
    -- "G_N + 2" is extra column index for final output cell but is
111
     not consumed
    signal sig_w_a_real, sig_w_a_imag : T_signed_2D(2 to G_N + 2)
112
                                                        (G_DATA_WIDTH - 1
113
       downto 0);
                                          : std_logic_vector(2 to G_N +
    signal sig_w_a_valid
114
      2);
    signal sig_w_w_real, sig_w_w_imag : T_signed_2D(2 to G_N + 1)
115
                                                        (G_DATA_WIDTH - 1
116
       downto 0);
                                          : std_logic_vector(2 to G_N +
    signal sig_w_w_valid
117
      1);
118
    -- reg output vector X from weight extract cells
119
    signal sig_out_x_real, sig_out_x_imag : T_signed_2D(G_N - 1
120
      downto 0)
                                                             (G_DATA_WIDTH
121
       -1 downto 0);
123 begin
124
    A_ready <= '1' when sig_iqrd_state = S_CONSUME else '0';</pre>
125
    b_ready <= '1' when sig_iqrd_state = S_CONSUME else '0';</pre>
126
127
128
    x_real <= sig_out_x_real;</pre>
    x_imag <= sig_out_x_imag;</pre>
129
    x_valid <= '1' when sig_iqrd_state = S_OUT_VALID else '0';</pre>
130
131
132
    UG_index_A_matrix_for_each_column: for col_idx in 0 to (G_N - 1)
133
       generate
       S_index_A_input_matrix: process(clk)
134
```

```
begin
135
         if rising_edge(clk) then
136
           if (reset = '1') or (sig_iqrd_state = S_IDLE) then
137
              sig_A_idx (col_idx) <= (others => '0');
138
              sig_A_valid(col_idx) <= '0';</pre>
139
           else
140
              if (sig_A_ready(col_idx) = '1') and (sig_A_valid(col_idx)
141
      ) = '1' then
                -- if we're at the end of indexing the A matrix,
142
      samples are no longer valid
                if sig_A_idx(col_idx) = (G_M - 1) then
143
                  sig_A_valid(col_idx) <= '0';</pre>
144
145
                else
                  -- increment A-matrix index when systolic array
146
      consumes a sample
                  sig_A_idx(col_idx) <= sig_A_idx(col_idx) + 1;</pre>
147
                end if;
148
              end if;
149
150
              if sig_iqrd_state = S_CONSUME then
151
                sig_A_valid(col_idx) <= '1';</pre>
152
              end if;
153
           end if;
154
         end if;
       end process S_index_A_input_matrix;
156
     end generate UG_index_A_matrix_for_each_column;
157
158
     S_index_b_input_vector: process(clk)
159
     begin
160
       if rising_edge(clk) then
161
         if (reset = '1') or (sig_iqrd_state = S_IDLE) then
162
           sig_b_idx <= (others => '0');
163
           sig_b_valid <= '0';</pre>
164
         else
165
           if (sig_b_ready = '1') and (sig_b_valid = '1') then
166
              -- if we're at the end of indexing the b vector, samples
167
       are no longer valid
              if sig_b_idx = (G_M - 1) then
168
                sig_b_valid <= '0';</pre>
169
             else
170
                -- increment b-vector index when systolic array
171
      consumes a sample
                sig_b_idx <= sig_b_idx + 1;</pre>
              end if;
173
           end if;
174
175
```

```
if sig_iqrd_state = S_CONSUME then
176
              sig_b_valid <= '1';</pre>
177
           end if;
178
         end if;
179
       end if;
180
    end process S_index_b_input_vector;
181
182
    UG_map_inputs_to_first_row: for col_idx in 0 to (G_N + 1)
183
      generate
184
       UG_input_from_matrix_A: if col_idx < G_N generate
         -- Indexes registed A matrix:
                                                  | index into M dim.
                                                                          Т
185
      samp column |
         sig_X_real (0)(col_idx) <= sig_A_real( to_integer(sig_A_idx(</pre>
186
      col_idx)) )(col_idx);
         sig_X_imag (0)(col_idx) <= sig_A_imag( to_integer(sig_A_idx(</pre>
187
      col_idx)) )(col_idx);
         sig_X_valid(0)(col_idx) <= sig_A_valid(col_idx);</pre>
188
            sig_A_ready(col_idx) <= sig_X_ready(0)(col_idx);</pre>
189
       end generate UG_input_from_matrix_A;
190
191
       UG_input_from_vector_b: if col_idx = G_N generate
192
         sig_X_real (0)(col_idx) <= sig_b_real( to_integer(sig_b_idx)</pre>
193
       );
         sig_X_imag (0)(col_idx) <= sig_b_imag( to_integer(sig_b_idx)</pre>
194
       );
         sig_X_valid(0)(col_idx) <= sig_b_valid;</pre>
195
                                    <= sig_X_ready(0)(col_idx);
196
         sig_b_ready
       end generate UG_input_from_vector_b;
197
198
       UG_input_const_1: if col_idx = (G_N + 1) generate
199
         sig_X_real (0)(col_idx) <= to_signed( 1, G_DATA_WIDTH);</pre>
200
         sig_X_imag (0)(col_idx) <= to_signed( 0, G_DATA_WIDTH);</pre>
201
         sig_X_valid(0)(col_idx) <= '1';</pre>
202
         -- since giving constant 1 + 0j, d/c about ready signal,
203
      always valid
       end generate UG_input_const_1;
204
205
       -- right-most IIC cell fed NULL samples in below systolic
206
      array generate clauses
    end generate UG_map_inputs_to_first_row;
207
208
209
     -- Number of rows = size N
     UG_systolic_array_rows: for row_idx in 0 to (G_N - 1) generate
       -- Number of columns = size N + 3, where the first (left-most)
211
       processing
            element within a row is the BC
212
```
```
UG_systolic_array_columns: for col_idx in 0 to (G_N + 2)
      generate
214
         -- Boundary Cell is always left-most/first in column
         UG_left_BC: if col_idx = 0 generate
           U_BC: entity work.boundary_cell
217
218
             generic map (
               G_DATA_WIDTH => G_DATA_WIDTH,
219
               G_USE_LAMBDA => G_USE_LAMBDA
             )
221
             port map (
               clk
                              => clk,
223
224
                reset
                              => reset,
                CORDIC_scale => CORDIC_scale,
225
               lambda
                              => lambda,
226
227
                              => sig_X_real (row_idx)(col_idx),
               x_real
228
               x_imag
                              => sig_X_imag (row_idx)(col_idx),
229
                x_valid
                              => sig_X_valid(row_idx)(col_idx),
230
                              => sig_X_ready(row_idx)(col_idx),
231
               x_ready
               phi_out
                              =>
                                         sig_phi
                                                   (row_idx)(col_idx+1),
                                         sig_theta(row_idx)(col_idx+1),
                theta_out
                              =>
234
                bc_valid_out => sig_angles_valid(row_idx)(col_idx+1),
235
               ic_ready
                              => sig_bc_ic_ready(row_idx)
236
             );
         end generate UG_left_BC;
238
239
         UG_internal_cells: if (col_idx > 0) and (col_idx < (G_N + 2))
240
       row_idx) ) generate
           -- the first IC needs the BC/IC ready handshaking signal
241
           UG_first_IC: if col_idx = 1 generate
242
             U_IC_BC: entity work.internal_cell
243
               generic map (
244
                  G_DATA_WIDTH => G_DATA_WIDTH,
245
                  G_USE_LAMBDA => G_USE_LAMBDA
246
               )
247
               port map (
248
249
                  clk
                                => clk,
                                => reset,
                  reset
250
                  CORDIC_scale => CORDIC_scale,
251
252
                  lambda
                                => lambda,
253
                  xin_real
                                => sig_X_real (row_idx)(col_idx),
254
                  xin_imag
                                => sig_X_imag (row_idx)(col_idx),
255
                                => sig_X_valid(row_idx)(col_idx),
                  xin_valid
256
```

```
=> sig_X_ready(row_idx)(col_idx),
                  xin_ready
257
258
                  phi_in
                                =>
                                           sig_phi (row_idx)(col_idx),
259
                  theta_in
                                =>
                                           sig_theta(row_idx)(col_idx),
260
                  bc_valid_in
                                => sig_angles_valid(row_idx)(col_idx),
261
                  ic_ready
                                => sig_bc_ic_ready(row_idx),
262
263
                  -- X sample to next row, but shifted one column left
264
       (triangular array)
265
                  xout_real
                                => sig_X_real (row_idx+1)(col_idx-1),
                                => sig_X_imag (row_idx+1)(col_idx-1),
                  xout_imag
266
                  xout_valid
                                => sig_X_valid(row_idx+1)(col_idx-1),
267
                  xout_ready
                                => sig_X_ready(row_idx+1)(col_idx-1),
268
269
                  phi_out
                                => sig_phi (row_idx)(col_idx+1),
                  theta_out
                                => sig_theta(row_idx)(col_idx+1),
271
                  angles_valid => sig_angles_valid(row_idx)(col_idx+1)
272
               );
273
           end generate UG_first_IC;
274
275
           -- other (non-first) ICs are interconnected within a row
           UG_other_ICs: if col_idx /= 1 generate
             U_IC: entity work.internal_cell
278
               generic map (
279
                  G_DATA_WIDTH => G_DATA_WIDTH,
280
                  G_USE_LAMBDA => G_USE_LAMBDA
281
               )
282
               port map (
283
                  clk
                                => clk,
284
                                => reset.
                  reset
285
                  CORDIC_scale => CORDIC_scale,
286
                                => lambda,
                  lambda
287
288
                  xin_real
                                => sig_X_real (row_idx)(col_idx),
289
                  xin_imag
                                => sig_X_imag (row_idx)(col_idx),
290
                                => sig_X_valid(row_idx)(col_idx),
291
                  xin_valid
                  xin_ready
                                => sig_X_ready(row_idx)(col_idx),
292
293
294
                  phi_in
                                =>
                                           sig_phi (row_idx)(col_idx),
                                =>
                  theta_in
                                           sig_theta(row_idx)(col_idx),
295
                  bc_valid_in
                                => sig_angles_valid(row_idx)(col_idx),
296
                  ic_ready
                                => open, -- not needed for other ICs
297
298
                  -- X sample to next row, but shifted one column left
299
       (triangular array)
                                => sig_X_real (row_idx+1)(col_idx-1),
                  xout_real
300
```

```
xout_imag
                                => sig_X_imag (row_idx+1)(col_idx-1),
301
                  xout_valid
                                => sig_X_valid(row_idx+1)(col_idx-1),
302
                  xout_ready
                                => sig_X_ready(row_idx+1)(col_idx-1),
303
304
                  phi_out
                                => sig_phi (row_idx)(col_idx+1),
305
                  theta_out
                                => sig_theta(row_idx)(col_idx+1),
306
                  angles_valid => sig_angles_valid(row_idx)(col_idx+1)
307
               );
308
           end generate UG_other_ICs;
309
310
         end generate UG_internal_cells;
311
         UG_inverse_internal_cells: if (row_idx > 0) and
312
                                          (col_idx \ge (G_N + 2 - row_idx)
313
      )) and
                                          (col_idx < (G_N + 2))
314
      generate
           U_IIC: entity work.internal_cell
315
             generic map (
316
               G_DATA_WIDTH => G_DATA_WIDTH,
317
               G_USE_LAMBDA => G_USE_LAMBDA
318
             )
319
             port map (
                              => clk,
               clk
               reset
                              => reset,
               CORDIC_scale => CORDIC_scale,
323
               lambda
                             => inv_lambda,
               xin_real
                             => sig_X_real (row_idx)(col_idx),
326
               xin_imag
                             => sig_X_imag (row_idx)(col_idx),
327
                             => sig_X_valid(row_idx)(col_idx),
               xin_valid
328
329
               xin_ready
                             => sig_X_ready(row_idx)(col_idx),
330
               phi_in
                              =>
                                         sig_phi (row_idx)(col_idx),
331
               theta_in
                             =>
                                         sig_theta(row_idx)(col_idx),
332
               bc_valid_in
                             => sig_angles_valid(row_idx)(col_idx),
333
               ic_ready
                             => open, -- not needed for other ICs
334
335
                -- X sample to next row, but shifted one column left (
336
      triangular array)
               xout_real
                             => sig_X_real (row_idx+1)(col_idx-1),
                             => sig_X_imag (row_idx+1)(col_idx-1),
               xout_imag
338
               xout_valid
                             => sig_X_valid(row_idx+1)(col_idx-1),
339
               xout_ready
                             => sig_X_ready(row_idx+1)(col_idx-1),
340
341
               phi_out
                             => sig_phi (row_idx)(col_idx+1),
342
                theta_out
                             => sig_theta(row_idx)(col_idx+1),
343
```

```
angles_valid => sig_angles_valid(row_idx)(col_idx+1)
344
             );
345
         end generate UG_inverse_internal_cells;
346
347
         -- Inverse Interal Cell fed by null-sample is always right-
348
      most/last in column
         UG_right_IIC: if col_idx = (G_N + 2) generate
349
           U_null_IIC: entity work.internal_cell
350
              generic map (
351
352
                G_DATA_WIDTH => G_DATA_WIDTH,
                G_USE_LAMBDA => G_USE_LAMBDA
353
             )
354
             port map (
355
                clk
                              => clk,
356
                reset
                              => reset,
357
                CORDIC_scale => CORDIC_scale,
358
                              => inv_lambda,
                lambda
359
360
                              => to_signed( 0, G_DATA_WIDTH),
                xin_real
361
                              => to_signed( 0, G_DATA_WIDTH),
                xin_imag
362
                xin_valid
                              => '1', -- always NULL input
363
                              => open, -- d/c
                xin_ready
364
365
                phi_in
                              =>
                                         sig_phi (row_idx)(col_idx),
366
                theta_in
                              =>
                                         sig_theta(row_idx)(col_idx),
367
                bc_valid_in
                              => sig_angles_valid(row_idx)(col_idx),
368
                ic_ready
                              => open, -- ready signaling not needed
369
      here
370
                xout_real
                              => sig_X_real (row_idx+1)(col_idx-1),
371
                              => sig_X_imag (row_idx+1)(col_idx-1),
372
                xout_imag
                xout_valid
                              => sig_X_valid(row_idx+1)(col_idx-1),
373
                xout_ready
                              => sig_X_ready(row_idx+1)(col_idx-1),
374
375
                -- last cell, these angles not needed
376
                              => open,
377
                phi_out
                              => open,
                theta_out
378
                angles_valid => open
379
380
             );
         end generate UG_right_IIC;
381
382
383
       end generate UG_systolic_array_columns;
     end generate UG_systolic_array_rows;
384
385
386
```

```
--// Start Final Extraction of X Vector
387
      -- first IC from last row in systolic array feeds 'a' sample to
388
      weight extract cells
    -- and since these cells don't have a 'ready' signal for 'a',
389
      assert it here
    sig_X_ready(G_N)(0) <= '1';</pre>
390
    -- same thing for next IC, always 'ready' so the IC is not held
391
      up
392
    sig_X_ready(G_N)(1) <= '1';
393
    -- map last row, first IC data output -> weight extract 'a'
394
      input row
    sig_w_a_real (2) <= sig_X_real (G_N)(0);</pre>
395
    sig_w_a_imag (2) <= sig_X_imag (G_N)(0);</pre>
396
    sig_w_a_valid(2) <= sig_X_valid(G_N)(0);</pre>
397
398
    -- first two output column's (0 & 1) samples can be multiplied
399
     togeter to form
    -- error function e(k)
400
    UG_output_vector: for col_idx in 2 to (G_N + 1) generate
401
       U_calc_x: entity work.weight_extract_cell
402
         generic map (
403
           G_DATA_WIDTH => G_DATA_WIDTH
404
         )
405
         port map (
406
                         => clk,
407
           clk
           reset
                         => reset,
408
409
           ain_real
                         => sig_w_a_real (col_idx),
410
411
           ain_imag
                         => sig_w_a_imag (col_idx),
           ain_valid
                         => sig_w_a_valid(col_idx),
412
413
           aout_real
                         => sig_w_a_real (col_idx+1),
414
           aout_imag
                         => sig_w_a_imag (col_idx+1),
415
           aout_valid
                         => sig_w_a_valid(col_idx+1),
416
417
           -- use final/output row from IC/IICs in systolic array
418
                         => sig_X_real (G_N)(col_idx),
419
           b_real
                         => sig_X_imag (G_N)(col_idx),
           b_imag
420
           b_valid
                         => sig_X_valid(G_N)(col_idx),
421
422
           b_ready
                         => sig_X_ready(G_N)(col_idx),
423
           w_real
                         => sig_w_w_real (col_idx),
424
           w_imag
                         => sig_w_w_imag (col_idx),
425
           w_valid
                         => sig_w_w_valid(col_idx),
426
```

```
=> '1' -- for now, final ready from
           w_ready
427
      downstream is handled in FSM
         );
428
429
       S_reg_weight_outputs_to_x: process(clk)
430
       begin
431
         if rising_edge(clk) then
432
           if sig_w_w_valid(col_idx) then
433
             sig_out_x_real(col_idx-2) <= sig_w_w_real (col_idx);</pre>
434
435
             sig_out_x_imag(col_idx-2) <= sig_w_w_imag (col_idx);</pre>
           end if;
436
         end if;
437
      end process S_reg_weight_outputs_to_x;
438
    end generate UG_output_vector;
439
    --// End Final Extraction of X Vector
440
      441
442
    --// Start FSM that coordinates array timing
443
      S_main_FSM: process(clk)
444
    begin
445
       if rising_edge(clk) then
446
         if reset = '1' then
447
           sig_w_valid_cntr <= 0;</pre>
448
           sig_iqrd_state <= S_IDLE;</pre>
449
         else
450
           case sig_iqrd_state is
451
             when S_IDLE =>
452
               if (A_valid = '1') and (b_valid = '1') then
453
454
                 sig_A_real
                                 <= A_real;
                                 <= A_imag;
                 sig_A_imag
455
                 sig_b_real
                                 <= b_real;
456
                                 <= b_imag;
                 sig_b_imag
457
                 sig_iqrd_state <= S_CONSUME;</pre>
458
               end if;
459
460
             when S_CONSUME =>
461
               sig_iqrd_state
462
                                 <= S_WAIT_X;
463
             when S_WAIT_X =>
464
465
               -- when last/right-most weight is valid, count up
               -- once we've hit G_M - 1, we know this is the last
466
      weight and
               -- can move to show this as final x vector output
467
               if sig_w_w_valid(G_N+1) = '1' then
468
```

```
if sig_w_valid_cntr >= (G_M - 1) then
469
                    sig_w_valid_cntr <= 0;</pre>
470
                    sig_iqrd_state <= S_OUT_VALID;</pre>
471
                  else
472
                    sig_w_valid_cntr <= sig_w_valid_cntr + 1;</pre>
473
                  end if;
474
                end if;
475
476
             when S_OUT_VALID =>
477
                if x_ready = '1' then
478
                  sig_iqrd_state <= S_IDLE;</pre>
479
               end if;
480
481
             when others => sig_iqrd_state <= S_IDLE;</pre>
482
           end case;
483
         end if;
484
       end if;
485
    end process S_main_FSM;
486
    --// End FSM that coordinates array timing
487
      488
489 end rtl;
```

Listing 3.7: Top-Level IQRD Design

3.2.4 Application of Beamforming Weights

As shown in previous chapters, the application of the complex, adaptive beamforming weights is simply a *dot product* of the column vector of each spatial sample at time k ($\mathbf{x}(k)$) and the complex conjugate of the weight vector $\hat{\mathbf{w}}$, as $\mathbf{y}(k) = \hat{\mathbf{w}}^H \mathbf{x}(k)$.



Figure 3.11: Application of Beamforming Weights, N = 4

The dot-product VHDL design developed below utilizes a recursive adder

tree implementation to adapt to varying vector lengths through generics:

```
1 -- Computes dot-product of two complex, signed input vectors (uses
      parallel adder tree)
2 -- If G_CONJ is TRUE, the complex transpose product a^{H}b is
     computed, else does a^{T}b
3 library ieee;
   use ieee.std_logic_1164.all;
4
    use ieee.numeric_std.all;
5
6 library work;
    use work.util_pkg.all;
7
8
9 entity dot_product_cmplx is
   generic (
10
      G_AWIDTH : natural := 16; -- input vector bitwidth
11
                                   -- input vector bitwidth
12
      G_BWIDTH : natural := 16;
      G_VEC_LEN : natural := 8;
                                   -- number of input samples in
13
     each vector
      G_CONJ
               : boolean := true -- if true, do complex conjugate
14
     on input vector a
    );
15
    port (
16
                   : in std_logic;
17
      clk
      reset
                   : in std_logic := '0'; -- (optional) sync reset
18
     for *valid's
    -- input data valid across input row vectors
19
```

```
din_valid : in std_logic := '1';
20
      din_a_real
                  : in T_slv_2D(G_VEC_LEN - 1 downto 0)(G_AWIDTH -
21
      1 downto 0);
      din_a_imag : in T_slv_2D(G_VEC_LEN - 1 downto 0)(G_AWIDTH -
22
      1 downto 0);
      din_b_real : in T_slv_2D(G_VEC_LEN - 1 downto 0)(G_BWIDTH -
23
      1 downto 0);
      din_b_imag : in T_slv_2D(G_VEC_LEN - 1 downto 0)(G_BWIDTH -
24
      1 downto 0);
25
      dout_valid : out std_logic;
26
      dout_real : out std_logic_vector(F_clog2(G_VEC_LEN) +
27
     G_AWIDTH + G_BWIDTH downto 0);
     dout_imag
                : out std_logic_vector(F_clog2(G_VEC_LEN) +
28
     G_AWIDTH + G_BWIDTH downto 0)
    );
29
30 end dot_product_cmplx;
31
32 architecture rtl of dot_product_cmplx is
33
    component adder_tree is
34
     generic (
35
        G_DATA_WIDTH : natural := 16; -- sample bitwidth
36
        G_NUM_INPUTS : natural := 8 -- number of input samples in
37
     vector
     );
38
39
     port (
        clk
                     : in std_logic;
40
                    : in std_logic := '0'; -- (optional) sync
        reset
41
     reset for *valid's
        -- input data valid across input row vector
42
        din_valid : in std_logic := '1';
43
        -- NOTE: input samples not registered
44
        din
                  : in T_slv_2D(G_NUM_INPUTS - 1 downto 0)(
45
     G_DATA_WIDTH - 1 downto 0);
46
        dout_valid : out std_logic;
47
                    : out std_logic_vector(F_clog2(G_NUM_INPUTS) +
        dout
48
     G_DATA_WIDTH - 1 downto 0)
     );
49
    end component adder_tree;
50
51
    component complex_multiply_mult4 is
52
      generic (
53
        G_AWIDTH : natural := 16; -- size of 1st input of
54
     multiplier
```

```
G_BWIDTH : natural := 18; -- size of 2nd input of
55
     multiplier
        G_CONJ_A : boolean := false; -- take complex conjugate of
56
     arg A
       G_CONJ_B : boolean := false -- take complex conjugate of
57
     arg B
58
      );
      port (
59
                 : in std_logic;
        clk
60
61
        reset
                : in std_logic := '0'; -- (optional) sync reset
     for *valid's
        ab_valid : in
                       std_logic; -- A & B complex input data valid
62
                        signed(G_AWIDTH - 1 downto 0); -- 1st input's
63
       ar
                 : in
      real part
                       signed(G_AWIDTH - 1 downto 0); -- 1st input's
                 : in
        ai
64
      imaginary part
                 : in signed(G_BWIDTH - 1 downto 0); -- 2nd input's
        br
65
      real part
                       signed(G_BWIDTH - 1 downto 0); -- 2nd input's
        bi
                 : in
66
      imaginary part
        p_valid : out std_logic; -- Product complex output data
67
     valid
                 : out signed(G_AWIDTH + G_BWIDTH downto 0); -- real
68
       pr
      part of output
                 : out signed(G_AWIDTH + G_BWIDTH downto 0) --
        pi
69
     imaginary part of output
70
      );
    end component complex_multiply_mult4;
71
72
    -- registered product outputs -> adder tree
73
    signal sig_product_real : T_signed_2D(G_VEC_LEN - 1 downto 0)(
74
     G_AWIDTH + G_BWIDTH downto 0)
                             := (others => (others => '0'));
75
    signal sig_product_imag : T_signed_2D(G_VEC_LEN - 1 downto 0)(
76
     G_AWIDTH + G_BWIDTH downto 0)
                             := (others => (others => '0'));
77
78
    signal sig_product_slv_real : T_slv_2D(G_VEC_LEN - 1 downto 0)(
79
     G_AWIDTH + G_BWIDTH downto 0)
                                 := (others => (others => '0'));
80
    signal sig_product_slv_imag : T_slv_2D(G_VEC_LEN - 1 downto 0)(
81
     G_AWIDTH + G_BWIDTH downto 0)
                                 := (others => (others => '0'));
82
83
    signal sig_product_valid : std_logic := '0';
84
    signal dout_valid_real : std_logic := '0';
85
```

```
signal dout_valid_imag : std_logic := '0';
86
87
88
  begin
89
    -- NOTE: since initial complex products are enforced to be valid
90
       contiguously
              the output valid need only come from one of the adder
91
     --
      tress since they
              have equal pipeline delay
     --
92
    dout_valid <= dout_valid_real; -- and dout_valid_imag;</pre>
93
94
    UG_index_input_vectors: for i in 0 to G_VEC_LEN - 1 generate
95
       U_cmplx_mult: complex_multiply_mult4
96
         generic map (
97
           G_AWIDTH => G_AWIDTH,
98
           G_BWIDTH => G_BWIDTH,
99
           G_CONJ_A => G_CONJ,
100
           G_CONJ_B => false
101
         )
         port map (
103
                     => clk,
           clk
104
           reset
                     => reset,
           ab_valid => din_valid,
106
                     => signed( din_a_real(i) ),
           ar
107
                     => signed( din_a_imag(i) ),
           ai
108
           br
                     => signed( din_b_real(i) ),
109
                     => signed( din_b_imag(i) ),
           bi
           p_valid => sig_product_valid,
111
           pr
                     => sig_product_real(i),
                     => sig_product_imag(i)
           pi
         );
114
115
         sig_product_slv_real(i) <= std_logic_vector(</pre>
      sig_product_real(i) );
         sig_product_slv_imag(i) <= std_logic_vector(</pre>
117
      sig_product_imag(i) );
    end generate UG_index_input_vectors;
118
119
    U_adder_tree_real: adder_tree
       generic map (
121
         G_DATA_WIDTH => G_AWIDTH + G_BWIDTH + 1,
122
123
         G_NUM_INPUTS => G_VEC_LEN
       )
124
       port map (
125
         clk
                       => clk,
126
         reset
                       => reset,
127
```

```
din_valid => sig_product_valid,
din => sig_product_slv_real,
128
129
           dout_valid => dout_valid_real,
dout => dout_real
130
131
        );
132
133
      U_adder_tree_imag: adder_tree
134
        generic map (
135
           G_DATA_WIDTH => G_AWIDTH + G_BWIDTH + 1,
136
           G_NUM_INPUTS => G_VEC_LEN
137
        )
138
        port map (
139
         clk => clk,
reset => reset,
din_valid => sig_product_valid,
din => sig_product_slv_imag,
140
141
142
143
         dout_valid => dout_valid_imag,
144
          dout => dout_imag
145
        );
146
147
148 end architecture rtl;
```

Listing 3.8: Beamforming Weights- Dot Product

3.3 IQRD Performance

The parameterize-able IQRD core has differing amounts of processing latency and FPGA resource utilization depending on the size of the matrix inversion supported. Since this is directly driven by the number of spatial channels to support, table 3.1 shows a comparison of latency and resource utilization based on a few common channel count values, N, using the implemented design in a 100MHz synchronous clock domain, and using a pre-computed covariance matrix (since the snapshot length K may dominate latency in applications where this value is high):

N	Latency (μs)	FF	LUT	DSP48	BRAM
3	4.80	3889 (27.6%)	3901 (54.9%)	90 (25.0%)	0 (0.0%)
4	6.34	63657 (45.1%)	64149 (90.4%)	144 (40.0%)	0 (0.0%)
8	12.50	231199 (<mark>164%</mark>)	252446 (<mark>356%</mark>)	272 (75.6%)	0 (0.0%)
16	24.82	895377 (<mark>635%</mark>)	1040992 (<mark>1466%</mark>)	144 (40.0%)	0 (0.0%)

Table 3.1: IQRD Performance: Latency and Resource Utilization vs ChannelCount for XCZU3EG FPGA

The values in Table 3.1 were generated post-synthesis using Xilinx Vivado 2020.1, targeting a Xilinx XCZU3EG Zynq UltraScale+ FPGA. Note that differing FPGA architectures/devices, synthesis settings, and effects of placement and routing (PaR) can alter the resource utilization of the design, however for this architecture, the differences will not be much. Interestingly, the N = 16 case showed a massive increase in slice utilization- generally related to flipflop (FF) and look-up-table (LUT) logic building blocks, though depends on the exact FPGA architecture- but a decrease in DSP resources; the exact cause is not known, however the vendor tools might try to rearrange logic to utilize less DSP resources since this device does not have many available [17].

Even though this part is not very large, it is a modern FPGA SoC which, due to its size and power, would be of common size to an edge deployed device. Thus, the main takeaway from this exploration of existing architectures is that fully FPGA-accelerated adaptive beamforming using QRD systolic arrays may not fit in some devices, as seen above where the current part can really only support up to a 4-channel implementation. As discussed before, there are other FPGA architectures which utilize folded arrays or weight-flushing to save on resources, however they trade these resource savings for processing latency, in which case, it may be faster to just compute the covariance matrix in FPGA logic and then transfer the matrix to an embedded processor (as is found in the XCZU3EG SoC device here which has 4x ARM A53 cores locally attached) to do the matrix inversion and back substitution to get the adaptive weights (which can then be applied to incoming data streams in the FPGA). It should be noted that the CORDIC IQRD implementation used here could be slightly improved by replacing the CORDIC Boundary and Internal Cells with direct multiplier/LUT equations as in [2], however this will cause an increase in DSP and BRAM/LUT utilization.

References

- [1] C. R. Ward, P. J. Hargrave, and J. G. McWhirter, "A novel algorithm and architecture for adaptive digital beamforming," *IEEE Transactions On Antennas And Propagation*, vol. AP-34, no. 3, 1986.
- [2] M. Karkooti and J. R. Cavallaro, "Fpga implementation of matrix inversion using qrd-rls algorithm," *Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers*, 2005.
- [3] S. Haykin, *Adaptive Filter Theory*, 5th ed. pearson, 2014, ISBN: 978-0-132-67145-3.
- [4] "Adaptive beamforming for radar: Floating-point qrd+wbs in an fpga," Xilinx, Tech. Rep. WP452 (v1.0), 2014.
- [5] "Application note 506: Qr matrix decomposition," Altera, Tech. Rep. 2.0, 2008. [Online]. Available: https://www.intel.com/content/dam/www/ programmable/us/en/pdfs/literature/an/an506.pdf.
- [6] C. Rader, "Vlsi systolic arrays for adaptive nulling," *IEEE Signal Processing Magazine*, 1996.
- [7] "Implementation of cordic-based qrd-rls algorithm on altera stratix fpga with embedded nios soft processor technology," Altera, Tech. Rep. 1.0, 2004.
- [8] J. McWhirter and T. Shepherd, "Systolic array processor for mvdr beamforming," *IEEE Proceedings*, vol. 136, no. 2, 1989.
- [9] C. Dick, F. Harris, M. Pajic, and D. Vuletic, "Real-time qrd-based beamforming on an fpga platform," in 2006 Fortieth Asilomar Conference on Signals, Systems and Computers, 2006, pp. 1200–1204. DOI: 10.1109/ACSSC. 2006.354945.
- [10] Q. Gao, L. Crockett, and R. Stewart, "Coarse angle rotation mode cordic based single processing element qr-rls processor," in 2009 17th European Signal Processing Conference, 2009, pp. 1279–1283.

- [11] R. Irfan, H. ur Rasheed, and W. A. Toor, "Fpga-based low latency inverse qrd architecture for adaptive beamforming in phased array radars," *Radioengineering*, vol. 26, no. 3, 2017.
- [12] S. T. Alexander and A. L. Ghirnikar, "A method for recursive least squares filtering based upon an inverse qr decomposition," *IEEE Transactions on Signal Processing*, vol. 41, no. 1, 1993.
- [13] A. L. Ghirnikar, S. T. Alexander, and R. Plemmons, "A parallel implementation of the inverse qr adaptive filter," *Computer Elect. Engineering*, vol. 18, no. 3, 1991.
- [14] M. Harteneck, R. Stewart, J. McWhirter, and I. Proudler, "Algorithmic engineering applied to the qr-rls adaptive algorithm,"
- [15] S.-J. Chern and C.-Y. Chang, "Adaptive linearly constrained inverse qrd-rls beamforming algorithm for moving jammers suppression," *IEEE Transactions on Antennas and Propagation*, vol. 50, no. 8, 2002.
- [16] R. Andraka, "A survey of cordic algorithms for fpga based computers," *ACM*, 1998.
- [17] "Zynq ultrascale+ mpsoc product tables and product selection guide," Xilinx, Tech. Rep. 2.5.1, 2021. [Online]. Available: https://www.xilinx. com/support/documentation/selection-guides/zynq-ultrascaleplus-product-selection-guide.pdf.

Chapter 4

Machine Learning Applied to Adaptive Beamforming

Now that we have a baseline, optimized implementation for the closed-form solution of generating adaptive beamforming weights using IQRD-RLS, we can explore the potential of using advances in the field of Machine Learning to possibly generate these adaptive weights in a more efficient, or more performant, manner. We will first give a background on the current body of knowledge in Machine Learning, specifically in the subset class of *Deep Learning* where a *model* uses multiple *layers* to progressively extract, and infer, features from a given set of data inputs [1].

After a deep learning model for the adaptive beamforming case is developed, we will walk through the FPGA-based implementation of the model to show practical deployment of Machine Learning at the edge.

The developed approach takes the covariance matrix and steering vector as a two-dimensional input layer and generates the adaptive weights directly at the output of the *Convolutional Neural Network (CNN)*. To the writer's understanding, this approach, and application, is fairly unique. The current body of knowledge of Deep Learning applied to RF systems is relatively small compared to the large amount of works applied to optimizations for computer vision or classification applications. Furthermore, much of the example literature and code tools for CNNs are skewed towards classification taks, in which the output of the CNN is one or more *confidence* values that a certain input matches a pre-defined, discrete *label*. This can even be seen in RF signal classification research works, as in [2] and [3] where CNNs are trained to classify input signals as a certain modulation type. Instead, the adaptive beamforming case, in which we desire to have the CNN give us weight values directly, we instead look to have a system essentially perform *multi-output regression* [1]. As well, we do not have discrete labels for training, but rather a numerical optimization problem (maximizing SINR) for each training scenario, thus a custom training methodology also had to be developed.

One work by Lin and Zhu [4] took a similar approach to this work by training a *neural network (NN)* for mmWave MIMO systems, however the phase shift control was assumed to be part of a hybrid beamforming systemwhere discrete analog phase shifters perform the shift in discrete, quantized steps- as well assumed specific channel state information (CSI) was available for training and inference. The closest approach to our adaptive beamforming application is in [5] where the authors used a CNN for generating adaptive beamforming weights for an ultrasound imaging application; the input pre-processing and network layers differed from our implementation, but the authors' results of 96.4% processing efficiency provided the impetus to further explore the application of Adaptive Beamforming CNNs in resourceconstrained edge devices, specifically in FPGAs [5].

4.1 Deep Learning Background

Deep Learning, and largely the broader field of Machine Learning, is extremely dense and pulls from many mathematical and scientific disciplines. Moreover, the field is growing quite literally everyday due to the popularity of implementation in a variety of application areas, so the "state-of-the-art" in Machine Learning is constantly changing. As such, the reader is suggested to explore comprehensive texts, as in [1], to gain a deeper understanding of Machine Learning as a whole, as well as some of the background math behind these models. A comprehensive explanation here is beyond the scope of this specific research work.

4.1.1 CNN Architecture

A popular architecture for deep neural networks is that of the Convolutional Neural Network (CNN). The premise of the CNN is that it models the interaction of neurons within the human brain [1], where some set of input data, **x**, is *convolved* with a set of weights- also known as a *kernel*- to produce an output *feature map* [1].

The discrete convolution operation that forms the basis of CNNs can be

seen in Equation 4.1 [1].

$$s(t) = (x * w)(t) = \sum_{a = -\infty}^{\infty} x(a)w(t - a)$$
(4.1)

For a two-dimensional, $m \times n$ input **X**, a two-dimensional kernel **K** can also be used to perform 2D convolution, as in Equation 4.2 [1]:

$$S(i,j) = (X * K)(i,j) = \sum_{m} \sum_{n} X(i-m,j-n)K(m,n)$$
(4.2)

This convolution operation at the macro level starts with the individual neuron- also called *perceptrons* [6]- functionality. In a standard, onedimensional perceptron structure, a certain number of inputs are multiplied by a corresponding number of weights, and then summed together, in effect performing a dot-product of the two. After which, an *activation function* is performed on the output to mimic the activity filtering of real neurons, as well as aid in network training [1], [6]. This perceptron can be seen in Figure 4.1.



Figure 4.1: Perceptron Building Block in Neural Networks

The popular Rectified Linear Unit (ReLU) activation function was used

for this research work; ReLU as an activation function not only mimics the biological neuron, but has proved to enable better training of deep neural networks than previous logistic sigmoid or hyperbolic tangent activation functions of the past [1]. The ReLU is so called due to the fact that it returns 0 for negative input values, and directly returns the input value for positive values, similar to electrical rectification circuits [1], as shown in Equation 4.3.

$$ReLU(x) = x^{+} = \max(0, x)$$
 (4.3)

The interconnection of a number of inputs to a number of neurons, where each neuron is fed all inputs, is known as a *fully connected (FC) layer* in CNNs [1], [7]. The fully connected layer has the property that a change in one input value has a corresponding effect on all output values of the next layer, as shown in Figure 4.2. A sequential combination of multiple layers creates a *network*, and is the basis of the overall CNN.



Figure 4.2: Fully Connected Layer

In Figure 4.2, the nodes on the left side represent the inputs, and the nodes on the right side represent the perceptions, each with a unique set of weights and an activation function. If this is the first layer of a network, the inputs are the data directly fed into the CNN. Correspondingly if this is the last layer of the network, the output of the perceptrons are the final values computed by the CNN.

The fully connected layer depicted here is indicative of a one-dimensional layer, however layers may be made of any arbitrary dimension, for instance a 2D layer which performs 2D convolution on input data, as shown in Equation 4.2. In this case, most software tools used to develop neural networks, like TensorFlow [8], operate generally on *tensors*, which is broad term for a matrix of variable dimension [1]. There are other layer types as well, which can perform different operations other than convolution, however for brevity a further catalog of layer types is not covered in this work. Again, the reader is encouraged to view comprehensive Machine Learning texts like [1] for more information on different layers and their applicability to a certain neural network.

4.1.2 CNN Model Development in TensorFlow

Given the background on CNNs, we can now start to develop a CNN specifically designed and trained for computing adaptive beamforming weights using the open-source software tool TensorFlow [8]. The decision to use TensorFlow over other tools was simply due its wide popularity- which gives it a broad support base- and its constant development and updates.

Starting with the input layer of the CNN model, the decision was made to use the generated covariance matrix as a preprocessing step prior to the CNN, rather than some collection of unprocessed sampled data. Besides it being relatively easy to implement in FPGA logic and light on resources- as shown in the previous chapter-, if input preprocessing was not used, the input layer would be very large to sample a sufficient time-series window across all channels in order to extract meaningful features in the CNN. If the time-series approach was chosen, a different NN structure would be used, such as a *Long Short-Term Memory (LSTM)* network, which is a class of *Recurrent Neural* Networks (RNNs) that has internal feedback connections to support inference over time [1]. This is compared to *feedforward* networks, like CNNs, which have no memory and infer a result based only on the current input sample set, thus being time invariant. The approach to pre-process the input samples before input to the CNN is similar to the approach of [3] and [2] where they use a Short-time Fourier Transform to create an image retaining the time and frequency properties of a set of input sample data. In this case, we only care to keep the spatial properties of the input sample data.

Since we needed to provide the CNN a way to calculate adaptive weights while not nulling the intended SOI, the steering vector was included as part of the CNN's input dataset, similar to the previous adaptive beamforming algorithms. To accomplish this, the steering vector was appended to the input covariance matrix as an added row to the input layer. As well, since the covariance matrix is complex-valued, and most CNN tools assume real-valued data and operations, we define the input layer as 2D in an approach similar to CNNs designed for image data input; similar to how computer vision CNNs utilize an added dimension to represent the three color channels of an image (red, green and blue), we add a dimension to represent the two "channels" of our complex covariance matrix: one for the real, and one for the imaginary part. Thus, given a targeted implementation support *N* spatial channels, we create an input layer tensor of dimension $N + 1 \times N \times 2$.

As stated previously, since we are looking for the CNN to compute the adaptive beamforming weights directly, our output layer is designed to be of size 2*N*; the reason for this size is that in the developed CNN model, one of the *hidden layers* (a layer within a deep neural network) flattens the 2D fully connected layer to a 1D representation, and as such, the output is designed to give the real part of the adaptive beamforming weights in the lower half of the output vector, and the imaginary part in the upper half.

Through experimentation, a CNN structure was chosen with one 2D convolutional layer, a flattened hidden layer, and a final fully connected layer. The approach looked to balance performance and number of filter parameters (driven by dimensionality and number of hidden layers) since the goal was to implement a CNN directly in FPGA fabric. This structure is shown in Figure 4.3.



Figure 4.3: Adaptive Beamforming CNN Structure

After CNN model definition, we look to *train* the model, which is the process of deriving weights for each layer based on a desired output function [1], [7]. To accomplish this, we created a synthetic test data set in Python which generated a large amount of test scenarios to feed the model during training. Each test data scenario was generated to vary the number of interference sources- up to the N - 1 theoretical limit for nulling-, interference and SOI incidence angles, interference and SOI center frequencies, and the desired and SOI signal-to-noise ratios (SNRs). The large number of test scenarios, and the large number of varied parameters, attempt to avoid the issue of *overfitting* during model training, in which the model essentially memorizes test datasets instead of creating real associations to input features [1]; this

problem is further exacerbated by very deep, or high dimensional, neural networks with relatively small training datasets, or datasets that don't fully represent the full space of input features.

In the approach of *supervised learning*, we feed the network test input data, where each scenario has an associated *label*, and check the output of the network for how close it inferred towards the expected label. A label can be any set of values- as in multi-output regression where we look to match a set of input values with a set of expected output vales-, or something like an enumerated integer value- as in the case for classification tasks which look to decide an input to a discrete set of output labels. For tasks like regression and classification, the statistical error between the set of inferred (*Y*) and expected (\hat{Y}) output values can be computed using methods such as *Mean Squared Error* (*MSE*) [1], [7]:

MSE =
$$\frac{1}{n} \sum_{i=1}^{n} (Y_i - \hat{Y}_i)^2$$
 (4.4)

The specific calculation of error in Machine Learning terms is the *loss function*, and the job of the training tool is to derive neural network weights which minimizes loss [1], [7]. Finding the minimal loss is done through *stochastic gradient descent* and *backpropagation (a.k.a. "backprop")*, which essentially finds the analytic derivative of the loss function to find a local minima [1], [7].

In this work, we used MSE to calculate the loss during training between the inferred weights during a training batch, and the ideal set of weights derived from the standard MVDR calculation process. Ideally, we looked to actually create a custom loss function based on calculating 1/SINR, such that the tools could possibly derive a better solution, however TensorFlow does not currently support complex-valued loss functions, which were necessary for the SINR computation.

As such, TensorFlow was able to at least perform multi-output regression with the ideal, MVDR results for comparison and loss calcuations, but the relative performance suffered slightly, with the average SINR difference being almost 5 dB worse from the CNN implementation versus MVDR, as shown in Figure 4.4:



Figure 4.4: CNN vs MVDR SINR over Validation Test Dataset

Future developments of TensorFlow, or perhaps even a different tool set altogether which supports complex-valued core operations, should be pursued for future work to better develop a neural network for adaptive beamforming. For this initial research work however, where we will next implement this CNN in FPGA logic, this slight under-performance will suffice to prove the concept.

4.2 FPGA Implementation of CNN

Now that we have a working CNN trained to perform adaptive beamforming, we can look to port the layers, and structure, to FPGA logic. However, before porting the CNN, we should take some steps to optimize the model for embedded targets like FPGAs. An extension of the TensorFlow distribution called TensorFlow Lite contains utilities to perform these optimization steps while aiming to maintain model accuracy [9].

First, we can perform an operation known as *pruning* to remove (zero-out) nodes within a model that have little effect to the model's overall accuracy [9]. At a basic level, pruning can be thought of as a process that removes existing connections between layers where the weights are at, or nearly, zero; in this sense creating a sparsely connected layer where those connections simply don't exist can reduce model size and processing latency, while theoretically having little effect on overall model operation. However, this should be verified through testing and usually pruning is best done in the latter, less critical layers of a neural net [9].

Even more critical to efficient implementation in hardware accelerators is the process of *quantization* [9]. As the name implies, quantization is a process of converting model weights from a full-precision numeric representationwhich is often single precision, 32-bit floating point- to a smaller numeric representation such as 16-bit floating point (FP16) or integer data types. While floating point operations are supported in most major FPGA vendors by now, the coding and implementation is often vendor-specific- through vendor supplied Intellectual Property (IP) cores- or best done through High-Level

Synthesis (HLS) toolchains. As such, integer quantization is preferred for our vendor-neutral FPGA implementation goal, as well integer multiplication is cheaper in FPGA DSP fabric resources than the equivalent floating point operations. It further makes sense to use integer weights given our input covariance matrix is assumed to be in fixed point for this model. To support this, TensorFlow Lite supports a post-training integer quantization model where the same model we trained with floating point weights can be directly converted to quantized weights and the accuracy checked within TensorFlow before final deployment [9]. Furthermore, a relatively new (at the time of this writing) mode of quantization was used for this research called "16x8 quantization mode" [9]; in this mode weights are quantized to 8-bit integer values while activations are converted to larger 16-bit values. This gives us better model dynamic range than the traditional, full 8-bit quantization modes where all model parameters were quantized down to 8-bit integer sizes, while still drastically reducing model resource utilization [9]. Quantization of a set of floating-point values, b, to a signed, n bit integer data type can be found by multiplying each value by a scaling coefficient k, as shown in the Equation 4.5 below, and then rounding to the nearest integer:

$$k = \frac{2^{n-1}}{\max_{x \in b} |x|}$$
(4.5)

Given the set of quantized weights, we can start to build up the neural network; starting with the basic perceptron building block, we created a VHDL component that matches the dot-product operation shown in Figure 4.1. However, instead of taking the direct form of the perceptron and calculating all connection weight products and summing in parallel (which could use our previous dot-product component), we can attain great DSP resource savings by using a single multiplier in the perceptron, and then iterating through each connection and multiplying by the associated weight stored in local Read-only memory (ROM). Given our CNN with over 2000 unique weights for an N = 8 configuration, and an embedded device with only 360 multipliers- as in the XCZU3EG- this DSP resource savings is critical. The amount of memory space the weights take up is minimal (since we have 8-bit quantized weights) and, for overall latency, fully-connected layers with small to medium dimensions will not see much of a performance hit. Given a Python export of quantized filter weights (see Python code in Appendix), we create per-node weight files which we can point to with this component to load a node's associated weights per input connection.

```
1 -- Implements a perceptron with N-connections
2 -- For quantizations like 16b data w/8b weights, we can simply
     keep the 24b product and accumulate
     to something like a 32b/48b value (large adders are cheap
3 --
    nowadays) and then shift at very end
4 -- to keep relative precision
5 library ieee;
   use ieee.std_logic_1164.all;
6
   use ieee.numeric_std.all;
   use std.textio.all;
8
9 library work;
   use work.util_pkg.all;
10
11
12 entity perceptron is
   generic (
13
     G_DATA_WIDTH : integer := 16;
14
      G_WEIGHT_WIDTH : integer := 8;
15
     -- number of connections from previous layer (== # of weights)
16
      G_NUM_CONNECT : integer := 32;
17
      -- accumulator register word size
18
      G_ACCUM_WIDTH : integer := 24;
19
      G_WEIGHT_PATH : string := "../scripts/coef.txt"
20
```

```
21
    );
    port (
22
                      : in std_logic;
      clk
23
      reset
                      : in
                            std_logic;
24
25
                     : in std_logic;
      din_valid
26
      din
                      : in T_signed_2D(G_NUM_CONNECT - 1 downto 0)(
27
     G_DATA_WIDTH - 1 downto 0);
28
      dout_valid : out std_logic;
29
      dout
                      : out signed(G_DATA_WIDTH - 1 downto 0)
30
    );
31
32 end entity perceptron;
33
34 architecture rtl of perceptron is
35
    type T_percep_fsm is (S_IDLE,
36
                           S_ITER_MAC,
37
                           S_FINAL_ACC,
38
                           S_OUT_VALID);
39
    signal sig_percep_state : T_percep_fsm := S_IDLE;
40
41
    type T_rom_type is array (G_NUM_CONNECT - 1 downto 0) of
42
     std_logic_vector(G_WEIGHT_WIDTH - 1 downto 0);
43
    -- Reads an ASCII file with bit-vector patterns on each line
44
     where:
    ___
       + each line has a single binary value of length 'slv_length
45
     6
    -- + reads up to 'dim_length' lines of file
46
    -- e.x. a file with values '0', '1', and '7' is:
47
            00000000
    _ _
48
            00000001
49
            00000111
50
    _ _
    -- similar to Vivado RAM file init VHDL template
51
    function F_read_from_file( file_path : string ) return
52
     T_rom_type is
      file
               fd
                         : text is in file_path;
53
      variable V_line : line;
54
      variable V_bitvec : bit_vector(G_WEIGHT_WIDTH - 1 downto 0);
55
      variable V_return : T_rom_type;
56
57
    begin
      for i in T_rom_type'range loop
58
        readline( fd, V_line );
59
        read( V_line, V_bitvec );
60
        V_return(i) := to_stdlogicvector( V_bitvec );
61
```

```
end loop;
62
      return V_return;
63
    end F_read_from_file;
64
65
66
    -- infers as ROM by synthesis tools (LUTRAM vs BRAM left to
67
     tooling, could
    -- explicitly specificy here as an attribute) and initial values
68
      are weights
69
    -- from passed weight file path
    signal sig_weight_array : T_rom_type := F_read_from_file(
70
     G_WEIGHT_PATH );
71
    signal sig_idx : unsigned( F_clog2(G_NUM_CONNECT) - 1 downto 0
72
     );
    signal sig_prd
                    : signed(G_DATA_WIDTH + G_WEIGHT_WIDTH - 1
73
     downto 0);
    signal sig_acc : signed(G_ACCUM_WIDTH - 1 downto 0);
74
75
76 begin
77
78
    dout_valid <= '1' when sig_percep_state = S_OUT_VALID else '0';</pre>
    -- given large accumulator register, and we've been shift/
79
     scaling
    -- after each multiplication, we can simply take the LSBs for
80
     our
    -- final data output
81
    dout <= sig_acc(G_DATA_WIDTH - 1 downto 0);</pre>
82
83
    S_output_FSM: process(clk)
84
    begin
85
      if rising_edge(clk) then
86
        if reset = '1' then
87
          sig_idx <= (others => '0');
88
          sig_acc <= (others => '0');
89
90
          sig_percep_state <= S_IDLE;</pre>
91
        else
92
93
          case sig_percep_state is
            when S_IDLE =>
94
               if din_valid = '1' then
95
                 -- perform 1st lookup/mult here
96
                 sig_prd <= din(to_integer(sig_idx)) *</pre>
97
                             signed( sig_weight_array(to_integer(
98
     sig_idx)) );
                 sig_idx <= sig_idx + 1;</pre>
99
```

```
sig_percep_state <= S_ITER_MAC;</pre>
101
                end if;
103
104
              -- iterate through weights & connections and accumulate
105
      result
              when S_ITER_MAC =>
106
                -- accumulate scaled/RSH product from last cycle
107
108
                sig_acc <= sig_acc + resize( shift_right( sig_prd,</pre>
      G_WEIGHT_WIDTH ),
                                                  sig_acc'length );
109
                sig_prd <= din(to_integer(sig_idx)) *</pre>
                             signed( sig_weight_array(to_integer(sig_idx
111
      )));
                if sig_idx = G_NUM_CONNECT - 1 then
113
                  sig_percep_state <= S_FINAL_ACC;</pre>
114
                end if;
                sig_idx <= sig_idx + 1;</pre>
117
118
              when S_FINAL_ACC =>
119
                -- accumulate product from last cycle
                sig_acc <= sig_acc + resize( shift_right( sig_prd,</pre>
121
      G_WEIGHT_WIDTH ),
                                                  sig_acc'length );
122
                sig_percep_state <= S_OUT_VALID;</pre>
123
124
              when S_OUT_VALID =>
126
                -- clear index & accumulator registers for next use
127
                sig_idx <= (others => '0');
128
                sig_acc <= (others => '0');
129
                -- since feed-forward, no need to wait for 'ready'
130
                sig_percep_state <= S_IDLE;</pre>
131
              when others => sig_percep_state <= S_IDLE;</pre>
133
134
            end case;
         end if;
135
       end if;
136
137
     end process S_output_FSM;
138
139 end rtl;
```

100

Listing 4.1: Perceptron Component

After the perceptron was built and verified, we created the simple ReLU

activation function in VHDL, as shown below:

```
1 -- Pipelined ReLU activation: max(0, x)
2 library ieee;
    use ieee.std_logic_1164.all;
3
    use ieee.numeric_std.all;
4
5
  entity ReLU is
6
    generic (
7
     G_DATA_WIDTH : integer := 16
8
9
    );
   port (
10
      clk : in std_logic;
din_valid : in std_logic;
     clk
11
12
     din
                   : in signed(G_DATA_WIDTH - 1 downto 0);
13
     dout_valid : out std_logic;
14
      dout : out signed(G_DATA_WIDTH - 1 downto 0)
15
    );
16
17 end entity ReLU;
18
  architecture rtl of ReLU is
19
20
    signal sig_dout : signed(G_DATA_WIDTH - 1 downto 0);
21
    signal sig_dvalid : std_logic := '0';
22
23
24 begin
25
    dout_valid <= sig_dvalid;</pre>
26
    dout <= sig_dout;</pre>
27
28
    S_relu: process(clk)
29
    begin
30
     if rising_edge(clk) then
31
       if din > 0 then
32
           sig_dout <= din;</pre>
33
       else
34
           sig_dout <= (others => '0');
35
        end if;
36
        sig_dvalid <= din_valid;</pre>
37
      end if;
38
    end process S_relu;
39
40
41 end architecture rtl;
```



Now that we have parameterize-able perceptron components, we can create the fully-connected (dense) layer by pointing to a set of weight files and connecting the input and output array of signed values:

```
1 -- Implements a Fully-Connected (Dense) layer of perceptrons and
     activations
2 library ieee;
   use ieee.std_logic_1164.all;
3
   use ieee.numeric_std.all;
4
   use ieee.std_logic_misc.all;
5
   use std.textio.all;
6
7 library work;
   use work.util_pkg.all;
8
9
10 entity FC is
   generic (
11
     G_DATA_WIDTH
                   : integer := 16;
12
      G_WEIGHT_WIDTH : integer := 8;
13
      G_NUM_INPUTS : integer := 50;
14
      G_NUM_OUTPUTS : integer := 32;
15
      -- accumulator register word size
16
      G_ACCUM_WIDTH : integer := 24;
17
                    : integer := 0;
      G_LAYER_IDX
18
      -- base file system path to weight files for this FC layer,
19
     also uses
     -- layer index from above to match file pattern for node's
20
     weight file
                     : string := "/home/jgentile/src/jhu-masters-
      G_BASE_PATH
21
     thesis/src/hdl-lib/DSP/ML/neural/sim/FC_weights_layer_";
     -- choice of activation function post-perceptron: ["NONE", "
     RELU"]
      G_ACTIVATION
                     : string := "RELU"
23
   );
24
    port (
25
                     : in std_logic;
26
      clk
      reset
                     : in std_logic;
27
28
      -- only one valid required, since all nodes from previous
29
     layer need to be valid before moving here
      din_valid
                     : in std_logic;
30
      din
                     : in T_signed_2D(G_NUM_INPUTS - 1 downto 0)(
31
     G_DATA_WIDTH - 1 downto 0);
      -- no handshaking/ready signaling required either, since we
32
     only do simple feed-forward operation
      dout_valid
                 : out std_logic;
33
```

```
: out T_signed_2D(G_NUM_OUTPUTS - 1 downto 0)(
      dout
34
     G_DATA_WIDTH - 1 downto 0)
    );
35
36 end entity FC;
37
 architecture rtl of FC is
38
39
    signal sig_percep_out : T_signed_2D(G_NUM_OUTPUTS - 1 downto
40
     0)
                                           (G_DATA_WIDTH - 1 downto 0)
41
     ;
    signal sig_percep_valid : std_logic_vector(G_NUM_OUTPUTS - 1
42
     downto 0);
    signal sig_activ_out : T_signed_2D(G_NUM_OUTPUTS - 1 downto
43
     0)
                                           (G_DATA_WIDTH - 1 downto 0)
44
     ;
    signal sig_activ_valid : std_logic_vector(G_NUM_OUTPUTS - 1
45
     downto 0);
46
47 begin
48
    -- all nodes should have equal delay so arbitrarily use just one
49
      activation's
    -- valid output, but pruned layers or other things might change
50
     this
    -- better than 'and_reduce' right now too, as thats unnecessary
51
     logic
    dout_valid <= sig_activ_valid(0);</pre>
52
    dout
               <= sig_activ_out;
53
54
    UG_gen_nodes: for i in 0 to G_NUM_OUTPUTS - 1 generate
55
      U_percep_x: entity work.perceptron
56
        generic map (
57
          G_DATA_WIDTH
                        => G_DATA_WIDTH,
58
          G_WEIGHT_WIDTH => G_WEIGHT_WIDTH,
59
          -- number of connections from previous layer (== # of
60
     weights)
          G_NUM_CONNECT => G_NUM_INPUTS,
61
          -- accumulator register word size
62
          G_ACCUM_WIDTH => G_ACCUM_WIDTH,
63
          -- build path to each weight file here
64
          G_WEIGHT_PATH => G_BASE_PATH &
65
                             integer'image(G_LAYER_IDX) &
66
                             "_node_" &
67
                             integer'image(i) &
68
```
```
".txt"
69
         )
70
         port map (
71
           clk
                            => clk,
           reset
                           => reset,
           din_valid
                           => din_valid,
74
           din
                           => din,
75
           dout_valid
                          => sig_percep_valid(i),
76
           dout
                           => sig_percep_out(i)
77
78
         );
79
         UG_ReLU: if G_ACTIVATION = "RELU" generate
80
           U_ReLU_x: entity work.ReLU
81
             generic map (
82
               G_DATA_WIDTH => G_DATA_WIDTH
83
             )
84
             port map (
85
               clk
                             => clk,
86
               din_valid => sig_percep_valid(i),
din => sig_percep_out(i),
87
88
               dout_valid => sig_activ_valid(i),
89
               dout => sig_activ_out(i)
90
             );
91
        end generate UG_ReLU;
92
93
         UG_no_activation: if G_ACTIVATION = "NONE" generate
94
           sig_activ_valid(i) <= sig_percep_valid(i);</pre>
95
           sig_activ_out(i) <= sig_percep_out(i);</pre>
96
         end generate UG_no_activation;
97
    end generate UG_gen_nodes;
98
99
100 end rtl;
```

Listing 4.3: Fully-Connected Layer Component

Given our 2D convolutional input layer in our proposed CNN, we must also have a component which can perform the 2D convolution of a given set of filter weights across the 2D input signal. The component developed multiplies all kernel weights by a certain input data window in one cycle, and then uses a two-dimensional, adder tree to perform the accumulation to a final output value; the multiply-accumulate logic is pipelined such that as soon as one window's product is complete, we immediately slide to the next window coordinates and repeat. This gives us a great balance between DSP/resource utilization and low processing latency:

```
1 -- Implements 2D convolutional filter given a set of input kernel
     weights
2 -- of size K_HEIGHT x K_WIDTH and an input signal size of I_HEIGHT
      x I_WIDTH
3 -- resulting in a configurable output signal size of O_HEIGHT x
     O_WIDTH
4 -- assumes a single stride and spacing of 0 around input signal
5 library ieee;
   use ieee.std_logic_1164.all;
6
7
   use ieee.numeric_std.all;
   use ieee.std_logic_misc.all;
8
9 library work;
   use work.util_pkg.all;
10
11
12 entity conv2D is
   generic (
13
     G_DATA_WIDTH : integer := 16;
14
     G_WEIGHT_WIDTH : integer :=
                                   8;
15
     G_I_HEIGHT : integer :=
                                    9;
16
17
      G_I_WIDTH
                    : integer :=
                                    8;
     G_K_HEIGHT
                   : integer :=
                                    5;
18
      G_K_WIDTH
                    : integer := 4;
19
     G_O_HEIGHT
G_O_WIDTH
                    : integer := 5;
20
                    : integer := 5
21
   );
22
   port (
23
                    : in std_logic;
     clk
24
      reset
                    : in std_logic;
25
26
      conv_kern : in T_signed_3D(G_K_HEIGHT - 1 downto 0)
27
                                       (G_K_WIDTH - 1 downto 0)
28
                                       (G_WEIGHT_WIDTH - 1 downto 0);
29
30
      din_valid
                    : in std_logic;
31
      din
                     : in T_signed_3D(G_I_HEIGHT - 1 downto 0)
32
                                       (G_I_WIDTH - 1 downto 0)
33
                                       (G_DATA_WIDTH - 1 downto 0);
34
35
      dout_valid
                     : out std_logic;
36
      dout
                     : out T_signed_3D(G_0_HEIGHT - 1 downto 0)
37
                                       (G_O_WIDTH - 1 downto 0)
38
```

```
(G_DATA_WIDTH - 1 downto 0)
39
   );
40
41 end entity conv2D;
42
43 architecture rtl of conv2D is
44
    type T_conv2D_fsm is (S_IDLE,
45
                           S_CALC_KERN,
46
                           S_WAIT_FINAL_ACC,
47
48
                           S_OUT_VALID);
    signal sig_conv2D_state : T_conv2D_fsm := S_IDLE;
49
50
    signal sig_row_offst : integer range 0 to G_0_HEIGHT;
51
    signal sig_col_offst : integer range 0 to G_0_WIDTH;
52
53
    signal sig_final_row_offst : integer range 0 to G_0_HEIGHT;
54
    signal sig_final_col_offst : integer range 0 to G_0_WIDTH;
55
56
   constant K_POST_MULT_SZ : integer := G_DATA_WIDTH +
57
     G_WEIGHT_WIDTH;
   constant K_POST_ROW_ADD_SZ : integer := K_POST_MULT_SZ + F_clog2
58
     (G_K_WIDTH);
    constant K_POST_COL_ADD_SZ : integer := K_POST_ROW_ADD_SZ +
59
     F_clog2(G_K_HEIGHT);
60
    signal sig_conv_kern_prd_valid : std_logic;
61
    signal sig_conv_kern_prd : T_signed_3D(G_K_HEIGHT - 1 downto 0)
62
                                            (G_K_WIDTH - 1 downto 0)
63
                                            (K_POST_MULT_SZ - 1 downto
64
      0):
    signal sig_conv_kern_prd_slv : T_slv_3D(G_K_HEIGHT - 1 downto 0)
65
                                             (G_K_WIDTH - 1 downto 0)
66
                                             (K_POST_MULT_SZ - 1
67
     downto 0);
68
    signal sig_kern_prd_row_acc_slv : T_slv_2D(G_K_HEIGHT - 1
69
     downto 0)
                                                    (K_POST_ROW_ADD_SZ
70
      - 1 downto 0);
    signal sig_kern_prd_row_acc_vld_vec : std_logic_vector(
71
     G_K_HEIGHT - 1 downto 0);
72
    signal sig_kern_prd_row_acc_vld : std_logic;
73
   signal sig_kern_prd_final_acc
                                   : std_logic_vector(
74
     K_POST_COL_ADD_SZ - 1 downto 0);
   signal sig_kern_prd_final_acc_vld : std_logic;
75
```

```
signal sig_dout
                           : T_signed_3D(G_0_HEIGHT - 1 downto 0)
77
                                          (G_O_WIDTH - 1 downto 0)
78
                                          (G_DATA_WIDTH - 1 downto 0);
79
80
  begin
81
82
    dout_valid <= '1' when sig_conv2D_state = S_OUT_VALID else '0';</pre>
83
    dout
                <= sig_dout;
84
85
    -- create 2D adder tree which adds in parallel across rows, then
86
       adds
    -- the column-sum vector to a single output. design is pipelined
87
       S0
    -- that we can start throwing 2D products to it, and a seperate
88
      valid
    -- counter indexes into the final registered 2D signal
89
    UG_parallel_adder_tree_rows: for i in 0 to G_K_HEIGHT - 1
90
      generate
       -- convert to T_slv_3D type for adder tree component use
91
      UG_map_slv: for j in 0 to G_K_WIDTH - 1 generate
92
         sig_conv_kern_prd_slv(i)(j) <= std_logic_vector(</pre>
93
      sig_conv_kern_prd(i)(j) );
      end generate UG_map_slv;
94
95
       U_row_adder: entity work.adder_tree
96
         generic map (
97
           G_DATA_WIDTH => K_POST_MULT_SZ,
98
           G_NUM_INPUTS => G_K_WIDTH
99
         )
100
101
         port map (
           clk
                         => clk,
                         => reset,
           reset
           din_valid
                         => sig_conv_kern_prd_valid,
104
           din
                         => sig_conv_kern_prd_slv(i),
105
                         => sig_kern_prd_row_acc_vld_vec(i),
           dout_valid
106
           dout
                         => sig_kern_prd_row_acc_slv(i)
107
108
         );
    end generate UG_parallel_adder_tree_rows;
109
    -- just need to use one of the valids since all should complete
111
      at the same time
    --sig_kern_prd_row_acc_vld <= and_reduce(</pre>
112
      sig_kern_prd_row_acc_vld_vec );
    sig_kern_prd_row_acc_vld <= sig_kern_prd_row_acc_vld_vec(0);</pre>
113
114
```

76

```
U_col_adder: entity work.adder_tree -- final add across rows
115
       generic map (
116
         G_DATA_WIDTH => K_POST_ROW_ADD_SZ ,
117
         G_NUM_INPUTS => G_K_HEIGHT
118
       )
119
       port map (
120
         clk
                        => clk,
         reset
                        => reset,
122
         din_valid
                        => sig_kern_prd_row_acc_vld,
123
124
         din
                        => sig_kern_prd_row_acc_slv,
         dout_valid
                        => sig_kern_prd_final_acc_vld,
125
         dout
                        => sig_kern_prd_final_acc
126
127
       );
128
129
130
     S_build_output_matrix: process(clk)
131
     begin
132
       if rising_edge(clk) then
133
         if (reset = '1') or (sig_conv2D_state = S_OUT_VALID) then
134
            sig_final_row_offst <= 0;</pre>
135
            sig_final_col_offst <= 0;</pre>
136
         else
137
            if sig_kern_prd_final_acc_vld = '1' then
138
              sig_dout(sig_final_row_offst)(sig_final_col_offst) <=</pre>
139
                signed( sig_kern_prd_final_acc(G_DATA_WIDTH - 1 downto
140
       0));
141
              if sig_final_col_offst = G_0_WIDTH - 1 then
142
                sig_final_row_offst <= sig_final_row_offst + 1;</pre>
143
                sig_final_col_offst <= 0;</pre>
144
              else
145
                sig_final_col_offst <= sig_final_col_offst + 1;</pre>
146
              end if;
147
            end if;
148
         end if;
149
       end if;
150
     end process S_build_output_matrix;
151
152
153
154
155
     S_main_FSM: process(clk)
     begin
156
       if rising_edge(clk) then
157
         if reset = '1' then
158
            sig_row_offst
                             <= 0;
159
```

```
sig_col_offst <= 0;</pre>
160
            sig_conv2D_state <= S_IDLE;</pre>
161
162
            sig_conv_kern_prd_valid <= '0';</pre>
163
         else
164
            case sig_conv2D_state is
165
              when S_IDLE =>
166
                 sig_conv_kern_prd_valid <= '0';</pre>
167
168
                 sig_row_offst <= 0;</pre>
169
                 sig_col_offst <= 0;</pre>
170
                 if din_valid = '1' then
171
                   sig_conv2D_state <= S_CALC_KERN;</pre>
172
                 end if;
173
174
              when S_CALC_KERN =>
175
                 sig_conv_kern_prd_valid <= '1';</pre>
                 -- parallel products of 2D kernel and current offset
177
      into 2D input
                 for i in 0 to G_K_HEIGHT - 1 loop
178
                   for j in 0 to G_K_WIDTH - 1 loop
179
                      sig_conv_kern_prd(i)(j) <= conv_kern(i)(j) *</pre>
180
                                                     din(i + sig_row_offst)(
181
      j + sig_col_offst);
                   end loop;
182
                 end loop;
183
184
                 if sig_col_offst = G_0_WIDTH - 1 then
185
                   if sig_row_offst = G_0_HEIGHT - 1 then
186
                      -- should be at end of output size, wrap things up
187
        change state
                      sig_conv2D_state <= S_WAIT_FINAL_ACC;</pre>
188
                   end if;
189
                   sig_row_offst <= sig_row_offst + 1;</pre>
190
                   sig_col_offst <= 0;</pre>
191
                 else
192
                   sig_col_offst <= sig_col_offst + 1;</pre>
193
                 end if;
194
195
196
              when S_WAIT_FINAL_ACC =>
197
198
                 sig_conv_kern_prd_valid <= '0';</pre>
                 -- #TODO: wait till parallel adder valid goes low?
199
      since we should have stuffed that pipeline
                 if sig_kern_prd_final_acc_vld = '0' then
200
                   sig_conv2D_state <= S_OUT_VALID;</pre>
201
```

```
end if;
202
203
               when S_OUT_VALID =>
204
                  sig_conv2D_state <= S_IDLE;</pre>
205
206
               when others => sig_conv2D_state <= S_IDLE;</pre>
207
            end case;
208
          end if;
209
       end if;
210
211
     end process S_main_FSM;
212
213 end rtl;
```

Listing 4.4: 2D Convolution Component

Now that we have all of our CNN building blocks, we can easily tie together a sequential CNN- similar to the Keras sequential layering process in TensorFlow- with our VHDL components to create our overall Adaptive Beamforming CNN. Since our input is really a 2D "image"- with real and complex channels instead of RGB color channels- we split the 2D convolution across both channels, and then use a generative VHDL statement to flatten the 2D convolved output to feed the two dense, fully-connected layers. This overall CNN structure can be seen below:

```
Example CNN from thesis research of ABF CNN with N=8:
  ---
         Input Size: 9x8x2
  - -
  _ _
         Output Size: 8x2
3
 library ieee;
4
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
6
   use ieee.std_logic_misc.all;
7
8 library work;
   use work.util_pkg.all;
9
10
11 entity ABF_CNN_N9x8x2 is
   generic (
12
     G_DATA_WIDTH : integer := 16
13
    );
14
15
   port (
     clk
                      : in std_logic;
16
17
      reset
                     : in std_logic;
```

```
-- input from covariance matrix calculation
19
      din_valid
                      : in std_logic;
20
      din_real
                      : in T_signed_3D(8 downto 0)
21
                                        (7 downto 0)
22
                                        (G_DATA_WIDTH - 1 downto 0);
23
                      : in T_signed_3D(8 downto 0)
      din_imag
24
                                        (7 downto 0)
                                        (G_DATA_WIDTH - 1 downto 0);
26
27
      -- output adaptive weights from CNN
28
      dout_valid : out std_logic;
29
      dout_real
                     : out T_signed_2D(7 downto 0)
30
                                        (G_DATA_WIDTH - 1 downto 0);
31
      dout_imag
                     : out T_signed_2D(7 downto 0)
32
                                        (G_DATA_WIDTH - 1 downto 0)
34
    );
 end entity ABF_CNN_N9x8x2;
35
36
 architecture rtl of ABF_CNN_N9x8x2 is
37
38
    constant K_WEIGHT_WIDTH : integer := 8; -- signed, 8b quantized
39
     weights throughout
40
    signal sig_conv_kern_real : T_signed_3D(4 downto 0)
41
                                              (3 downto 0)
42
                                              (K_WEIGHT_WIDTH - 1
43
     downto 0);
    constant K_conv_kern_int_real : T_int_3D(4 downto 0)
44
                                                (3 downto 0) :=
45
                                       (
46
                                                 66, 16, -15),
                                         (-26,
47
                                                 -5, -24, -36),
                                         (-62,
48
                                                 29, -44, -38),
                                         (-39,
49
                                                 53, 12,
                                         (-84,
                                                           9),
50
                                                 80, -65, -44)
                                         (99,
51
                                       );
52
    signal sig_conv_kern_imag : T_signed_3D(4 downto 0)
53
54
                                              (3 downto 0)
                                              (K_WEIGHT_WIDTH - 1
55
     downto 0);
56
    constant K_conv_kern_int_imag : T_int_3D(4 downto 0)
                                                (3 downto 0) :=
57
                                       (
58
                                         (-10, -21, -13, -63),
59
                                         ( -4, -54, -30, 57),
60
```

18

```
(24, 10, 10, -32),
61
                                          (-104, 23,
                                                       17, -26),
62
                                          ( -97, -127,
                                                      96, 125)
63
                                       );
64
65
    signal sig_conv2D_out_real : T_signed_3D(4 downto 0)
66
                                               (4 downto 0)
67
                                               (G_DATA_WIDTH - 1 downto
68
      0);
    signal sig_conv2D_out_real_valid : std_logic;
69
    signal sig_conv2D_out_imag : T_signed_3D(4 downto 0)
70
                                               (4 downto 0)
                                               (G_DATA_WIDTH - 1 downto
72
      0);
    signal sig_conv2D_out_imag_valid : std_logic;
73
74
    signal sig_FC0_din
                                : T_signed_2D(49 downto 0)(
75
     G_DATA_WIDTH - 1 downto 0);
    signal sig_FC0_dout_valid : std_logic;
76
    signal sig_FC0_dout
                               : T_signed_2D(31 downto 0)(
77
     G_DATA_WIDTH - 1 downto 0);
    signal sig_FC1_dout_valid : std_logic;
78
    signal sig_FC1_dout
                            : T_signed_2D(15 downto 0)(
79
     G_DATA_WIDTH - 1 downto 0);
80
 begin
81
82
    -- map integer values to signed input
83
    UG_row_conv2D: for i in 0 to 4 generate
84
      UG_col_conv2D: for j in 0 to 3 generate
85
        sig_conv_kern_real(i)(j) <= to_signed( K_conv_kern_int_real(</pre>
86
     i)(j), K_WEIGHT_WIDTH );
        sig_conv_kern_imag(i)(j) <= to_signed( K_conv_kern_int_imag(</pre>
87
     i)(j), K_WEIGHT_WIDTH );
      end generate UG_col_conv2D;
88
    end generate UG_row_conv2D;
89
90
    U_real_conv2D: entity work.conv2D
91
92
      generic map (
        G_DATA_WIDTH
                        => G_DATA_WIDTH,
93
        G_WEIGHT_WIDTH => K_WEIGHT_WIDTH,
94
95
        G_I_HEIGHT
                        => 9,
                        => 8,
        G_I_WIDTH
96
        G_K_HEIGHT
                        => 5,
97
        G_K_WIDTH
                        => 4,
98
        G_O_HEIGHT
                        => 5,
99
```

```
G_O_WIDTH
                          => 5
100
       )
101
       port map (
         clk
                          => clk,
103
         reset
                          => reset,
104
                          => sig_conv_kern_real,
         conv_kern
105
                          => din_valid,
         din_valid
106
         din
                          => din_real,
107
                          => sig_conv2D_out_real_valid,
         dout_valid
108
                          => sig_conv2D_out_real
109
         dout
       );
111
    U_imag_conv2D: entity work.conv2D
       generic map (
113
         G_DATA_WIDTH
                          => G_DATA_WIDTH,
114
         G_WEIGHT_WIDTH => K_WEIGHT_WIDTH,
                          => 9,
         G_I_HEIGHT
116
         G_I_WIDTH
                          => 8,
117
                          => 5,
         G_K_HEIGHT
118
         G_K_WIDTH
                          => 4,
119
                          => 5,
         G_O_HEIGHT
120
         G_O_WIDTH
                          => 5
122
       )
       port map (
123
                          => clk,
         clk
124
         reset
                          => reset,
125
         conv_kern
                          => sig_conv_kern_imag,
126
         din_valid
                          => din_valid,
127
         din
                          => din_imag,
128
         dout_valid
                          => sig_conv2D_out_imag_valid,
129
         dout
                          => sig_conv2D_out_imag
130
       );
131
    -- flatten 2Dx2 outputs to wide 2D signal for input to first
133
      dense hidden layer
          goes from 5x5x2 -> 50x1
134
     ---
    UG_row_flatten: for i in 0 to 4 generate
       UG_col_flatten: for j in 0 to 4 generate
136
         sig_FC0_din( (i*10) + (j*2) )
137
                                               <= sig_conv2D_out_real(i)(
      j);
         sig_FC0_din( (i*10) + (j*2) + 1 ) <= sig_conv2D_out_imag(i)(</pre>
138
      j);
      end generate UG_col_flatten;
139
    end generate UG_row_flatten;
140
141
    U_hidden_layer_4N: entity work.FC
142
```

```
generic map (
143
         G_DATA_WIDTH
                          => G_DATA_WIDTH,
144
         G_WEIGHT_WIDTH => K_WEIGHT_WIDTH,
145
         G_NUM_INPUTS
                          => 50,
146
         G_NUM_OUTPUTS
                          => 32,
147
                          => 24,
         G_ACCUM_WIDTH
148
                          => 0,
         G_LAYER_IDX
149
                          => "/home/jgentile/src/jhu-masters-thesis/src
         G_BASE_PATH
150
      /hdl-lib/DSP/ML/neural/sim/FC_weights_layer_",
                          => "RELU"
151
         G_ACTIVATION
       )
152
       port map (
153
         clk
                          => clk,
154
         reset
                          => reset,
155
                          => sig_conv2D_out_real_valid, -- could've
         din_valid
156
      used *imag too, doesn't matter
         din
                          => sig_FC0_din,
157
         dout_valid
                          => sig_FC0_dout_valid,
158
                          => sig_FC0_dout
159
         dout
       );
160
161
162
     U_output_layer_2N: entity work.FC
       generic map (
163
         G_DATA_WIDTH
                          => G_DATA_WIDTH,
164
         G_WEIGHT_WIDTH => K_WEIGHT_WIDTH,
165
         G_NUM_INPUTS
                          => 32,
166
                          => 16,
         G_NUM_OUTPUTS
167
         G_ACCUM_WIDTH
                          => 24,
168
         G_LAYER_IDX
                          => 1,
169
                          => "/home/jgentile/src/jhu-masters-thesis/src
         G_BASE_PATH
      /hdl-lib/DSP/ML/neural/sim/FC_weights_layer_",
                          => "NONE" -- no activation for final layer
         G_ACTIVATION
171
      that gives weights
172
       )
       port map (
         clk
                          => clk,
174
                          => reset,
         reset
         din_valid
                          => sig_FC0_dout_valid,
176
         din
                          => sig_FC0_dout,
177
         dout_valid
                          => sig_FC1_dout_valid,
178
         dout
                          => sig_FC1_dout
179
180
       );
181
182
     dout_valid <= sig_FC1_dout_valid;</pre>
183
     dout_real <= sig_FC1_dout( 7 downto 0);</pre>
184
```

```
185 dout_imag <= sig_FC1_dout(15 downto 8);
186
187 end rtl;</pre>
```

Listing 4.5: Adaptive Beamforming CNN

The result is a dramatic decrease in both processing latency and resource utilization for an 8-channel adaptive beamforming implementation, as shown in Table 4.1 using an equivalent 100 MHz clock domain as used in IQRD testing:

Ν	Latency (µs)	FF	LUT	DSP48	BRAM
8	1.20	3347 (2.4%)	16422 (23.1%)	87 (24.2%)	0 (0.0%)

Table 4.1: FPGA CNN Performance: Latency and Resource Utilization for XCZU3EG FPGA, N = 8

Note that, while the CNN architecture was made to be somewhat general, the process from model development to training to FPGA implementation is somewhat tailored for a certain channel count, thus only an attempt for an N = 8 case was made and completed. For a specific system where channel count is uncertain, or changing, this could be a reason to use a closed-form QRD-RLS solution that more easily scales for differing channel counts. However if performance and resource constraints are key, the CNN solution looks very attractive.

We can attain even further logic/DSP savings by "folding" or reusing the same multipliers for multiple layers, though similar to folded QRD-RLS architectures, the latency hit may increase beyond system requirements. Similarly at some point, the number of resources required for the FPGA CNN implementation may exceed available space for a given target device, especially for large, complex neural nets with hundreds of thousands (or more) weight parameters. In this case, a certain system may look at other hardware accelerator architectures like Google's Tensor Processing Unit (TPU) which uses high-bandwidth memory and a large, 256×256 wide systolic array to perform 65,536 multiply-accumulate (MAC) operations per cycle, which gives parallel matrix multiplications as shown below [10]:



Figure 4.5: Google Tensor Processing Unit- Matrix Multiplier

Source: Adapted from [10]

A detailed comparison of different deep learning accelerator hardware architectures can be found in [11].

4.3 Future Work

The results provided here are likely by no means complete, and more areas of advanced research could likely be applied to squeeze more performance out of this CNN implementation. For instance, in the generated training data, we could provide more complex input signaling, such as different modulation types, instead of simple narrowband input signals.

Specifically to the need of providing a steering vector as part of the input layer, the training scenarios could also include situations where there are slight errors in the actual/ideal steering direction (e.g. the intended SOI is actually a couple degrees off spatially than thought when creating the steering vector) and the model must compensate for those errors to still produce the best SINR; this would be a significant contribution to the field of adaptive beamforming where steering vector errors could lead to the SOI being treated as an interference source, and effectively nulled out, as shown in [12].

One other future area of future optimization may also be in the approach of using *Generative Adversarial Networks (GANs)*, developed in [13], to train the CNN as opposed to simulated data from Python/MATLAB code. This approach was used by [14] with success to train a Massive MIMO's antenna parameters for differing users. Furthermore, using real world sample data would be advantageous in both training and validation of inference of the adaptive beamforming CNN for further confidence in real-world deployments.

It would also be valuable to research the field of *Complex-Valued Neural Networks* (*CVNNs*) in future works, as shown by Hirose in [15], since RF data is, by nature, complex-valued. However, at the time of this writing, the current set of popular open-source toolsets, like TensorFlow, do not natively support CVNNs yet, and the performance characteristics of using complex-valued layers and activation functions would need to be weighed against traditional, real-valued methods as used in this research process.

References

- [1] I. Goodfellow, Y. Bengio, and A. Courville, *Deep Learning*. MIT Press, 2016.
- [2] T. J. O'Shea, J. Corgan, and T. C. Clancy, *Convolutional radio modulation recognition networks*, 2016. arXiv: 1602.04105 [cs.LG].
- [3] Y. Shi, K. Davaslioglu, Y. E. Sagduyu, W. C. Headley, M. Fowler, and G. Green, *Deep learning for rf signal classification in unknown and dynamic spectrum environments*, 2019. arXiv: 1909.11800 [cs.NI].
- [4] T. Lin and Y. Zhu, "Beamforming design for large-scale antenna arrays using deep learning," *IEEE Wireless Communications Letters*, vol. 9, no. 1, pp. 103–107, 2020. DOI: 10.1109/LWC.2019.2943466.
- [5] B. Luijten, R. Cohen, F. J. de Bruijn, H. A. Schmeitz, M. Mischi, Y. C. Eldar, and R. J. van Sloun, "Deep learning for fast adaptive beamforming," *ICASSP*, 2019.
- [6] "Deep learning with int8 optimization on xilinx devices," Xilinx, Tech. Rep. 1.0.1, 2017. [Online]. Available: https://www.xilinx.com/support/ documentation/white_papers/wp486-deep-learning-int8.pdf.
- [7] D. A. Teman, Lecture series on hardware for deep learning part 1: Introduction to deep learning, https://www.eng.biu.ac.il/temanad/files/2020/ 09/Part-5-The-DL-Landscape.pdf, 2020.
- [8] *Tensorflow*, https://www.tensorflow.org/learn.
- [9] Tensorflow lite- model optimization guide, https://www.tensorflow.org/ model_optimization/guide.
- [10] An in-depth look at googles first tensor processing unit (tpu), https://cloud. google.com/blog/products/ai-machine-learning/an-in-depthlook-at-googles-first-tensor-processing-unit-tpu.

- [11] D. A. Teman, Lecture series on hardware for deep learning part 5: The deep learning acceleration landscape, https://www.eng.biu.ac.il/temanad/ files/2020/09/Part-5-The-DL-Landscape.pdf, 2020.
- [12] D. Li, Q. Yin, P. Mu, and W. Guo, "Robust mvdr beamforming using the doa matrix decomposition," *IEEE-ISAS*, 2011.
- [13] I. J. Goodfellow, J. Pouget-Abadie, M. Mirza, B. Xu, D. Warde-Farley, S. Ozair, A. Courville, and Y. Bengio, *Generative adversarial networks*, 2014. arXiv: 1406.2661 [stat.ML].
- [14] T. Maksymyuk, J. Gazda, O. Yaremko, and D. Nevinskiy, "Deep learning based massive mimo beamforming for 5g mobile network," *IEEE International Symposium on Wireless Systems within the International Conferences on Intelligent Data Acquisition and Advanced Computing Systems*, 2018.
- [15] A. Hirose, *Complex-Valued Neural Networks*, 2nd ed. Springer, 2012.

Chapter 5 Conclusion

In this research work, we've covered the background knowledge of RF array processing in the context of current, and next generation, MIMO systems. We then explored the current state-of-the-art in Adaptive Beamforming processes for embedded FPGA devices. After creating a baseline implementation for performance and resource comparisons, we explored a novel Deep Learning model to solve Adaptive Beamforming weights in a more efficient process then the current closed-form, statistical solution.

The exciting result was both a proof-of-concept of applying advances in Machine Learning to complicated RF Signal processing tasks, as well as the development of a deployable, vendor-neutral FPGA VHDL design code base that showed drastic performance improvements, as well as reductions in resource utilization for the same FPGA target and channel count, as seen in Table 5.1.

	Latency (µs)	FF	LUT	DSP48
IQRD-RLS	12.50	231199 (164%)	252446 (<mark>356%</mark>)	272 (75.6%)
CNN	1.20	3347 (2.4%)	16422 (23.1%)	87 (24.2%)
Reduction	10.4x	69.1x	15.4x	3.13x

Table 5.1: IQRD vs CNN FPGA Performance: Latency and Resource Utilization for XCZU3EG FPGA, N = 8

With this great decrease in FPGA resources for the N = 8 channel-count case, we can now comfortably fit in our resource-constrained FPGA device. This decrease in resources also means we can use even lower power FPGA devices, and use lower power for the logic device overall, which allows even more deeply embedded deployment environments. A reduction in FPGA fabric resources can also mean we can now fit other logic in the same programmable-logic space for other important acceleration blocks, such as modulation/demodulation cores for communication systems.

The large decrease in latency of processing time means we can more readily support a "real-time" adaptive beamforming system in an edge FPGA, where we need only buffer- or delay- $1\mu s$ worth of incoming RF data, rather than more than $10 \times$ as much data in the IQRD implementation case.

The advantages of Deep Learning applied to array signal processing is also of use beyond RF communication arrays, such as active noise cancellation (ANC) audio applications, which may be extremely SWaP constrained for headphone-style devices. Due to these research findings, it's of the writer's belief that Deep Learning applied to Digital Signal Processing applications will not only grow over time, but may be necessary to meet some future systems' requirements that are currently not met with traditional methods.

Appendix A

Software Code

A.1 MATLAB Code

```
1 %% X = 2D input sample array(samples x element), sv = steering
     vector,
_2 % Y = output beam, w = MVDR weights
3 function [Y, w] = MVDR_beamform(X, sv)
      % form covariance matrix of input samples
4
      Ecx = X.'*conj(X);
5
6
      % compute weight vector using steering vector
7
      % NOTE: the MATLAB '\' operator is a 2-3x more efficient inv()
8
      operation
9
     %
              for solving systems of linear equations than inv(Ecx)*
     sv
     wp = Ecx \ sv;
10
11
     % normalize response
12
      w = wp/(sv'*wp);
13
14
      % form output beam
15
      Y = X * conj(w);
16
17 end
```

Listing A.1: MVDR Process

```
1 function x=backSubstitution(U,b,n)
2 % Solving an upper triangular system by back-substitution
3 % Input matrix U is an n by n upper triangular matrix
4 % Input vector b is n by 1
5 % Input scalar n specifies the dimensions of the arrays
```

```
6 % Output vector x is the solution to the linear system
_{7} % U x = b
8 % K. Ming Leung, 01/26/03, from http://cis.poly.edu/~mleung/CS3734
     /s03/ch02/backSubstitutionU.htm
9
10 x = zeros(n, 1);
11 for j=n:-1:1
      if (U(j,j) == 0)
12
          error('Matrix is singular!')
13
14
      end
      x(j)=b(j)/U(j,j);
15
      b(1:j-1)=b(1:j-1)-U(1:j-1,j)*x(j);
16
17 end
```

Listing A.2: Back-Substitution

```
1 clear; close('all');
2 %% Deterministic Digital Beamformer
3 % givens/user defined values
                  % number of elements in ULA (more elements =
4 N
         = 16;
     tighter mainlobe & more gain (SNR gain = M))
        = 300e6; % carrier frequency (Hz)
5 fc
         = 1e9;
                    % sampling frequency (Hz)
6 fs
                     % wave Angle of Arrival (AoA) in degrees
7 theta
         = 5;
8 SNR
         = 1;
                    % element SNR (linear)
9 \text{ noiseP} = 1;
                     % noise power (linear)
                    % d/wavelength element spacing (0.5 = half-
10 spacing = 0.5;
     wavelength)
11
12 % calculated constants & vectors
             = physconst('LightSpeed');
13 C
14 wavelength = fc/c;
15 antPos
            = (0:1:N-1)*wavelength*spacing; % antenna element
     positions
16 % create spatial response vector at each ULA element
17 d = exp(1i*2*pi/wavelength*antPos'*sind(theta)); % phase shift
     over ULA
18 s = sqrt(SNR*noiseP)*d;
19
20
_{21} %% compute hypothesis of steering vectors from -1 <>+1 (sine space)
      for quiescent response
22 % sine space is same as sin(-90:90deg)
23 numHyp = 400; % number of hypothesis to compute
24 u = linspace(-1,1,numHyp);
25 v = exp(li*2*pi/wavelength*antPos'*u);
```

```
26 % create matched filter (beam weights) for quiescent case (no
     interference)
27 \text{ wq} = \text{v};
28 % unit normalize filter weights
_{29} mag = sum(wq .* conj(wq));
30 \text{ wq} = \text{wq./mag};
31 % compute array response to incoming signal across ULA
32 yq = wq'*s;
33
34 % plot quiescent response in sine space
35 figure
36 plot(u*spacing, 20*log10(abs(yq)));
37 xlabel('Normalized angle, $\frac{d}{\lambda}\sin(\theta)$','
     Interpreter','latex')
38 ylabel('Normalized Amplitude (dB)')
39 grid on; ylim([-60 0]);
40 title('Quiescent ULA Response $\frac{d}{\lambda}=0.5$','
     Interpreter','latex')
41
42
43 %% additive noise response to quiescent beamformer
_{44} Nperiod = 1000;
45 xn = sqrt(noiseP/2)*(randn(N,Nperiod) + 1i*randn(N,Nperiod));
46 x = repmat(s,1,Nperiod) + xn;
47 % apply quiescent beamformer
_{48} yn = wq'*x;
49
50 figure
51 plot(u*spacing, 20*log10(abs(yn(:,1))), u*spacing, 20*log10(mean(
     abs(yn.^2),2));
52 xlabel('Normalized angle, $\frac{d}{\lambda}\sin(\theta)$','
     Interpreter','latex')
53 ylabel('Normalized Amplitude (dB)')
54 grid on; ylim([-60 10]);
55 title('Quiescent ULA Response with Noise $\frac{d}{\lambda}=0.5$',
     'Interpreter', 'latex')
56 legend('Single Period','Average over Periods','Location','
     southwest')
57
59 %% Create example received signal w/additive noise & interference
60 thetaInf
               = 30; % interference wave Angle of Arrival (AoA)
      in degrees
                = 0.9*fc; % interference wave frequency
61 fInf
62 lambdaInf
               = fInf/c;
63
```

```
64 dInf = exp(1i*2*pi/lambdaInf*antPos'*sind(thetaInf)); % phase
      shift over ULA
65
      = N*128; % M received samples, where M âL'ě N channels to form
66 M
      MxN sample matrix
67 t
     = (1:1:M)/fs;
68 rxd = sqrt(SNR*noiseP)*exp(1i*2*pi*fc*t) .* ... % fundamental cw
     pulse
        d :
                                                     % phase over array
69
70 infNoise = sqrt(noiseP/2)*(randn(N,M) + 1i*randn(N,M));
71 infRx = sqrt(SNR*noiseP)*exp(1i*2*pi*fInf*t).*dInf; %
      interference wave
72
73 % add interference to RX waveform (only for section of time)
_{74} rx = rxd + infRx + infNoise;
75
76 nonDBF = zeros(1, M);
77 for i = 1:N % perform non-DBF (weighted sum average) across array
      to show effect
      nonDBF = nonDBF + (rx(i,:)/N);
78
79 end
80
81 % apply quiescent beamformer using weights matching intended
     incident AoA
82 [~,uIdx] = min(abs(u-sind(theta))); % find array position of sine
      space
83 qDBF = wq(:,uIdx)'*rx;
84
85 figure
86 freqBin = (1:1:M)*(fs/M);
87 subplot(211)
88 plot(freqBin, 20*log10(abs(fft(nonDBF))))
89 title('Weighted-Sum Average Spectrum')
90 xlabel('Frequency (Hz)'); ylabel('Magnitude (dB)');
91 axis tight
92 subplot(212)
93 plot(freqBin, 20*log10(abs(fft(qDBF))))
94 xline(fc,'g--'); xline(fInf,'r--');
95 title('Quiescent Beamformer Spectrum')
96 legend('RX Spectrum', 'f_{c}', 'f_{Inf}')
97 xlabel('Frequency (Hz)'); ylabel('Magnitude (dB)');
98 axis tight
99
100
101 %% MVDR weight calculation
```

```
102 % the desired response or steering vector, repeated to create size
       (m, 1)
103 b = d; % matched filter response of ULA phase shift
104 % the complex received sample matrix, size (m,n) where m â
m \acute{L}e n
105 A = rx.'; % nonconjugate transpose of signal matrix to get correct
       dimensions
106 [ymv, wmv] = MVDR_beamform(A, b);
107 figure
108 plot(freqBin, 20*log10(abs(fft(ymv))))
109 xline(fc, 'g--'); xline(fInf, 'r--');
110 title('MVDR Beamformer Spectrum')
111 legend('RX Spectrum', 'f_{c}', 'f_{Inf}')
112 xlabel('Frequency (Hz)'); ylabel('Magnitude (dB)');
113
114 % calculate SINR
115 Rd = (rxd*rxd')/M;
intr_noise = infNoise + infRx;
117 Rin = (intr_noise*intr_noise')/M;
118 SINR = 20*log10(abs((wmv'*Rd*wmv)/(wmv'*Rin*wmv)));
119
120 sin_mvdr = wmv'*wq;
121 figure
122 plot(u*spacing, 20*log10(abs(sin_mvdr)));
xline(sind(theta)*spacing/wavelength,'g--');
xline(sind(thetaInf)*spacing/lambdaInf,'r--');
125 xlabel('Normalized angle, $\frac{d}{\lambda}\sin(\theta)$','
      Interpreter', 'latex')
126 ylabel('Amplitude (dB)')
127 title('MVDR Response Sine Space $\frac{d}{\lambda}=0.5$','
      Interpreter','latex')
128 legend('MVDR', '\theta_{c}', '\theta_{Inf}')
129
130
131 %% QR MATLAB
^{132} %Acovar = A. '*conj(A);
133 Acovar = (rx*rx')/M; % when M = pow2, can use simple lsh bitwise
      op (FXP)
                        % since Hermitian positive semi-definite
134
      output, need
                        % only compute upper or lower triangle of
135
      values, then
136
                        % copy conj in other triangle for output
137 % the desired response or steering vector, repeated to create size
       (m, 1)
138 %b = repmat(d,M/N,1); % matched filter response of ULA phase shift
139 [Q,R] = qr(Acovar); % perform QR decomp of input sample matrix
```

```
140 c_qr = Q'*b;
141 % perform back substituion to solve Rx = Q'b, where x = weights
142 w_qr = backSubstitution(R, c_qr, N);
143 %[~,R] = qr(A,0); % perform Q-less QR decomp of input sample
      matrix
144 %w_qr = R \setminus R' \setminus b;
145 % form output beam from complex weights
146 y_qr = A*conj(w_qr);
147 figure
148 plot(freqBin, 20*log10(abs(fft(y_qr))))
149 xline(fc, 'g--'); xline(fInf, 'r--');
150 title('QRD Beamformer Spectrum')
151 legend('RX Spectrum', 'f_{c}', 'f_{Inf}')
152 xlabel('Frequency (Hz)'); ylabel('Magnitude (dB)');
153
154 sin_qr = w_qr'*wq;
155 figure
156 plot(u*spacing, 20*log10(abs(sin_qr)));
157 xline(sind(theta)*spacing/wavelength,'g--');
158 xline(sind(thetaInf)*spacing/lambdaInf,'r--');
159 xlabel('Normalized angle, $\frac{d}{\lambda}\sin(\theta)$','
      Interpreter','latex')
160 ylabel('Amplitude (dB)')
161 title('QR Decomposition Response Sine Space $\frac{d}{\lambda}=0.5
      $','Interpreter','latex')
162 legend('QRD', '\theta_{c}', '\theta_{Inf}')
163
164
165 %% Modified Gram Schmidt
166 % Q = zeros(N,N);
167 % R = zeros(N,N);
168 % for i = 1:N
169 %
         Q(:,i) = A(:,i);
170 %
        for j = 1:i-1
171 %
             R(j,i) = Q(:,j)' * Q(:,i);
172 %
173 %
             Q(:,i) = Q(:,i) - (R(j,i)*Q(:,j));
174 %
         end
175 %
176 %
         R(i,i) = norm(Q(:,i));
177 %
         Q(:,i) = Q(:,i)/R(i,i);
178 % end
179 % c_qr = Q'*b;
180 \ \% \ w_qr = zeros(N,1);
_{181} % for i = N:-1:1 % perform back substitution to find weights
182 % for j = i+1:N
```

```
183 % w_qr(i) = R(i,j)*w_qr(j) + w_qr(i);
184 % end
185 % w_qr(i) = (c_qr(i)-w_qr(i))/R(i,i);
186 % end
```



```
1 clear; close('all');
2 %% Generates fixed point signed 16bit (S15.0) for HW tests
3 % givens/user defined values
          = 4;
                      % number of elements in ULA (more elements =
4 N
   tighter mainlobe & more gain (SNR gain = N))
5 fc
          = 300e6; % carrier frequency (Hz)
          = 1e9;
6 fs
                     % sampling frequency (Hz)
_{7} thetaD = 0;
                     % desired wave Angle of Arrival (AoA) in
     degrees
8 thetaInf = 30;
                     % interference wave Angle of Arrival (AoA) in
      degrees
9 fInf
        = 0.9*fc; % interference wave frequency
         = 1;
10 SNR
                     % element SNR (linear)
11 noise P = 1;
                     % noise power (linear)
                     % d/wavelength element spacing (0.5 = half-
_{12} spacing = 0.5;
     wavelength)
13
14 % calculated constants & vectors
            = physconst('LightSpeed');
15 C
16 wavelength = fc/c;
17 antPos
           = (0:1:N-1)*wavelength*spacing; % antenna element
     positions
18 % create spatial response vector at each ULA element
19 d = exp(1i*2*pi/wavelength*antPos'*sind(thetaD)); % phase shift
     over ULA
20
21 %% Create example received signal w/additive noise & interference
22 lambdaInf = fInf/c;
23 dInf = exp(1i*2*pi/lambdaInf*antPos'*sind(thetaInf)); % phase
      shift over ULA
24
_{25} M = 1024;
_{26} t = (1:1:M)/fs;
27 rx = sqrt(SNR*noiseP)*exp(1i*2*pi*fc*t) .* ... % fundamental cw
     pulse
     d +
                                             ... % phase over array
28
     sqrt(noiseP/2)*(randn(N,M) + 1i*randn(N,M)); % random noise
29
30
31 infRx = sqrt(SNR*noiseP)*exp(1i*2*pi*fInf*t).*dInf; % interference
     wave
```

```
32 rx = rx + infRx; % add interference to RX waveform
33
34 %% Convert Data to Signed 16b Fixed Point
35 maxRxValReal = max(abs(real(rx(:))));
36 maxRxValImag = max(abs(imag(rx(:))));
37 if maxRxValReal > maxRxValImag
      maxRxVal = maxRxValReal;
38
39 else
      maxRxVal = maxRxValImag;
40
41 end
42 scaleVal = ((2^15)/maxRxVal)/2; % scale value for signed 16bit (/2
      for less gain)
          = round(rx*scaleVal); % scale and round to create signed
43 rxs16
     16b values
44 figure
45 subplot(211)
46 plot(t,real(rxs16))
47 title('Fixed-Point Data')
48 subplot(212)
49 freqBin = (1:M)*(fs/M);
50 plot(freqBin, 20*log10(abs(fft(rxs16(1,:)))))
51 title('Fixed-Point Spectrum')
s2 xline(fc, 'g--'); xline(fInf, 'r--');
53 legend('RX Spectrum', 'f_{Desired}', 'f_{Interference}')
54 axis tight
55
56 %% Convert Steering Vector to 16b Fixed Point
57 maxDval = max(abs(d));
58 scaleVal = floor((2^15)/maxDval)/4; % scale value for signed 16bit
      (/4 to not overflow)
       = round(d*scaleVal); % scale and round to create signed
59 Ds16
     16b values
60
61 %% Write steering vector to text file
62 fId = fopen('steering.txt', 'w');
_{63} for i = 1:length(Ds16)
     % each row is: I Q
64
      I = real(Ds16(i));
65
      Q = imag(Ds16(i));
66
      fprintf(fId, '%d %d\n', I, Q);
67
68 end
69 fclose(fId);
71 %% Write FXP data to text file
72 fId = fopen('input.txt', 'w');
73 for sample = 1:length(rxs16(:,1)):length(rxs16(1,:))
```

```
for ch = 1: length(rxs16(:,1))
74
           for ch_s = sample:sample+length(rxs16(:,1))-1
75
               % pre-build square 2D matrix, by printing out 1 of M
76
      channels
               % and M samples at a time, then reiterating
77
               % each row is: I Q
78
               I = real(rxs16(ch, ch_s));
79
               Q = imag(rxs16(ch, ch_s));
80
               fprintf(fId, '%d %d\n', I, Q);
81
82
           end
      end
83
84 end
85 fclose(fId);
86
87 %% compute hypothesis of steering vectors from -1<>+1 (sine space)
       for quiescent response
88 % sine space is same as sin(-90:90deg)
89 numHyp = 400; % number of hypothesis to compute
90 u = linspace(-1,1,numHyp);
91 v = exp(1i*2*pi/wavelength*antPos'*u);
92 % create matched filter (beam weights) for quiescent case (no
      interference)
93 \text{ wq} = \text{v};
94 % unit normalize filter weights
95 mag = sum(wq .* conj(wq));
_{96} wq = wq./mag;
97
98 %% QR MVDR Process
99 Acovar = (rxs16*rxs16')/M; % when M = pow2, can use simple lsh
      bitwise op (FXP)
                         % since Hermitian positive semi-definite
100
      output, need
                         % only compute upper or lower triangle of
101
      values, then
                         % copy conj in other triangle for output
102
103 maxCovarValReal = max(abs(real(Acovar(:))));
104 maxCovarValImag = max(abs(imag(Acovar(:))));
  if maxCovarValReal > maxCovarValImag
105
       maxCovarVal = maxCovarValReal;
106
107 else
      maxCovarVal = maxCovarValImag;
108
109 end
110 scaleVal = ((2^15)/maxCovarVal)/2; % scale value for signed 16bit
       (/2 for less gain)
m Acovars16 = round(Acovar*scaleVal); % scale and round to create
  signed 16b values
```

```
_{113} % the desired response or steering vector, repeated to create size
       (m, 1)
114 [Q,R] = qr(Acovars16); % perform QR decomp of input sample matrix
115 c_qr = Q'*Ds16;
116 % perform back substituion to solve Rx = Q'b, where x = weights
117 w_qr = backSubstitution(R, c_qr, N);
H8 A = rxs16.'; % nonconjugate transpose of signal matrix to get
     correct dimensions
119 % form output beam from complex weights
y_qr = A*conj(w_qr);
121 figure
122 plot(freqBin, 20*log10(abs(fft(y_qr))))
123 xline(fc, 'g--'); xline(fInf, 'r--');
124 title('QRD Beamformer Spectrum')
125 legend('RX Spectrum', 'f_{c}', 'f_{Inf}')
126 xlabel('Frequency (Hz)'); ylabel('Magnitude (dB)');
127
128 sin_qr = w_qr'*wq;
129 figure
130 plot(u*spacing, 20*log10(abs(sin_qr)));
131 xline(sind(thetaD)*spacing/wavelength,'g--');
132 xline(sind(thetaInf)*spacing/lambdaInf,'r--');
133 xlabel('Normalized angle, $\frac{d}{\lambda}\sin(\theta)$','
      Interpreter','latex')
134 ylabel('Amplitude (dB)')
135 title('QR Decomposition Response Sine Space $\frac{d}{\lambda}=0.5
      $','Interpreter','latex')
136 legend('QRD', '\theta_{c}', '\theta_{Inf}')
```

112

Listing A.4: ULA Fixed-Point Test Data Generation

```
1 clear; close('all');
2 %% Demonstrate the effect of beamsquint by calculating the
response of a
3 % linear array with a design frequency of 3.0 GHz and half
wavelength
4 % element spacing. The ULA is 1m long. The system has a bandwidth
of 600
5 % Mhz. Show the response when the array is focused at 0ř, 30ř, 45ř
and 60ř
6 % off broadside and at 0%, 5%, 10%, 25%, and 50% of the bandwidth
above the
7 % design frequency. Assume uniform weighting. The phase shift
between
8 % elements should be calculated at the design frequency for the
antenna
```

```
9 % beamforming regardless of the calculation frequency.
10
11 C
           = 3e8;
                         % speed of light (m/s)
           = 3e9;
                         % given design center frequency (Hz)
12 fc
13 lambda0 = c/fc;
                        % wavelength of center design frequency (m)
           = lambda0/2; % half-wavelength element spacing (m)
14 elmSpc
                        % given array length (m)
15 arrLen
           = 1;
16 BW
           = 600e6;
                         % given system bandwidth (Hz)
                         % BW % > design frequency
17 \text{ bwAbvVec} = 0.5;
18
19 N = round(arrLen/elmSpc); % # of array elements based on Length &
     spacing
_{20} fTest = -90:0.1:90;
                           % frequencies to test response of array
     over (deg)
21
22 figure
23 hold on;
24
25 fBw = fc + (bwAbvVec*BW); % calculate highest freqency at BW
26 lambda = c/fBw; % wavelength of current BW over design frequency
27
 for pntAng = [0 30 45 60] % pointing angles off broadside (deg)
28
      % from POMR eq. 9.22, we can calculate the angle/wavelength
29
     for
      % the set of all incoming RX angles over the wavlength
30
     determined
     % by the current BW, and the current steering angle with a
31
     phase
     % shift/wavelength determined by the design center frequency
32
     giving
      % the incoming waveform angle to pointing angle ratio:
33
      rx2pnt_ratio = (sind(fTest)/lambda) - (sind(pntAng)/lambda0);
34
      E = 0; % initialize total antenna directivity pattern
35
      for n = 1:N % perform summation over each element as eq. 9.22
36
          E = E + exp(-1i*2*pi*n*elmSpc*rx2pnt_ratio);
37
38
      end
      % element directivity pattern Ee(?,?) = 1 for uniform
39
     weighting
      Ee = 1;
40
      E = Ee*E/N; % final calc of total antenna directivity pattern
41
      legendStr = ['\theta_{s} = ', num2str(pntAng), '^{\circ}'];
42
43
      plot(fTest, 20*log10(abs(E)), 'DisplayName', legendStr)
      aa = gca; aa.YLim = [-40 5]; aa.XLim = [-90 90];
44
      title(['Frequency Response @ ',num2str(fBw/1e9),' GHz for ULA
45
     designed for ', ...
         num2str(fc/1e9),'GHz']);
46
```

```
47 xlabel('Angle (\theta^{\circ})');
48 ylabel('Directivity (dB)');
49 end
50
51 hold off;
52 legend('Location','southwest')
```

Listing A.5: Beam Squint Calculation

A.2 Python Code

```
1 #!/usr/bin/python3
2 import numpy as np
4 ang_bitwidth = 32 # based on atan2 LUT
5 data_bitwidth = 16 # also the number of CORDIC rotations to
     perform
6 # CORDIC processing gain: https://en.wikipedia.org/wiki/CORDIC#
     Rotation_mode
7 processing_gain = 1
8 for i in range(data_bitwidth):
      processing_gain *= np.sqrt(1.0 + (2.0**(-2.0*i)))
9
11 print('CORDIC Processing Gain of component: %0.8f' %
     processing_gain)
u_scale_factor = int(np.floor((1/processing_gain)*(2**
     data_bitwidth)))
13 s_scale_factor = int(np.floor((1/processing_gain)*(2**(
     data_bitwidth -1))))
14 print('\tTo cancel gain (scale of %0.8f) for %d bit outputs:' %
     (1/processing_gain, data_bitwidth))
15 print('\t\t- Multiply by 0x%X (%d unsigned)' % (u_scale_factor,
     u_scale_factor))
16 print('\t\t- Then shift right (>>) by %d bits' % (data_bitwidth)
     )
17 print('\t\t- Or multiply by 0x%X (%d signed)' % (s_scale_factor,
     s_scale_factor))
18 print('\t\t- Then shift right (>>) by %d bits' % (data_bitwidth
     - 1))
19
20 # Convert angle (in degrees) to unsigned integer value for input
     to CORDIC block
21 def degree_to_unsigned_fxp( angle, bitwidth ):
      # Python mod operator works with FP and constrains to positive
22
      values:
     # e.x. -45deg input angle -> 315deg wrapped angle
23
```

```
wrapped_angle = angle % 360.0
24
      return int(np.floor( (wrapped_angle/360.0) * (2**bitwidth) ))
25
26
27 # Rotation Mode Tests
28 # https://en.wikipedia.org/wiki/CORDIC#Rotation_mode
29 # this is an efficient way to compute trigonometric functions &
     rotations of a vector
30 #
     Mag/Phase -> I/Q (https://en.wikipedia.org/wiki/
     Polar_coordinate_system#
     Converting_between_polar_and_Cartesian_coordinates)
        X = r * cos(theta)
31 #
        Y = r * sin(theta)
32 #
33 print('Testing Rotation Mode: Polar format (Mag & Phase) ->
     Rectangular (X & Y)')
34 magnitudes = [19429, 5000]
35 test_angles = [45, 60]
  for x_in, ang in zip(magnitudes, test_angles):
36
      print('%d deg input angle value: %d' % (ang,
37
          degree_to_unsigned_fxp(ang, ang_bitwidth)) )
38
      cos_est = round(processing_gain*x_in*np.cos(np.deg2rad(ang)))
39
      sin_est = round(processing_gain*x_in*np.sin(np.deg2rad(ang)))
40
      print('\t%d*Cos(%d) [X] ~= %d' % (x_in, ang, cos_est))
41
      print('\t%d*Sin(%d) [Y] ~= %d' % (x_in, ang, sin_est))
42
43
44
45 # Vectoring Mode Tests
46 # https://en.wikipedia.org/wiki/CORDIC#Vectoring_mode
47 # this is an efficient way to compute magnitude and phase of a
     complex signal
    I/Q -> Mag/Phase (https://en.wikipedia.org/wiki/
48 #
     Polar_coordinate_system#
     Converting_between_polar_and_Cartesian_coordinates)
49 #
        where Mag = sqrt(X**2 + Y**2)
            Phase = atan2(Y, X)
50 #
51
52 # CORDIC processing gain: https://www.xilinx.com/support/
     documentation/ip_documentation/cordic/v6_0/pg105-cordic.pdf
53
54 print('Testing Vectoring Mode: Rectangular (X & Y) -> Polar format
      (Mag & Phase)')
55 \text{ test}_x = [5000]
56 \text{ test}_y = [2000]
57 for x_in, y_in in zip(test_x, test_y):
58 print('X: %d, Y: %d' % (x_in, y_in))
```

```
59 print('Mag: %d' % round(processing_gain*np.sqrt(x_in**2 + y_in
**2)))
60 phase = degree_to_unsigned_fxp(np.rad2deg(np.arctan2(y_in,
x_in)), ang_bitwidth)
61 print(phase)
62 print( hex(phase) )
```



```
1 import numpy as np
2 import random
3
_4 N = 3 # number of channels
5 M = 5 # samples per channel to estimate, where M âĽě N
6 # form MxN complex sample matrix
7 x = np.matrix( np.arange(N*M).reshape((N,M)) )
s z = x - 1j * x
9 # create differing imag() parts to show Hermitian response
10 for i in range(0, N):
      for j in range(0, M):
11
          z[i,j] = x[i,j] - (random.randint(-5,5)*1j*x[i,j])
12
13 print("Sample Data & Complex Transpose:")
14 print(z)
15 print()
16 print(z.H)
17 print()
18 # Sample covariance matrix estimation (https://en.wikipedia.org/
     wiki/Estimation_of_covariance_matrices)
19 covar = np.matmul(z, z.H)/M
20 print("Direct Covariance Response:")
21 print(covar)
22 print()
23
24 # show manual model of covariance calc (for HDL implementation)
25 ct = np.zeros((3,3), dtype=np.complex_)
26 for i in range(0, N):
                                 # rows
      for j in range(0, i+1): # columns
27
          for k in range(0, M): # sample in row
28
              # MAC input sample vector at each time step based on
29
     output position
              # Only need to calculate lower triangle of covariance
30
     matrix since
              # output is always Hermitian positive semi-definite (
31
     lower == upper
              # triangle)
32
              ct[i,j] = z[i,k]*np.conjugate( z[j,k] ) + ct[i,j]
33
              # copy conj() in upper triangle for output
34
```

Listing A.7: Sample Covariance Matrix Validation

```
1 #!/usr/bin/env python3
2 #
3 # takes exported np-array weights from Netron and converts to
     binary string files
4 # for use by VHDL components. could also do this direct from *.
     tflite file like in:
5 # https://stackoverflow.com/questions/52111699/how-can-i-view-
     weights-in-a-tflite-file
6 #
7
8 import numpy as np
9
10 def int_to_bin_string(value, bitWidth):
      # convert to signed-8b twos-complement value
11
12
      twos_cmplt = value & ((2**bitWidth)-1)
      # write out as padded binary string (always fixed character
13
     width)
      return str((bin(twos_cmplt)[2:].zfill(bitWidth)))
14
15
16 # assumes FC weights are simple 2D numpy matrix of size (output,
     input)
17 def write_FC_weight_files(weights, layerID, bitWidth):
      for node_idx in range(len(weights)):
18
          # write individual weight file per perceptron/neural-node
19
          fd = open("FC_weights_layer_%d_node_%d.txt" % (layerID,
20
     node_idx), "w")
          for weight_val in weights[node_idx]:
21
              fd.write( int_to_bin_string(weight_val, bitWidth) + "\
     n")
          fd.close()
24
25
```

```
26 if __name__ == "__main__":
      # execute only if run as a script
27
             = 8 # bitwidth of quantized integer weights
      nBits
28
      FClayerIdx = 0 # layer index to help identify sets of weight
29
     files
30
      # Netron easily export layer weights directly as NumPy array
31
     files
      conv2D_weights = np.load("./sequential_conv2d_0")
32
      FC0_weights = np.load("./sequential_dense_MatMul_FC0")
33
                     = np.load("./sequential_dense_MatMul_FC1")
      FC1_weights
34
35
     print("2D-convolutional filter dimensions:")
36
      print("\tLayer 0: 2D convolution weights of size {}".format(
37
     conv2D_weights.shape))
     print("Fully-connected dimensions = (output, input)")
38
     print("\tLayer 1: Fully-connected weights of size {}".format(
39
     FC0_weights.shape))
     print("\tLayer 2: Fully-connected weights of size {}".format(
40
     FC1_weights.shape))
41
      write_FC_weight_files(FC0_weights, FClayerIdx, nBits)
42
      FClayerIdx += 1
43
      write_FC_weight_files(FC1_weights, FClayerIdx, nBits)
44
```

Listing A.8: TFLite CNN Weights Binary String Files

A.3 TensorFlow Jupyter Notebook

ML_ABF_beamformer_ULA

ML Adaptive Beamformer for ULA

Quiescent Beamforming

First as a background, the quiescent (e.g. static) case of a linear array will be considered. The nondynamic beamforming weights will be derived for a given steering direction. We will also show the basis of Digital Beamforming (DBF) with these static weights.

Lets also import the necessary Python packages and libraries now too:

```
In [1]: import os
import pathlib
import random
from tqdm.notebook import trange, tqdm
from IPython.display import Image, display
import numpy as np
import natplotlib.pyplot as plt
import scaborn as sns
import scipy.constants
import tensorflow as tf
from tensorflow.keras import layers
from tensorflow.keras import layers
from tensorflow.keras import models
# used for model pruning
import tensorflow_model_optimization as tfmot
```

Set the random seeds for the Python libraries for experiment reproducibility

random.seed(seed)
tf.random.set_seed(seed)
np.random.seed(seed)

seed = 17

Uniform Linear Array Parameters & System Constants

Here we are dealing with a linear phased array system with distances between source and emitters assumed to be in the far field ($\geq \frac{2D^2}{\lambda}$) so phase shift across array elements are equal to the same angle θ .

In [3]:

display(Image(filename='../../02_abf_background/phased_array.png', width=400))

5/1/2021


Set the parameters and system constants for the Uniform Linear Array (ULA), including the number of antenna elements, N, the operating/carrier frequency, f_c , and the desired plane wave *angle of arrival* (AoA) relative to boresight, θ_0 :

NOTE: to prevent grating lobes, the antenna element spacing should be $rac{d}{\lambda} \leq 0.5$



file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html



Spatial Response

For narrowband signals, the complex spatial response vector is formed from the baseband envelope phasor at each ULA element, which is a function of AoA θ_0 , operating wavelength λ , and the elemental spacing d [2]:

 $s_n=e^{j2\pi(n-1)rac{d}{\lambda}\sin heta_0}\quad 0\leq n\leq N-1$

In [5]: # given wavelength (same units as ula_pos_vec), azimuth direction of wave imping
def narrowband_spatial_phasor(wavelen, theta_deg, ula_pos_vec):
 cmplx_pos = (1j*2*np.pi/wavelen)*ula_pos_vec.T
 sn = np.exp(cmplx_pos*np.sin(np.deg2rad(theta_deg)))
 return sn
 s = narrowband_spatial_phasor(wavelength, theta, antPos)

Compute hypothesis of steering vectors in sine space for quiescent beamforming weights. Plot the weight response over sine space by testing weight magnitude at each look direction in vector $\,u$, from -90° to 90°







file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

Windowing Quiescent Weights

Windowing can be applied to weights as well to adjust sidelobes, such as applying an M-point Hamming window which is weighted by:

$$w(n) = 0.54 - 0.46\cos(rac{2\pi n}{M-1}) \quad 0 \le n \le M-1$$

In [8]:

5/1/2021

window = np.hamming(N)
plt.plot(window)
plt.title("Hamming Window Values, N=%i" % N)
plt.ylabel("Amplitude")
plt.xlabel("Sample")
plt.show()



As expected, the great reduction in sidelobes causes an increase in mainlobe width compared to non-windowed weights. Windowing is always a balance between sidelobe performance and mainlobe width.

file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html



The non-windowed (rectangular) null-to-null width of a ULA can be found by [2]:

$$heta_{MB} = 2 \sin^{-1} igg[rac{\lambda}{Nd} - \sin(heta_0) igg]$$

Mainlobe null-to-null width of rectangular window is 50.130255 degrees

Response to Off-Angle Interference

Here we create an interference signal at a different angle of arrical than our intended signal.

```
In [11]:
def shifted_tone(amplitude, freq, time_vec, spatial_phasor_vec):
    phasor_tone = amplitude * np.exp(1j*2*np.pi*freq*time_vec)
    phasor_shft = np.outer(phasor_tone, np.matrix(spatial_phasor_vec)).T
    return phasor_shft
```

Create an interference signal and additive gaussian noise.

```
In [12]: thetaInf = 30 # intereference signal Angle of Arrival (AoA) in degrees
fInf = 0.9*fc # interference signal carrier frequency (assuming narrowband)
wavelengthInf = fInf/scipy.constants.c

M = N*128 # M received samples/ch, where M ≥ N channels to form MxN sample matri
# time vector based on sampling frequency
t = np.linspace(1,M,M)/fs
t.shape = (1,M) # force transpose
# phase shift received ideal waveform w/o noise or interference
rx_shft = shifted_tone(np.sqrt(SNR*noiseP), fc, t, s)
# calculate phase shift of interefence wave over ULA
sInf = narrowband_spatial_phasor(wavelengthInf, thetaInf, antPos)
# interference waveform with interference phase shift based on its frequency (ag
infRx_shft = shifted_tone(np.sqrt(SNR*noiseP), fInf, t, sInf)
```

file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

ML_ABF_beamformer_ULA
create random RX noise (thermal, environmental, etc.) across array which is G&
in distribution: https://en.wikipedia.org/wiki/Johnson%E2%80%93Nyquist_noise
infNoise = np.sqrt(noiseP/2) * (np.random.randn(N,M) + 1j*np.random.randn(N,M))
add interference & noise to create combined, synthetic RX waveform
rx_all = rx_shft + infNoise + infRx_shft

5/1/2021

Next, we show a comparison between no digital beamforming and a simple DBF with quiescent weights in the presence of an interferer and noise.

Notice that since the interference is off angle, and the basic sum averaging case is the same as having quiescent weights for a look directly at boresight (0 degrees), the 30 degree interference is seen but at a lower power since it falls within a sidelobe (see previous weight plots above).





Calculate Signal-to-interference-plus-noise ratio (SINR) using simple procedure since desired and interference signals known a priori.

```
In [14]: def calc_SINR_simple(X, # power spectrum vector
Fs, # sample frequency
freqs): # list of >=2 frequencies (lst is desired, others i
nBins = len(X)
desired_fbin_idx = int(round(freqs[0]*nBins/Fs))
desired_power = X[desired_fbin_idx]
```

```
ML_ABF_beamformer_ULA
intfr_fbin_idx = int(round(freqs[1]*nBins/Fs))
intfr_power = X[intfr_fbin_idx]
for infFreq in freqs[2:]:
    intfr_fbin_idx = int(round(infFreq*nBins/Fs))
    temp = X[intfr_fbin_idx]
    if temp > intfr_power:
        intfr_power = temp
    return desired_power - intfr_power
print("Non-DBF SINR: %0.2f dB" % calc_SINR_simple(nonDBF_PSD, fs, [fc, fInf]))
Non-DBF SINR: 15.38 dB
```

MVDR Beamforming

5/1/2021

Minimum Variance Distortionless Response (MVDR) minimizes the total array power while maintaining unity gain for signals in the desired direction [1]. Essentially this process minimizes noise and off-angle interference signals' powers by placing spatial nulls at certain array angles (also known as "null steering"). The MVDR beamforming weights, *w*, can be calculated by:

$$w = rac{m{S}^{-1}m{v_0}}{m{v_0}^Hm{S}^{-1}m{v_0}}$$

where $S = XX^H$ is the spatial sample covariance matrix of the N element by M input sample matrix X, and v_0 is the complex steering vector (of size N) representing the phase shifts across the array to form the desired steering direction.



5/1/2021

ML_ABF_beamformer_ULA
Y[j] += X[i,j] * np.conjugate(w[i])
return Y

Adaptive Beamforming Application

We can now apply MVDR beamforming to our combined RX data set (containing noise and the desired + intereference signal sources) by calculating the adaptive weights and then applying them to each element channel:









file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html



Sine-space calculated SINR: 31.90 dB

Multiple Interference Sources

5/1/2021

The adaptive nulling scenario can be expanded to multiple sources of interference.



file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html



file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html





Sine-space calculated SINR: 13.44 dB

Note that in some cases (such as the above if the random seed was not changed), MVDR beamforming can not perfectly null all inteference sources. This is mainly due to where interferers fall spatially relative to each other and the desired look direction, which can be seen from the sine space plot; you'll notice most interference angles fall into nulls, but a couple are very close to the desired direction, which cannot be placed into a null (without also nulling the desired direction) due to the lobe width of the given antenna pattern. The takeaway of this effect is that more antenna nulls not only give a system more numerous nulls to place with ABF, but also tighter lobes which can more easily null interference directions with close spacing (relative to each other and/or the desired look direction).

ML Beamforming

Relevant Current Research

- Beamforming using the Relevance Vector Machine- UCSF: shows Relevance Vector Machine (RVM) to improve standard MVDR with basic sample covariance estimates, for instance better DoA estimation.
- Neural Network Adaptive Beamforming for Robust Multichannel Speech Recognition- Google:
 uses Long Short Term Memory (LSTM) layers to predict time domain beamforming filter
 coefficients for time varying speech/acoustic models.
- A Deep Learning Framework for Optimization of MISO Downlink Beamforming- IEEE: uses CNNs to optimize SINR, however with slightly different structure of "exploitation of expert knowledge"

Covariance Matrix Input Layer

We can visualize the covariance matrix as a false color image, along with the deterministic steering vector on the last row; this corollary of the array input preprocessing (e.g. covariance matrix calculation) to 2D images makes an easier transition to interacting with our proposed Machine Learning (ML) model. Though an added dimension is added here to easily plot to standard

file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

pyplot utilities expecting three color channels (Red, Green, Blue), the input layer to the ML model can be of shape (batch_size, N+1, N, 2), where the added N+1 dimension allows us to include the intended steering vector, and the last dimension of 2 accounts for the real and imaginary parts of the complex sample covariance matrix.

```
In [20]:
                                            comb_re = np.zeros((N+1,N))
                                             comb im = np.zeros((N+1,N))
                                             comb_re[:N, :] = covar_MVDR.real
                                             comb_re[N, :] = s.real
                                             comb im[:N, :] = covar MVDR.imag
                                             comb_im[N, :] = s.imag
                                             # create (N+1, N, 3) false color matrix for plotting covariance matrix & steering the steering of the steering the steering of the steering of
                                             full_test = np.dstack((comb_re, np.zeros((N+1,N)), comb_im))
                                             # normalize covariance values to 0-1 float range for proper plotting
                                                                                 = np.unravel_index(np.argmax(full_test, axis=None), full_test.shape)
= np.unravel_index(np.argmin(full_test, axis=None), full_test.shape)
                                             ind_max
                                             ind_min
                                             full_test = (full_test + np.abs(full_test[ind_min]))/(full_test[ind_max] + np.at
                                             plt.imshow(full_test)
                                             plt.show()
```



Building the covariance sample/estimation matrix as preprocessing before the CNN input layer is likely the best way to map this problem set. Besides it being relatively easy to implement and light on resources (e.g. in HDL and SW code), if input preprocessing was not used, the input layer would be unnecessarilly large to sample some time-series window across all channels (and sample enough data in time to create meaningful associations between channels). If time-series information was needed, a different ML structure such as LTSMs might fit better.

Time-frequency transforms are also popular in applications such as audio recognition

- Two other interesting input preprocessing could also be considered:
 - Using STFT (or overlapped/RTSA to get both time & frequency resolution) BUT instead of taking it across the temporal domain (e.g. across the time domain of each channel's samples like traditional FFT processing), we take it across the spatial dimension (e.g. across all channels, btw could process an 8-channel system with 8-pt FFT per sample, or larger FFT like 64-pt+ by stacking inputs?). We can make a good comparison to STFT used in audio/RF classification tasks (like TF's example and RadioML)

file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

•

- https://matplotlib.org/3.1.1/gallery/images_contours_and_fields/specgram_demo.html#sph glr-gallery-images-contours-and-fields-specgram-demo-py
- Investigate performance with input from CWT, WVD or other time-frequency transform?
- Investigate any other Lossy Compression preprocessing methods, like DCT or DWT, which can create compressed 2D input layers?

Spatial Dataset Generation

The generated test data sets for training can be built using mathematical RF signal models to create realistic test data. Different parameters should vary to best train the CNN (as well as buck "overfitting" to a specific dataset/test) like:

- Number of interference sources (up to num_channels 1 theoretical nulling limits)
- · Desired & interference signal directions
- · Desired & interference signal center frequencies
- · Desired & interference signal SNRs
 - In Tim O'Shea's RadioML research, he built an interesting graph which was able to show model accuracy vs input SNR, where expectedly, very low SNR (or signals below noise) led to less probability of modulation classification (different application than us btw, though the RadioML dataset could be another interesting test source)
 - Maybe start to train w/high SNR first, then move to lower and lower SNR levels during training process
- [Advanced] Desired & interference signal modulation and bandwidths (e.x. simple AM/tone, QPSK, QAM, OFDM, LFM/chirp, etc.). This may be somewhat futile given we are generating narrowband weights.

Since we have lots of desired *features* for our training data set, we could also explore using *dimensionality reduction* algorithms in the future for feature extraction.

```
# using current ULA antenna setup, create a matrix of test scenarios
# vary frequency, direction
num_scenarios = 10000 # total size of dataset to generate
train_ratio = 0.9
                     # ratio of total dataset to use for training
min_num_intfr = 1
                     # minimum number of interference sources (\theta = no interfe
max_num_intfr = 1
                     # maximum number of interference sources (N-1 limit arra
min_az_deg
           = -89
                    # minimum look angle (degrees)
           = 89
                     # maximum look angle (degrees)
max_az_deg
            = 0.05*fs # minimum carrier frequency (Hz, based on given sample i
min fc
            = 0.49*fs # maximum carrier frequency (Hz, based on given sample i
max_fc
narrowband_test_set = np.zeros((num_scenarios, N+1, N, 2)) # allocate dataset ar
target_weight_set = np.zeros((num_scenarios, N*2)) # N*2 for flattened output
# array of angle, wavelength pairs [:,0,0] = desired theta, [:,0,1] = desired wy
gen_test_angle_set = np.zeros((num_scenarios, max_num_intfr + 1, 2))
train_size = int(round(num_scenarios*train_ratio))
pred_size = int(round(num_scenarios*(1-train_ratio)))
```

file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

15/25

•

```
ML_ABF_beamformer_ULA
```

```
5/1/2021
                               = np.zeros((pred_size, N+1, N, 2)) # allocate prediction array
              pred test set
              pred_weight_set = np.zeros((pred_size, N*2))
              # covariance matrices for loss function
               \begin{array}{l} Rd = np.zeros((num_scenarios, N, N)) + 1j*np.zeros((num_scenarios, N, N)) \\ Ri = np.zeros((num_scenarios, N, N)) + 1j*np.zeros((num_scenarios, N, N)) \\ \end{array} 
              for samp_idx in trange(num_scenarios, desc='Generating Dataset'):
                   # first start w/additive gaussian noise (~0 dB)
                   rx_inf = (10.0**(-40.0/20.0))*(np.random.randn(N,M) + 1j*np.random.randn(N,M)
                   num_intfr
                                  = random.randint(min_num_intfr, max_num_intfr)
                   desired_theta = random.uniform(min_az_deg, max_az_deg)
                   desired_fc
                                = random.uniform(min_fc, max_fc)
                  desired_wvlen = desired_fc/scipy.constants.c
                   gen_test_angle_set[samp_idx, 0, 0] = desired_theta
                   gen_test_angle_set[samp_idx, 0, 1] = desired_wvlen
                   # add desired signal
                  sd_tmp = narrowband_spatial_phasor(desired_wvlen, desired_theta, antPos)
                   d_SNR
                          = 20
                          = 10.0**((-65.0+d_SNR)/20.0)
                   d amp
                   # signal of interest
                   rx_SOI = shifted_tone(d_amp, desired_fc, t, sd_tmp)
                   # add interference sources
                   for intfr_idx in range(num_intfr):
                       inf_theta = random.uniform(min_az_deg, max_az_deg)
                       inf fc
                                = random.uniform(min_fc, max_fc)
                       inf_wvlen = inf_fc/scipy.constants.c
                                 = narrowband_spatial_phasor(inf_wvlen, inf_theta, antPos)
                       id tmp
                       rx_inf
                                += shifted_tone(d_amp, inf_fc, t, id_tmp)
                       gen_test_angle_set[samp_idx, intfr_idx + 1, 0] = inf_theta
                       gen_test_angle_set[samp_idx, intfr_idx + 1, 1] = inf_wvlen
                   rx_tot = rx_SOI + rx_inf
                  # preprocessing: covariance matrix estimation & steering vector concatenatic
                  sv = np.matrix(sd_tmp).T
                   covar_tmp = calc_covar_matrix(rx_tot)
                   target_weights = MVDR_beamform( covar_tmp, sv ).T
                   # we also calculate the desired & interference+noise covariance matrices to
                   # function during training to calculate SINR for a batch of infered adaptive
                  Rd_tmp = calc_covar_matrix(rx_SOI)
                  Ri_tmp = calc_covar_matrix(rx_inf)
                  Rd[samp_idx, :, :] = Rd_tmp
                  Ri[samp_idx, :, :] = Ri_tmp
                   # turn complex covariance matrix & steering vectors -> multi-dim layer
                  narrowband_test_set[samp_idx, :N, :, 0] = covar_tmp.real
                  narrowband_test_set[samp_idx, :N, :, 1] = covar_tmp.imag
                  narrowband_test_set[samp_idx, N, :, 0] = sv.T.real
narrowband_test_set[samp_idx, N, :, 1] = sv.T.imag
target_weight_set[samp_idx, :N] = target_weights.real
                   target_weight_set[samp_idx, N:] = target_weights.imag
              train_test_set = narrowband_test_set[:train_size,:,:,:]
              train_weight_set = target_weight_set[:train_size,:]
              pred_test_set
                               = narrowband_test_set[train_size:,:,:,:]
              pred_weight_set = target_weight_set[train_size:,:]
```

file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html



file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

The input layer is the 2D, complex covariance sample matrix (with steering vector appended as an extra row). The input 2D convolutional layer (Conv2d) is defined by the Keras API.

The amount of hidden layers is derived from experimentation and resource constraints; more layers can not only can cause overfitting and take longer to train, but many layers blow our eventual resource utilization out of the water.

A max pooling layer MaxPool2D after Conv2D can be used to reduce dimensionality, however for our spatial weight derivation, this actually works against us (though great for applications that need to reduce dimensionality, such as single-output regression).

The output layer should be 2D for complex weights (N channels x 2 per I/Q weight), since the goal is to have a CNN which can directly create weights for beamforming "weight and sum"/MAC application in PL logic; specifically for TensorFlow implementation, the output layer is a flattened vector of 2*N samples, where the first N samples are the real part, and the last N samples are the imaginary part.

The popular ReLU activation function) is used as the rectification of the neural layers; note other papers have used other activation functions like the Antirectifier since it can keep negative part, however its not necessary for this application since weights can still produce negative output values for final output weights.

<pre># took at https://www. # http://d2l.ai/chap model = models.Sequent # 2D dim filter ou # NOTE: Don't use # Weirdly ev # in a layer layers.Conv2D(2, (# dropout is good #layers.Dropout(0. layers.Flatten(), # interestingly, e # and results in a</pre>	<pre>tensorflow.org/api_docs/pyt ter_convolutional-neural-ne ial([tput (keep real & imag) [fi aditional Conv2D & MaxPooli en by decimating input spat below), the output perform int(np.floor(N/2))+1, int(r for randomnly dropping out 25), ven though relu gets rid of better trained network (vs</pre>	<pre>chon/tf/keras/layers, etworks/lenet.html llter dim/conv is +1 ing2D layers since we ial dimensions into hance is terrible p.floor(N/2))), act: weights to prevent of e negative parts, the is no activation)</pre>	/Conv2D in row to e e actually v depth-wise ivation='re overfit but is still giv
<pre>layers.Dense(N*4, layers.Dense(N*2),]) model.summary()</pre>	activation='relu'),		
<pre>layers.Dense(N*4, layers.Dense(N*2),]) model.summary() Model: "sequential"</pre>	activation='relu'),		
<pre>layers.Dense(N*4, layers.Dense(N*2),]) model.summary() Model: "sequential" Layer (type)</pre>	activation='relu'), Output Shape	Param #	
<pre>layers.Dense(N*4, layers.Dense(N*2),]) model.summary() Model: "sequential" Layer (type) conv2d (Conv2D)</pre>	<pre>activation='relu'), Output Shape (None, 5, 5, 2)</pre>	Param # 82	
<pre>layers.Dense(N*4, layers.Dense(N*2),]) model.summary() Model: "sequential" Layer (type) conv2d (Conv2D) flatten (Flatten)</pre>	Output Shape (None, 5, 5, 2) (None, 50)	Param # 82 0	
<pre>layers.Dense(N*4, layers.Dense(N*2),]) model.summary() Model: "sequential" Layer (type) conv2d (Conv2D) flatten (Flatten) dense (Dense)</pre>	Output Shape (None, 5, 5, 2) (None, 50) (None, 32)	Param # 82 0 1632	

file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

18/25

5/1/2021

In

5/1/2021

ML_ABF_beamformer_ULA

Trainable params: 2,242 Non-trainable params: 0

Compile & Fit using Keras API

Since doing multi-output regression, not using loss functions meant for classification, but can use basic statistical functions like Mean Squared Error

The Adam optimization algorithm is a currently popular stochastic gradient descent method that is computationally efficient and has many modern benefits.

TODO:

- So it looks like regression to MVDR weights works, so since MVDR isn't necessarilly perfect, should we instead make a custom loss function based on calculating SINR on the fly? (like https://neptune.ai/blog/keras-loss-functions) This could lead to inferring a *better* ABF algorithm, and less expensive
 - There should be a way to pad extra data columns in your input tensor to provide the info necessary for calculating SINR as a loss function https://stackoverflow.com/questions/55445712/custom-loss-function-in-keras-based-on-

https://stackovernow.com/questions/55445712/custom-ioss-function-in-keras-based-onthe-input-data

```
In [24]:
              EPOCHS
                          = 30
              # default batch size is 32: higher batch sizes decrease training time, but small
              batch_size = 1
              #TODO: adapt to calculate SINR (or inverse since loss is looking to be
                      minimized by training optimization function) as new loss fn
              def invSINR_loss(train_angle, y_pred):
                  pred_SINR = 0
                   #for i in range(batch_size):
                       #predicted_weights = np.matrix(y_pred[i,:N] + 1j*y_pred[1,N:])
                       #pred_SINR += calc_SINR_sine(predicted_weights,
                                        [(train_angle[i,0,0], train_angle[i,0,1]),
(train_angle[i,1,0], train_angle[i,1,1])])
                       #
                       #
                  #pred_SINR /= batch_size # average SINR for batch
                  predicted_weights = np.matrix(y_pred[:N] + 1j*y_pred[N:])
                  pred_SINR += calc_SINR_sine(predicted_weights,
                                   [(train_angle[0,0], train_angle[0,1])
                                    (train_angle[1,0], train_angle[1,1])])
                   return 1/pred_SINR
              #loss=MSE_ex(4),
              #def MSE ex(i):
                   def loss(y_true, y_pred):
    squared_diff = tf.square(y_true - y_pred) + i
              #
              #
                        return tf.reduce_mean(squared_diff, axis=-1)
              #
              #
                   return loss
              model.compile(
                   optimizer=tf.keras.optimizers.Adam(),
                   #loss=invSINR_loss,
                   # MSE is good for basic regression/matching
                  loss=tf.keras.losses.MeanSquaredError(),
file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html
                                                                                                   19/25
```

)		
<pre># https://www.tensorflow.org/api_docs/python/tf/keras/Model#f history = model.fit(train_test_set, train_weight_set, # standard for regression #train_angle_set, # set for eventual custom loss function batch_size=batch_size, epochs=EPOCHS, verbose=1)</pre>	'it ?	
Epoch 1/30		
9000/9000 [==================================	.oss: 0.0029	
9000/9000 [==================================	oss: 5.0312e-04	
Epoch 3/30 0000/0000 [055: 4 44020-04	
Epoch 4/30	.033. 4.44020-04	
9000/9000 [==================================	.oss: 4.3002e-04	
9000/9000 [================================] - 4s 474us/step - l	.oss: 4.1494e-04	
Epoch 6/30 9000/9000 [==================================	oss: 3.9901e-04	
Epoch 7/30		
9000/9000 [==================================	.oss: 3.9162e-04	
9000/9000 [======] - 4s 475us/step - 1	.oss: 3.9474e-04	
9000/9000 [==================================	loss: 3.9544e-04	
Epoch 10/30	aaa, 2 0070a 04	
Epoch 11/30	.055: 3.9070e-04	
9000/9000 [==================================	.oss: 3.7549e-04	
9000/9000 [=================================] - 4s 470us/step - l	oss: 3.7896e-04	
Epoch 13/30 9000/9000 [] - 4s 464us/step -]	055: 3 73470-04	
Epoch 14/30	.0331 5175470 04	
9000/9000 [==================================	.oss: 3.7372e-04	
9000/9000 [======] - 4s 466us/step - l	.oss: 3.7589e-04	
Epoch 16/30 9000/9000 [==================================	oss: 3.6998e-04	
Epoch 17/30		
9000/9000 [==================================	.055: 3.6914e-04	
9000/9000 [========================] - 4s 474us/step - l	.oss: 3.6735e-04	
9000/9000 [==================================	oss: 3.6580e-04	
Epoch 20/30	0551 3 65010-04	
Epoch 21/30	.033. 5.05016-04	
9000/9000 [==================================	.oss: 3.7036e-04	
9000/9000 [======] - 4s 474us/step - l	.oss: 3.6429e-04	
Epoch 23/30 9000/9000 [==================================	loss: 3.6137e-04	
Epoch 24/30	2 60626 04	
9000/9000 [==================================	.uss: 3.0003e-04	
9000/9000 [========================] - 4s 476us/step - l Epoch 26/30	.oss: 3.5744e-04	
9000/9000 [================================] - 4s 470us/step - l	oss: 3.6383e-04	
file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html		20/25

Epoch 27/30 9000/9000 [========] - 4s 470us/step - loss: 3.5341e-	04
9000/9000 [==================] - 4s 471us/step - loss: 3.5375e-	04
9000/9000 [=======] - 4s 472us/step - loss: 3.5577e-	04
9000/9000 [=======] - 4s 469us/step - loss: 3.4591e-	04
Once trained, we now use the prediction API to estimate outputs from the designated prediction	
scenarios.	

Here's an example cut of one of the predictive scenarios and the performance of the CNN and the traditional MVDR weight calculation process:





file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

5/1/2021

5/1/2021



MVDR SINR: 28.38 dB

Iterate over training scenarios to calculate average SINR for ML model and MVDR approach.



file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

5/1/2021





Average SINR performance of CNN compared to the MVDR approach: -4.91 dB

Adaptation to FPGA FW

- After quantization, we do not need to quantize to 0.0 1.0 constraint on input data like with floats anymore, nor have negative values get thrown, the model is made to use signed 8bit integer input and output with the inference input/output type value
- The "why?" of optimization has great TF documentation at -> https://www.tensorflow.org/lite/performance/model_optimization and in Post-training quantization

Pruning

Prune using TF API

In [27]: model_for_pruning = tfmot.sparsity.keras.prune_low_magnitude(model)
model_for_pruning.summary()

/home/jgentile/.local/lib/python3.8/site-packages/tensorflow/python/keras/engin e/base_layer.py:2281: UserWarning: `layer.add_variable` is deprecated and will b e removed in a future version. Please use `layer.add_weight` method instead. warnings.warn('`layer.add_variable` is deprecated and ' Model: "sequential"

Layer (type)	Output	Shape	Param #
prune_low_magnitude_conv2d ((None,	5, 5, 2)	164
<pre>prune_low_magnitude_flatten</pre>	(None,	50)	1
<pre>prune_low_magnitude_dense (P</pre>	(None,	32)	3234

file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

```
ML_ABF_beamformer_ULA
```

prune_low_magnitude_dense_1	(None,	16)	1042
Total params: 4,441 Trainable params: 2,242			
Non-trainable params: 2,199			

Quantization

Tools like TF Lite intended for embedded deployment should output a fixed point model for comparison as well (since this would be easiest/most resource optimized for FPGA logic implementation).

To scale a set of float values (b) to signed, integer values, each value can be multiplied by a scaling coefficient k and then rounded to the nearest integer:

$$k=\frac{2^{N-1}}{\displaystyle\max_{x\in b}|x|}$$

Quantize in 16x8 mode which gives 16-bit Integer weights and 8-bit Integer quantized data.

```
In [28]:
            # check if 16x8 (16b weights, 8b quantized values) quanitzation is supported
tf.lite.OpsSet.EXPERIMENTAL_TFLITE_BUILTINS_ACTIVATIONS_INT16_WEIGHTS_INT8
converter = tf.lite.TFLiteConverter.from_keras_model(model)
# use default `optimizations`_____
             converter.optimizations = [tf.lite.Optimize.DEFAULT]
# to use 16x8 mode use the OpsSet flag
             converter.target_spec.supported_ops = [tf.lite.OpsSet.EXPERIMENTAL_TFLITE_BUILT]
             #converter.target_spec.supported_ops = [tf.lite.OpsSet.TFLITE_BUILTINS_INT8]
# Set inputs & outputs of quantized model to be 8b Integers
             # https://www.tensorflow.org/lite/performance/post_training_quantization#full_i
             # thus entire model (inputs, outputs, weights, biases, etc.) are integers
             #converter.inference input type = tf.int8
             converter.inference_output_type = tf.int16
             # TODO: is this OK for representative data gen for quantization? It may be just
                https://www.tensorflow.org/lite/performance/post_training_integer_quant_16x8
             def representative_data_gen():
                  for _ in range(100):
    data = np.random.rand(1, 9, 8, 2)
                        #yield [data.astype(np.int8)]
                       yield [data.astype(np.float32)]
             converter.representative dataset = representative data gen
             tflite_16x8_model = converter.convert()
```

INFO:tensorflow:Assets written to: /tmp/tmp4ann_fb5/assets

Can save/export Keras model weights to an h5 file format, which can then be read with basic Python using the h5py package; we can dynamically traverse the h5 structure to pull out the weights for each layer.

Convolutional layer descriptions:

file:///home/jgentile/Downloads/ML_ABF_beamformer_ULA.html

5/1/2021

ML_ABF_beamformer_ULA

- Convolutional Networks- MIT Deep Learning Book <- tons of great reference here for documentation
- A Comprehensive Introduction to Different Types of Convolutions in Deep Learning
- Intuitively Understanding Convolutions for Deep Learning
- Calculating Parameters of Convolutional and Fully Connected Layers with Keras
- Convolutional Neural Networks- Intel YouTube
- Convolutions in Image Processing- MIT YouTube

Can also manually extract, and prototype, weights using Keras API: Or even using Netron

```
In [30]: model.save_weights("weights.h5")
```

```
tflite_models_dir = pathlib.Path("quantized_tflite_model/")
tflite_models_dir.mkdir(exist_ok=True, parents=True)
tflite_model_16x8_file = tflite_models_dir/"abf_model_quant_16x8.tflite"
tflite_model_16x8_file.write_bytes(tflite_16x8_model)
```

Out[30]: 5384

References

[1] Van Trees, H.L. Optimum Array Processing. New York, NY: Wiley-Interscience, 2002.

[2] Guerci, J.R. *Space-Time Adaptive Processing for Radar*, 2nd ed. Boston, MA: Artech House, 2015.

Appendix B

VHDL Design Source

B.1 Miscellaneous/Support VHDL Entities

```
1 -- Package for common utilities
2 library ieee;
   use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  use ieee.math_real.all;
5
  use std.textio.all;
6
8 package util_pkg is
10 -- // Start: Common Types
   _______
  -- VHDL-2008 unbounded array definitions
11
                  is array (integer range <>) of
12 type T_slv_2D
   std_logic_vector;
  type T_signed_2D is array (integer range <>) of signed;
13
  type T_unsigned_2D is array (integer range <>) of unsigned;
14
  type T_int_2Dis array (integer range <>) of integer;type T_slv_3Dis array (integer range <>) of T_slv_2D;
15
16
  type T_signed_3D is array (integer range <>) of T_signed_2D;
17
  type T_unsigned_3D is array (integer range <>) of T_unsigned_2D;
18
                  is array (integer range <>) of T_int_2D;
  type T_int_3D
19
20 -- // End: Common Types
    21
22 -- // Start: File I/O Utilities
    impure function F_read_file_slv_2D( file_path : string;
23
24
                                    slv_length : integer;
```

```
dim_length : integer )
25
    return T_slv_2D;
26 -- // End: File I/O Utilities
    27
28 -- // Start: String Utilities
    -- Converts a String to std_logic_vector
29
  function F_string_to_slv( X : string ) return std_logic_vector;
30
31 -- // End: String Utilities
    32
33 -- // Start: Number Utilities
    function F_return_smaller( A : integer;
34
                          B : integer ) return integer;
35
   function F_return_larger( A : integer;
36
                         B : integer ) return integer;
37
38
            F_clog2( x : real )
   function
                              return integer;
39
   function
            F_clog2( x : natural ) return integer;
40
   function F_is_even( x : integer ) return boolean;
41
   function F_is_odd( x : integer ) return boolean;
42
43
   function F_FFS_bit( x : std_logic_vector ) return integer;
44
   function F_FFS_bit( x : signed ) return integer;
45
   function F_FFS_bit( x : unsigned ) return integer;
46
 -- // End: Number Utilities
47
    48
49 end util_pkg;
50
51 package body util_pkg is
52
53 -- // Start: File I/O Utilities
    -- Reads an ASCII file with bit-vector patterns on each line
54
    where:
       + each line has a single binary value of length 'slv_length
55
   ___
    6
      + reads up to 'dim_length' lines of file
   --
56
57
   -- e.x. a file with values '0', '1', and '7' is:
          00000000
   ___
58
          00000001
59
   ---
          00000111
60
   impure function F_read_file_slv_2D( file_path : string;
61
```

```
slv_length : integer;
62
                                    dim_length : integer )
63
    return T_slv_2D is
     file
             fd
                      : text;
64
     variable V_line
                     : line;
65
     variable V_bitvec : bit_vector(slv_length - 1 downto 0);
66
     variable V_return : T_slv_2D(dim_length - 1 downto 0)(
67
    slv_length - 1 downto 0)
                       := (others => (others => '0'));
68
   begin
69
     if file_path /= "" then
70
       file_open( fd, file_path, read_mode );
       for i in 0 to dim_length - 1 loop
72
         readline( fd, V_line );
73
         read( V_line, V_bitvec );
74
         V_return(i) := to_stdlogicvector( V_bitvec );
75
       end loop;
76
     end if;
77
     return V_return;
78
   end F_read_file_slv_2D;
79
 -- // End: File I/O Utilities
80
    81
82 -- // Start: String Utilities
    function F_string_to_slv( X : string ) return std_logic_vector
83
    is
     variable V_return : std_logic_vector((X'length*8)-1 downto 0);
84
   begin
85
     for i in X'range loop
86
       V_return(((i+1)*8)-1 downto i*8) :=
87
         std_logic_vector( to_unsigned( character'pos( X(i) ), 8 )
88
    );
     end loop;
89
     return V_return;
90
   end F_string_to_slv;
91
 -- // End: String Utilities
92
    93
 -- // Start: Number Utilities
94
    95
   function F_return_smaller( A : integer;
                            B : integer ) return integer is
96
   begin
97
     if A < B then
98
      return A;
99
```

```
else
100
         return B;
101
       end if;
102
     end F_return_smaller;
103
104
     function F_return_larger( A : integer;
105
                                  B : integer ) return integer is
106
     begin
107
       if A > B then
108
         return A;
109
       else
110
         return B;
111
      end if;
112
     end F_return_larger;
113
114
     function F_clog2( x : real ) return integer is
     begin
116
       return integer(ceil(log2(x)));
117
     end F_clog2;
118
119
     function F_clog2( x : natural ) return integer is
120
     begin
121
       return F_clog2(real(x));
122
     end F_clog2;
123
124
     function F_is_even( x : integer ) return boolean is
125
126
     begin
       return (x \mod 2) = 0;
127
     end F_is_even;
128
129
     function F_is_odd( x : integer ) return boolean is
130
     begin
131
       return (x \mod 2) = 1;
132
     end F_is_odd;
133
134
     -- Find First Set bit: returns the first set bit, respecting
135
          given SLV range direction (e.g. if x(2 \text{ downto } 0) := "011",
     --
136
          F_FFS_bit(x) would return index '1', however if defined as
137
          x(0 to 2) := "011", F_FFS_bit(x) returns index '0')
138
     ___
     function F_FFS_bit( x : std_logic_vector ) return integer is
139
     begin
140
141
       for i in x'range loop
         if x(i) = '1' then
142
           return i;
143
        end if;
144
       end loop;
145
```

```
-- set bit not found (all 0's), return left-most index since
146
     this
      -- function is often used to decide how much to shift
147
      return x'left;
148
    end F_FFS_bit;
149
150
    function F_FFS_bit( x : signed ) return integer is
151
    begin
152
      return F_FFS_bit( std_logic_vector( x ) );
153
    end F_FFS_bit;
154
155
    function F_FFS_bit( x : unsigned ) return integer is
156
157
    begin
      return F_FFS_bit( std_logic_vector( x ) );
158
    end F_FFS_bit;
159
160 -- // End: Number Utilities
     161
162 end util_pkg;
```

Listing B.1: VHDL Common Utilities Package

```
1 -- Complex Multilier:
2 --
     The following code implements a parameterizable complex
    multiplier
      The style described uses 4 DSP's to implement the direct
3 --
     complex multiply
4 --
      which can be optimized for a given architecture pipeline
5 library ieee;
   use ieee.std_logic_1164.all;
6
   use ieee.numeric_std.all;
7
8
9 entity complex_multiply_mult4 is
   generic (
10
      G_AWIDTH : natural := 16;
                                -- size of 1st input of
11
     multiplier
     G_BWIDTH : natural := 18; -- size of 2nd input of
12
     multiplier
     G_CONJ_A : boolean := false; -- take complex conjugate of arg
13
     А
     G_CONJ_B : boolean := false -- take complex conjugate of arg
14
     В
15
    );
    port (
16
      clk
               : in std_logic;
17
               : in std_logic := '0'; -- (optional) sync reset for
      reset
18
     *valid's
```

```
ab_valid : in std_logic; -- A & B complex input data valid
19
      ar
                : in
                      signed(G_AWIDTH - 1 downto 0); -- 1st input's
20
     real part
                : in
                      signed(G_AWIDTH - 1 downto 0); -- 1st input's
      ai
21
     imaginary part
                      signed(G_BWIDTH - 1 downto 0); -- 2nd input's
      br
                : in
22
     real part
      bi
                : in
                     signed(G_BWIDTH - 1 downto 0); -- 2nd input's
23
     imaginary part
24
      p_valid : out std_logic; -- Product complex output data valid
                : out signed(G_AWIDTH + G_BWIDTH downto 0); -- real
      pr
25
     part of output
               : out signed(G_AWIDTH + G_BWIDTH downto 0)
      pi
26
     imaginary part of output
27
    );
28 end complex_multiply_mult4;
29
30 architecture rtl of complex_multiply_mult4 is
31
                                            : signed(G_AWIDTH - 1
32
    signal ar_q, ai_q
     downto 0) := (others => '0');
    signal br_q, bi_q
                                             : signed(G_BWIDTH - 1
33
     downto 0) := (others => '0');
    signal multr0, multr1, multi0, multi1 : signed(G_AWIDTH +
34
     G_BWIDTH - 1 downto 0) := (others => '0');
    signal addr, addi
                                            : signed(G_AWIDTH +
35
     G_BWIDTH downto 0) := (others => '0');
36
    constant K_PIPE_DELAY : integer := 3; -- # clk cycles of
37
     pipeline delay through component
    signal sig_valid_sr : std_logic_vector(K_PIPE_DELAY - 1 downto
38
      0) := (others => '0');
39
40 begin
41
            <= addr;
42
    pr
            <= addi;
    pi
43
    p_valid <= sig_valid_sr(sig_valid_sr'high);</pre>
44
45
    S_reg_inputs: process(clk)
46
    begin
47
48
      if rising_edge(clk) then
        ar_q <= ar;</pre>
49
        if G_CONJ_A then
50
          ai_q <= -ai;
51
        else
52
```

```
ai_q <= ai;
53
         end if;
54
         br_q <= br;</pre>
55
         if G_CONJ_B then
56
           bi_q <= -bi;</pre>
57
         else
58
           bi_q <= bi;</pre>
59
         end if;
60
61
         -- shift register to delay data valid to match pipeline
62
      delay
         if reset = '1' then
63
           sig_valid_sr <= (others => '0');
64
         else
65
           sig_valid_sr <= sig_valid_sr(K_PIPE_DELAY - 2 downto 0) &</pre>
66
      ab_valid;
        end if;
67
      end if;
68
    end process S_reg_inputs;
69
70
71
    -- Implements pr = (ar*br) - (ai*bi)
72
    S_real: process(clk)
    begin
73
      if rising_edge(clk) then
74
         multr0 <= ar_q * br_q;</pre>
75
         multr1 <= ai_q * bi_q;</pre>
76
                <= resize( multr0, G_AWIDTH + G_BWIDTH + 1 ) - resize
         addr
77
      ( multr1, G_AWIDTH + G_BWIDTH + 1 );
      end if;
78
    end process S_real;
79
80
    -- Implements pi = (ar*bi) + (ai*br)
81
    S_imag: process(clk)
82
    begin
83
      if rising_edge(clk) then
84
         multi0 <= ar_q * bi_q;</pre>
85
         multi1 <= ai_q * br_q;</pre>
86
                <= resize( multi0, G_AWIDTH + G_BWIDTH + 1 ) + resize
         addi
87
      ( multi1, G_AWIDTH + G_BWIDTH + 1 );
      end if;
88
    end process S_imag;
89
90
91 end architecture rtl;
```

Listing B.2: Complex Multiply Block

1 -- Parallel Adder Tree w/recursion (VHDL-2008)

```
2 -- inspired by: https://stackoverflow.com/a/50002251
3 library ieee;
   use ieee.std_logic_1164.all;
4
   use ieee.numeric_std.all;
5
6 library work;
   use work.util_pkg.all;
7
8
9 entity adder_tree is
   generic (
10
      G_DATA_WIDTH : natural := 16; -- sample bitwidth
11
      G_NUM_INPUTS : natural := 8 -- number of input samples in
12
    vector
13
   );
   port (
14
                  : in std_logic;
     clk
15
               : in std_logic := '0'; -- (optional) sync reset
      reset
16
     for *valid's
     -- input data valid across input row vector
17
     din_valid : in std_logic := '1';
18
      -- NOTE: input samples not registered
19
      din
                   : in T_slv_2D(G_NUM_INPUTS - 1 downto 0)(
20
     G_DATA_WIDTH - 1 downto 0);
21
      dout_valid : out std_logic;
22
                   : out std_logic_vector(F_clog2(G_NUM_INPUTS) +
      dout
23
     G_DATA_WIDTH - 1 downto 0)
   );
24
25 end adder_tree;
26
27 architecture rtl of adder_tree is
   constant K_NXT_NUM_INPUTS : natural := (G_NUM_INPUTS/2) + (
28
    G_NUM_INPUTS mod 2);
29
    -- registered adder outputs for next stage (+1 bit growth)
30
   -- NOTE: arbitrarily adding input slv's as unsigned since
31
    addition is same
    -- with sign extension and accounted overflow bit
32
    signal sig_nxt_din : T_unsigned_2D(K_NXT_NUM_INPUTS - 1 downto
33
     0)(G_DATA_WIDTH downto 0)
                       := (others => (others => '0'));
34
   signal sig_nxt_slv : T_slv_2D(K_NXT_NUM_INPUTS - 1 downto 0)(
35
     G_DATA_WIDTH downto 0);
    signal sig_dvalid : std_logic := '0';
36
37
38 begin
39
```

```
UG_unsigned_to_slv_2D: for i in sig_nxt_din'range generate
40
      sig_nxt_slv(i) <= std_logic_vector( sig_nxt_din(i) );</pre>
41
    end generate UG_unsigned_to_slv_2D;
42
43
    S_adder: process(clk)
44
    begin
45
      if rising_edge(clk) then
46
        if reset = '1' then
47
           sig_dvalid <= '0';</pre>
48
49
        else
           if din_valid = '1' then
50
             for i in 0 to (G_NUM_INPUTS/2) - 1 loop
51
               sig_nxt_din(i) <= resize( unsigned( din(i*2) ),</pre>
52
     G_DATA_WIDTH + 1 ) +
                                   resize( unsigned( din((i*2)+1) ),
53
     G_DATA_WIDTH + 1);
             end loop;
54
55
             if F_is_odd( G_NUM_INPUTS ) then -- account for odd
56
     input -> next stage
               sig_nxt_din(sig_nxt_din'high) <= resize( unsigned( din</pre>
57
     (din'high) ),
                                                             G_DATA_WIDTH
58
     + 1);
             end if;
59
           end if;
60
           sig_dvalid <= din_valid;</pre>
61
        end if;
62
      end if;
63
    end process S_adder;
64
65
    UG_recurse: if F_clog2( G_NUM_INPUTS ) > 1 generate
66
      U_next_adder_stage: entity work.adder_tree
67
        generic map (
68
           G_DATA_WIDTH => G_DATA_WIDTH + 1,
69
           G_NUM_INPUTS => K_NXT_NUM_INPUTS
70
        )
71
        port map (
72
           clk
73
                         => clk,
                         => reset,
           reset
74
           din_valid
                         => sig_dvalid,
75
76
           din
                         => sig_nxt_slv,
           dout_valid
                         => dout_valid,
77
                         => dout
           dout
78
        );
79
    end generate UG_recurse;
80
```

Listing B.3: Generic Parallel Adder Tree

```
1 -- CORDIC logic with output scaling to cancel out CORDIC gain (via
      CORDIC_scale)
2
3 library ieee;
   use ieee.std_logic_1164.all;
4
   use ieee.numeric_std.all;
5
6
7 entity cordic_rot_scaled is
   generic (
8
      G_ITERATIONS : natural := 16 -- also equates to output
9
     precision
   );
10
    port (
11
     clk
                   : in std_logic;
12
                   : in std_logic := '0'; -- (optional) sync reset
      reset
13
     for *valid's
      valid_in
                 : in
                         std_logic;
14
      x_in
                   : in
                         signed(G_ITERATIONS - 1 downto 0);
15
      y_in
                   : in signed(G_ITERATIONS - 1 downto 0);
16
                 : in unsigned(31 downto 0);
                                                              -- 32b
17
      angle_in
     phase_in (0-360deg)
      CORDIC_scale : in signed(G_ITERATIONS - 1 downto 0) := X"4DBA
18
     ";
19
                  : out std_logic;
      valid_out
20
      cos_out
                   : out signed(G_ITERATIONS - 1 downto 0); --
21
     cosine/x_out
                   : out signed(G_ITERATIONS - 1 downto 0) -- sine/
      sin_out
22
     y_out
   );
23
24 end entity cordic_rot_scaled;
25
26 architecture rtl of cordic_rot_scaled is
27
   component cordic is
28
29 generic (
```

```
G_ITERATIONS : natural := 16 -- also equates to output
30
     precision
      );
31
      port (
32
        clk
                      : in
                            std_logic;
33
                            std_logic := '0'; -- (optional) sync
        reset
                      : in
34
     reset for *valid's
        valid_in
                     : in std_logic;
35
                            signed(G_ITERATIONS - 1 downto 0);
        x_in
                      : in
36
                            signed(G_ITERATIONS - 1 downto 0);
37
        y_in
                      : in
        angle_in
                    : in
                            unsigned(31 downto 0);
                                                                  -- 32b
38
      phase_in (0-360deg)
39
        valid_out
                      : out std_logic;
40
                      : out signed(G_ITERATIONS - 1 downto 0); --
        cos_out
41
     cosine/x_out
                      : out signed(G_ITERATIONS - 1 downto 0)
        sin_out
42
     sine/y_out
      );
43
    end component cordic;
44
45
    signal sig_valid_out : std_logic := '0';
46
    signal sig_cos_out : signed(G_ITERATIONS - 1 downto 0); --
47
     cosine/x_out
    signal sig_sin_out : signed(G_ITERATIONS - 1 downto 0); --
48
     sine/y_out
49
    signal sig_scl_valid : std_logic := '0';
50
    signal sig_cos_scl : signed((2*G_ITERATIONS) - 1 downto 0);
51
    signal sig_sin_scl : signed((2*G_ITERATIONS) - 1 downto 0);
52
53
    signal sig_sft_valid : std_logic := '0';
54
    signal sig_cos_sft : signed(G_ITERATIONS - 1 downto 0);
55
    signal sig_sin_sft : signed(G_ITERATIONS - 1 downto 0);
56
57
58 begin
59
    valid_out <= sig_sft_valid;</pre>
60
61
    cos_out <= sig_cos_sft;</pre>
    sin_out <= sig_sin_sft;</pre>
62
63
64
    U_CORDIC_rotation: cordic
      generic map (
65
        G_ITERATIONS => G_ITERATIONS
66
      )
67
      port map (
68
```

```
clk
                        => clk,
69
         reset
                        => reset,
70
                        => valid_in,
         valid_in
71
                        => x_in,
         x_in
72
         y_in
                        => y_{in},
73
                        => angle_in,
         angle_in
74
                        => sig_valid_out,
         valid_out
75
         cos_out
                        => sig_cos_out,
76
                        => sig_sin_out
         sin out
77
78
       );
79
     S_scale_magnitudes: process(clk)
80
81
     begin
       if rising_edge(clk) then
82
         if reset = '1' then
83
           -- NOTE: mostly we need only reset registers related to
84
      handshaking/dataflow,
           _ _ _
                      which will aid in easing timing (less reset
85
      routing required than
                      resetting the wider, data output registers)
           ___
86
           sig_scl_valid <= '0';</pre>
87
           sig_sft_valid <= '0';</pre>
88
         else
89
           -- normalize/cancel CORDIC gain using given scale factor
90
           if sig_valid_out = '1' then
91
              sig_cos_scl <= sig_cos_out * CORDIC_scale;</pre>
92
              sig_sin_scl <= sig_sin_out * CORDIC_scale;</pre>
93
           end if;
94
           sig_scl_valid <= sig_valid_out;</pre>
95
96
           -- scale normalized CORDIC magnitude back down to
97
      operational data width
           if sig_scl_valid = '1' then
98
              -- since scaling & data are always of same data width,
99
      can simply shift right
              -- by >> G_ITERATIONS value (-1 data width since given
100
      signed scale factor)
              sig_cos_sft <= resize( shift_right( sig_cos_scl,</pre>
101
                                                       G_ITERATIONS - 1 ),
102
                                        sig_cos_sft'length );
103
              sig_sin_sft <= resize( shift_right( sig_sin_scl,</pre>
104
105
                                                       G_ITERATIONS - 1 ),
                                        sig_sin_sft'length );
106
           end if;
107
           sig_sft_valid <= sig_scl_valid;</pre>
108
109
```
```
110 end if;
111 end if;
112 end process S_scale_magnitudes;
113
114 end architecture rtl;
```

Listing B.4: Gain-Scaled CORDIC Rotator

```
1 -- CORDIC logic with output scaling to cancel out CORDIC gain (via
      CORDIC_scale)
2
3 library ieee;
    use ieee.std_logic_1164.all;
4
    use ieee.numeric_std.all;
5
6
7 entity cordic_vec_scaled is
    generic (
8
      G_ITERATIONS : natural := 16 -- also equates to output
9
     precision
    );
10
    port (
11
     clk
                   : in std_logic;
12
      reset
                    : in std_logic := '0'; -- (optional) sync reset
13
     for *valid's
     valid_in
                  : in
                         std_logic;
14
                          signed(G_ITERATIONS - 1 downto 0);
      x_in
                    : in
15
                         signed(G_ITERATIONS - 1 downto 0);
                   : in
16
      y_in
      CORDIC_scale : in signed(G_ITERATIONS - 1 downto 0) := X"4DBA
     ";
18
      valid_out
                  : out std_logic;
19
                  : out unsigned(31 downto 0); -- 32b phase (0-360
      phase_out
20
     deg)
                    : out signed(G_ITERATIONS - 1 downto 0)
      mag_out
21
22
    );
23 end entity cordic_vec_scaled;
24
25 architecture rtl of cordic_vec_scaled is
26
    component cordic_vec is
27
      generic (
28
        G_ITERATIONS : natural := 16 -- also equates to output
29
     precision
      );
30
      port (
31
                      : in std_logic;
      clk
32
```

```
reset
                      : in std_logic := '0'; -- (optional) sync
33
     reset for *valid's
                             std_logic;
        valid_in
                     : in
34
                             signed(G_ITERATIONS - 1 downto 0);
        x_in
                      : in
35
        y_in
                      : in
                             signed(G_ITERATIONS - 1 downto 0);
36
37
        valid_out
                     : out std_logic;
38
        phase_out
                      : out unsigned(31 downto 0); -- 32b phase
39
     (0-360deg)
                      : out signed(G_ITERATIONS - 1 downto 0)
40
        mag_out
      );
41
    end component cordic_vec;
42
43
    signal sig_valid_out : std_logic := '0';
44
    signal sig_mag_out : signed(G_ITERATIONS - 1 downto 0);
45
    signal sig_phase_out : unsigned(31 downto 0);
46
47
    signal sig_scl_valid : std_logic := '0';
48
    signal sig_mag_scl : signed((2*G_ITERATIONS) - 1 downto 0);
49
    signal sig_phase_q : unsigned(31 downto 0);
50
51
    signal sig_sft_valid : std_logic := '0';
52
    signal sig_mag_sft : signed(G_ITERATIONS - 1 downto 0);
53
    signal sig_phase_qq : unsigned(31 downto 0);
54
55
56 begin
57
    valid_out <= sig_sft_valid;</pre>
58
    phase_out <= sig_phase_qq;</pre>
59
    mag_out <= sig_mag_sft;</pre>
60
61
    U_CORDIC_vectoring: cordic_vec
62
      generic map (
63
        G_ITERATIONS => G_ITERATIONS
64
      )
65
      port map (
66
        clk
                      => clk,
67
        reset
                      => reset,
68
69
        valid_in
                      => valid_in,
                      => x_in,
        x_in
70
                      => y_in,
        y_in
71
72
                      => sig_valid_out,
        valid_out
73
                      => sig_phase_out,
        phase_out
74
        mag_out
                      => sig_mag_out
75
      );
76
```

```
77
    S_scale_magnitudes: process(clk)
78
    begin
79
       if rising_edge(clk) then
80
         if reset = '1' then
81
           -- NOTE: mostly we need only reset registers related to
82
      handshaking/dataflow,
                     which will aid in easing timing (less reset
83
      routing required than
           _ _
                     resetting the wider, data output registers)
84
           sig_scl_valid <= '0';</pre>
85
           sig_sft_valid <= '0';</pre>
86
87
         else
           -- normalize/cancel CORDIC gain using given scale factor
88
           if sig_valid_out = '1' then
89
             sig_mag_scl <= sig_mag_out * CORDIC_scale;</pre>
90
           end if;
91
           sig_scl_valid <= sig_valid_out;</pre>
92
           -- since we don't care about scaling phase (for now,
93
      interacts with
           -- other CORDIC/trig functions at full 32b width) just
94
      pipeline to
           -- match delay of scale & shift of magnitude signal
95
           sig_phase_q <= sig_phase_out;</pre>
96
97
           -- scale normalized CORDIC magnitude back down to
98
      operational data width
           if sig_scl_valid = '1' then
99
             -- since scaling & data are always of same data width,
100
      can simply shift right
             -- by >> G_ITERATIONS value (-1 data width since given
101
      signed scale factor)
             sig_mag_sft <= resize( shift_right( sig_mag_scl,</pre>
102
                                                      G_ITERATIONS - 1 ),
103
                                       sig_mag_sft'length );
104
           end if;
105
           sig_sft_valid <= sig_scl_valid;</pre>
106
           sig_phase_qq <= sig_phase_q;</pre>
107
108
         end if;
109
       end if;
110
111
    end process S_scale_magnitudes;
113 end architecture rtl;
```

Listing B.5: Gain-Scaled CORDIC Vectoring