Agu

## M.U. Agu, MIEEE, MNSE Department of Electrical Engineering University of Nigeria, Nsukka

#### ABSTRACT

In this paper, a generalised approach to the analysis of a class of passively soft-switched PWM DC-DC converters is presented. The circuit cell that gives this class of converters its passively soft-switched characteristics is first introduced. The use of this circuit cell to transform the basic hard switched converters (buck, boost, bucklboost, Cuk's, Sepic and Zeta) into their varied passively soft-switched PWM topologies is illustratively presented. A generalised analysis representative of all the soft-switched converter types in the class is carried out.

#### **1. INTRODUCTION**

The switching losses of the conventional hardswitched dc to dc converter increase with increase in operating frequency. These switching losses include the active switch current and voltage overlap loss during the switching interval, the capacitance losses during the active switch turn on and diode reverse recovery loss during the diode turn off. But operation at high frequency has the advantage of resulting in considerable reduction of the size and weight of circuit reactive components for a given power output. Some proposals have been made to minimise or eliminate these losses at high frequency. The earlier proposals to achieve this are mainly various forms of the frequency or pulsewidth modulated (FM or PWM) quasi- resonant converters (unclamped or clamped) that use zero current and/or zero voltage switching to minimise switching loss [1 -11]. But each of these converters suffers from one or more of the disadvantages of high current and voltage stresses, the presence of more than one active switch, active switch capacitive turn on loss, elaborate cross zero detection circuit, difficulties and adverse effects of FM control, converter freewheeling diode turn off loss and/or increased number of reactive components. Several topologies [12-19] of the soft-switched PWM converter have been proposed to minimise or eliminate most of these disadvantages. Each of these proposed PWM converters is either actively [12-16] or passively [17-19] soft switched and, in most cases [12-14 & 17-18], the soft switching circuit cell is applicable to only one dc-dc single stage converter type. The actively soft-switched PWM converter has two or more active switches and therefore relatively elaborate control circuitry. On the other hand, the passively soft- switched single stage converter has only one active switch and much simpler control requirement. Reference 19 reports some passively soft switching circuit cells that provide zero current (ZC) turn on and zero voltage (ZV) turn off of the active switch and ZC plus ZV turn off and ZV turn on of the main converter free wheeling diode. The work in this paper is an extension to show the versatility of one of the proposed circuit cells (in reference 19) which provides soft switching for all the basic single stage dcdc converter types at minimum voltage and current stress to the circuit components. The versatility is shown by using the circuit cell to configure 12 single stage converter topologies and then giving one generalised procedure that enables the design and the performance determination of the converters.

### 2. THE CIRCUIT CELL AND THE SOFT - SWITCHED CONVERTER TOPOLOGIES

The circuit cell used in realising the passively soft-switched PWM converter is shown in Fig. 1 as a three terminal device. The use of Type A or Type B of the cell depends on the basic converter configuration. In the cell topology, D is the free wheeling diode that forms part of the basic converter,  $L_r C_r$  are the resonant inductor and capacitor respectively.  $D_{s1}$ ,  $D_{s2}$  and  $D_{s3}$  are the snubber diodes while  $C_s$  is the snubber capacitor.

LINGE LOTING



Fig. 1: Circuit Cells for realising the soft-switched Converters

Fig. 2 shows the cell connection in the basic conventional dc-dc converters (buck, boost, buck/boost, Cuk's, sepic and zeta converters) to make these converters to be passively soft switched. For each of the first three converters

(the buck, boost and buck/boost), there are three possible connection points (a, b and c) for terminal 3 of the circuit cell but for each of the remaining three up/down converters, only one connection point for terminal 3 is possible.



Agu



Fig. 2: The Lossless Soft Switched PWM Converters (buck, boost, buck/boost, Cuk's, Sepic and Zeta)

During the on time of the converter active switch S, the free-wheeling diode D is off and during the off time of the active switch S, the diode D is on. The on time and the off time of the active switch S are respectively preceded by the turn on and turn off transients during which current flows for a relatively very short time in the circuit cell. During the on time of the active switch S, the voltage  $V_{cr}$  of the resonant capacitor  $C_r$ is clamped to the voltage  $V_{31s}$  for type A cell and the negative of  $V_{31s}$  for type B cell and this clamping ensures that, at the appropriate time, the switch S is turned off at zero voltage. V  $_{31s}$  is the voltage between terminals 3 and 1 when S is on. During the subsequent switch turn off transient, the resonant capacitor voltage rises at such a predetermined rate as to eliminate the need for the conventional lossy snubber circuit across the active switch. Also during the turn off transient, the energy stored in the snubber capacitor  $C_s$  is returned to the load to allow the turn on of the free-wheeling diode at zero voltage at the end of the turn off transient at which instant V<sub>cr</sub> becomes clamped (by  $D_{s1}$  and  $D_{s2}$  conducting) to the voltage between terminals 3 and 2 ( $V_{32}$  for type A cell and the negative of  $V_{32}$  for type B cell) of the circuit cell. During the off time of the active switch S, therefore,  $V_{cs}$  is zero and  $V_{cr}$  is  $V_{32}$  and the negative of  $V_{32}$ for types A and B cells respectively. When S is turned on, the subsequent turn on transient returns (at a rate determined by the value of  $L_r$ ) the energy in the resonant inductor to the stiff dc voltage  $V_{21s}$  (or - $V_{21S}$ ) which is the voltage between terminals 1 and 2 of the circuit cell when S is on. The free-wheeling diode is therefore turned off at zero voltage and zero current while the active switch S is turned on at zero current. The rate of fall of the free -wheeling diode current (or the rate of rise of the active switch current) is made low enough by the choice of  $L_r$ ) as to cause the power loss due to the diode recovery action to be negligible. For the rest of the turn on transient interval,  $C_r$  and  $C_s$  are made to acquire on time voltages that ensure zero voltage turn off of S and the recovery of the commutation energy at the next turn off transient interval.

Agu

### 3. GENERALISED ANALYSIS OF THE PASSIVELY SOFT -SWITCHED PWM CONVERTER.

In the generalised analysis, the operation of the converter with the type A circuit cell is considered. With the type B circuit cell, the equations derived in the analysis are fundamentally the same. In the analysis, the following assumptions are made:

- i. The semi-conductor switches and the passive components are ideal.
- ii. The duration of the active switch turn on and turn off transients is so small that during these transients, the converter filter inductor currents remain constant at their values when the turn on

and turn off transients are initiated.

iii. The converter input and output voltages and other filter capacitor voltages are ripple free.

The operation of the soft switched PWM converters is made up of 9 stages in a switching cycle and these 9 stages can be divided into 4 major sections namely:

# 3.1 The off time of the converter active switch (stage 1), $t_0 < t < t_1$ :

The off time of the converter active switch is selected here as the first stage of the switching cycle. In this interval,  $t_o < t < t_1$  the inductor filter current or the sum of the inductor filter currents flows through a series combination of the resonant inductor  $L_r$  and the free wheeling diode D. This current or current sum falls from 12 at  $t = t_0$ to  $I_1$  at  $t = t_1$  according to the relation.

 $t_1-t_0 = (I_2-I_1)/K$  (1) where K is a constant of the converter type During this interval, the resonant capacitor voltage V<sub>cr</sub> is clamped at V<sub>32</sub> while the snubber capacitor voltage V<sub>cs</sub> is zero.

# **3.2** The active switch turn on transient interval

This is made up of three stages namely:

**Stage 2:**  $t_1 < t < t_2$ : The converter active switch S is turned on at  $t = t_1$  and this places a voltage  $V_{21s}$  (positive with respect to terminal 2 of the circuit cell) across  $L_r$  in series with D so as to turn off the free wheeling diode at zero current and zero voltage at  $t = t_2$ .

 $t_2 - t_1 = L_r I_1 / V_{21s}$  (2)

At the end of this stage, the switch current becomes  $I_1$ .

**Stage 3:**  $t_2 < t < t_3$ : At  $t = t_2$ , a resonant current starts to flow in the loop comprising  $C_r$ ,  $D_{s2}$ ,  $L_r$ , terminal 1 and terminal 3 of the circuit cell. During this resonant mode, the resonant inductor current  $i_{lr}$  and the capacitor voltages  $V_{cr}$  and  $V_{cs}$  are given by the following expressions.

$$\begin{split} &i_{1r} = (V_{32} - V_{31s})/Z_0 sin \omega_0 (t-t_2) \\ &v_{cr} = (K_s + K_r \cos \omega_0 (t-t_2) \ V_{32} \end{split}$$

 $\begin{array}{ll} + K_r \, V_{31s} \, (1 - \cos \omega_0 (t - t_2)) & (4) \\ v_{cs} = -K_s (V_{32} - V_{31s}) [1 - \cos \omega_0 (t - t_2)] & (5) \\ \text{where} \\ K_s = \omega_{0s}^{-2} / \omega_0^{-2}, \, K_r = \omega_{0r}^{-2} / \omega_0^{-2} & (6) \\ \omega_0^{-2} = 1 / (L_r C_r) + 1 / (L_r C_s) = \omega_{0r}^{-2} + \omega_{0s}^{-2} & (7) \\ \text{This stage ends when diode } D_{s1} \text{ becomes} \\ \text{forward biased at } t = t_3 \text{ and starts conducting} \\ \text{current thus clamping } V_{cr} \text{ to } V_{31s}. \\ v_{cr}(t_3) = V_{31s} & (8) \\ \text{The duration of stage 3 can iteratively be} \end{array}$ 

determined from equation 8. **Stage 4:**  $t_3 \le t \le t_4$ : During this stage, diodes  $D_{s1}$  and  $D_{s2}$  are conducting and the resonant

 $D_{s1}$  and  $D_{s2}$  are conducting and the resonant inductor current oscillates in the loop comprising  $D_{s1}$ ,  $D_{s2}$ ,  $C_s$  and  $L_r$  until the resonant inductor current becomes zero at t = t<sub>4</sub>. The resonant inductor current capacitor voltages and the duration of this stage can be shown to be given by the following:

$$i_{1r} = V_s(t_3)/Z_{0s}sin\omega_0(t - t_3) + i_{1r}V_s(t_3)/Z_{0s}cos\omega_0(t - t_3)$$
(9)  

$$v_{cr} = V_{31s}$$
(10)  

$$v_{cs} = v_{cs}(t_3)cos\omega_0(t - t_3) - Z_{0s}sin\omega_0(t - t_3)$$
(11)  

$$i_{1r}(t_4) = 0$$
(12)

Where:  

$$\omega_{os} = \frac{1}{L_r C_s}, Z_{os} = \sqrt{L_r C_r}$$
 (13)

## **3.3** The active switch on time

(Stage 5):  $t_4 \le t \le t_5$ : In this interval, the active switch S is carrying the filter inductor current (or the sum of the filter inductor currents). The switch current rises from I<sub>1</sub> at  $t = t_4$  to I<sub>2</sub> at  $t = t_5$ .

 $t_5 - t_4 = (I_2 - I_1)/K$  (14) where K is as defined in equation 1.

# 3.4 The active switch turn off transient interval: $t_5 \le t \le t_9$

The transient associated *with* the turn off of the active switch S has four stages described as follows:

**Stage 6:**  $t_5 \le t \le t_6$ : The switch S is opened at  $t = t_5$  and the entire switch current  $I_2$  is diverted to charge the resonant capacitor  $C_r$ through diode  $D_{s1}$  This charging action makes the switch voltage to rise from zero (at  $t = t_5$ ) at a rate that ensures zero voltage turn off of the switch. The resonant capacitor voltage during this sub- interval is given by the expression:

$$v_{cr} = I_2(t - t_s)/C_r + V_{31s}$$
(15)

Stage 6 ends when diode  $D_{s3}$  (with  $D_{s1}$  already conducting) becomes forward biased and starts to conduct at  $t = t_6$  and this happens when  $v_{cr}$  reaches the voltage value given by

$$v_{cr} = v_{cs}(t_4)C_r + V_{32} \tag{16}$$

The stage 6 interval can therefore be calculated from the relation

 $t_6 - t_5 = [V_{31s} - V_{32} - V_{cs}(t_4)]C_r/l_2$  (17) **Stage 7:**  $t_6 \le t \le t_7$ : In this sub-interval, the current I<sub>2</sub> flowing in and out of the cell circuit splits into two parallel paths consisting of a series combination of D<sub>sl</sub> and C<sub>r</sub> on one hand and the series combination L<sub>r</sub> C<sub>r</sub>, D<sub>s3</sub> and V<sub>o</sub> on the other hand. During this stage, i<sub>1r</sub>, v<sub>cr</sub> and v<sub>cs</sub> can be shown to be given by

$$i_{1r} = K_r I_2 (1 - \cos \omega_0 (t - t_6))$$
(18)  

$$v_{cr} = V_{32} + V_{cr} (t_4) - K_s I_2 / (2C_r) (t - t_6)$$
  

$$-K_r Z_{0Is} I_2 \sin \omega_0 (t - t_6)$$
(20)

Where:

$$Z_{0Is} = \sqrt{[L_r C_r / (C_s (C_s + C_r))]]}$$
(21)

Stage 7 ends at  $t = t_7$  when  $D_{s2}$  becomes forward biased so that the conduction of all the three snubber diodes clamps  $V_{cr}$  to  $V_{32}$ .Therefore, the sub-interval  $(t_7 - t_6)$  can be determined form the relation.

$$v_{\rm cr}(t_7) = V_{32} \tag{22}$$

**Stage 8:**  $t_7 \le t \le t_8$ : In this stage, all the snubber diodes conduct and the resonant inductor current rises from its value at  $t = t_7$  to  $I_2$  at  $t = t_8$ .  $i_{1r}$  and  $V_{cs}$  in this interval are given as:

$$i_{Ir} = i_{Ir}(t_7) cos\omega_{os}(t - t_7) + v_{cs}(t_7) Z_{os} sin\omega_{os}(t - t_7)$$
(23)  

$$v_{cs} = v_{cs}(t_7) cos\omega_{os}(t - t_7) - i_{Ir}(t_7) Z_{os} sin\omega_{os}(t - t_7)$$
(24)  
The duration of stage 8 in seconds can be obtained from the relation.

$$i_{Ir}(t_8) = I_2$$
 (25)

Stage 9:  $t_8 \le t \le t_9$ : In this stage, all snubber diodes stop conducting and the current  $I_2$  charges the capacitor  $C_r$  and this charging continues until  $V_{cs}$  is decreased from its value at  $t = t_8$  to zero at  $t = t_9$ 

 $t_9 - t_8 = C_s v_{cs}(t_8)/I_2$  (26) At t = t<sub>9</sub>, the free wheeling diode D becomes forward biased and the current I<sub>2</sub> is instantaneously transferred to it at zero voltage.

## Time Variation of Selected Circuit Currents and Voltages:

The time variation of  $i_{1r}$ ,  $V_{cr}$ ,  $V_{cs}$ , the free wheeling diode current  $i_D$  and the switch current  $i_s$  are shown in Fig. 3 for converters with type A circuit cells while Table 1 shows the relevant circuit voltages and currents for the various converter topologies in Fig. 2.



Agu

Fig. 3: i<sub>Lr</sub>, v<sub>cr</sub>, v<sub>cs</sub>, i<sub>D</sub> and i<sub>s</sub> for converters using Type A Cell

# Adaptation of Analysis to Type B Circuit Cell:

Equations 1 to 26 become the circuit equations of type B circuit cell in the basic converter types if  $V_{21s}$ ,  $V_{31s}$ , and  $V_{32}$  in these equations are replaced by their negative values ( $-V_{21s} > -V_{31s}$  and  $-V_{32}$ ) respectively. Also, the time variation of  $i_{1r}$ ,  $V_{cr}$ ,  $v_{es}$ , the free wheeling diode current  $i_D$  and the switch current is for converters with type B circuit cell only differs from that of converters with type A cell in the  $V_{cr}$  waveform because with type B cell,  $V_{cr}$  falls from  $-V_{32}$  to  $-V_{31s}$  during the turn on transient and does the reverse during the turn off transient

#### CONCLUSION

A unified analysis approach for designing and predicting the performance of the basic converter passively soft-switched by a versatile circuit cell has been presented in this paper. The unified analysis has been shown to be applicable to twelve converter topologies created using the circuit cell. Neglecting the very short duration of the active switch transient current during its turn on transient, the converter active switch and free wheeling diode current and voltage stresses remain the same as those of the hardswitched converter. With this minimum current and voltage stresses, relatively simple control circuit and near loss less switching features, the converter discussed has the potential of wide industrial applications.

#### REFERENCES

- F. C Lee, "High –frequency quasiresonant converter topologies." Proc. IEEE, Vol. 76, No.4, 1988, pp. 377-390.
- K. H. Liu, R. Oruganti, and F.C. Lee, "Quasi resonant converters-Topologies and characteristics," IEEE Trans Power Electron., Voi.2, No.1, 1987, pp. 62 - 71.

- K.H. Liu and F. C. Lee, " Zero voltage switching technique in *DC/DC* converters," IEEE Trans. Power Electron, Vol. 5. No.3, 1990, pp 293- 304.
- J. G. Cho ., " Cyclic quasi-resonant converters: A new group of resonant converters suitable for high performance *DC/DC* and *AC/AC* conversion applications," Proc. IEEE IECON, 1990, PP.956-963.
- 5. I. Barbi., "Buck quasi-resonant converter operating at constant frequency: Analysis, design and experimentation," IEEE Trans. Power Electron., Vol.5 No.3, 1990, pp. 276-283.
- C. C. Chan and K. T. Chau, "A new zero voltage switching DC/DC boost converter", *IEEE Trans Aerosp. Electron. Sys*, Vol. 29, No. 1, 1993, pp.131-137.
- B. T. Lin, G. Lin and S. S. Qui, "A new group of quasi-resonant converters", *Chinese J. of South China Univ. Tech.* Vol. 23, No. 8, 1995, pp.131-137.
- 8. L. Yang "From variable to constant switching frequency topologies: A general approach", *in Porc. IEEE PESC' 93*, Rec. pp. 517-523.
- 9. D. maksimovic and S. Cuk, "Constant frequency control of quasi-resonant converters", *IEEE Trans. Power Electron* Vol. 6, No. 1, 1991, pp. 141-150.
- Z. H. Hu, "A new type of clamped zero voltage DC/DC converter: Topology, operation and calculation" Acta Electron. Sinica, Vol. 23, No. 1, 1995 (in Chinese), pp. 34-39.
- Bo-Tau Lin, Kam-Wah Siu and Yim-Siu Lee, "Actively clamped zerocurrent switching quasi-resonant converters using IGBTs", *IEEE Trans on Industrial Electronics* Vol. 46, No. 1, Feb 1999, pp. 75-81

 C. J. Tseng and Chem-Lin Chen, "A Novel ZVT PWM Cuk Power Factor Corrector", IEEE Trans. on Industrial Electronics, Vol. 46, No.4, Aug. 1999, pp. 780-787.

- M. M. Jovanovic Yungtaek Jang, " A Novel- Active Snubber for High-Power Boost Converters". IEEE Trans. on Power Electronics, Vol. 15, No.2, March 2000, pp. 278-284.
- 14. V. M. Pacheco, A. J. Nascimento, V. J. Farias, J. B. Vieira, L. C. de Freitas. "A Ouadratic Buck Converter with Lossless Commutation " IEEE Trans. on Industri.al Electronics, Vol. 47. No.2, April 2000, pp. 264-272.
- R .C. Fuentes and H. L. Hey,"An improved ZCS-PWM Commutation Cell for IGBT Application", IEEE Trans. On Power Electronics, Vol. 14 No. 5, Sept. 1999, pp. 939-948.
- Julian Y. Zhu and Daohung Ding, "Zero-Voltage- and Zero-Voltageand o-Current- Switched PWM DC-DC Converters Using Active Snubber", IEE Trans. On Industrial Application Vol. 35, No. 6, Nov./Dec. 1999, pp. 1406-1412.
- T. A. Lambert, J. B. Vieira, L. C. de Freias, L. R. Barbosa and V. J. Ferias, "A Boost PWM Soft-Single-Switched Converter with Low Voltage and Current Stresses", IEEE Trans. On Power Electronics, Vol. 1, No. 1, Jan. 1998, pp. 26-34
- B.P Divalkar and Damy Sutanto, "Optimum Buck Converteer with a single Switch", IEEE Trans. On Power Electronics, Vol. 14, No. 4, July. 1999, pp. 636-642
- K. M. Smith and K. M. Smedley, "Properties and Synthesis of Passive Lossless Soft-Switching PWM Converters", IEEE Trans. On Power Electronics, Vol. 14, No. 5, Sept. 1999, pp. 890-899.

Converter Type	Current I <sub>1</sub> [I <sub>1</sub> = $i_D(t_1)$ ]	Current $I_2$ [ $I_2 = i_s(t_5)$ ]	$V_{21s} \\ (V_{21}, t_l \le t \le t_5)$	$V_{31s}$ $(V_{31},tl \le t \le t_5$	V32	Cell Type
Buck						
a	$i_L(t_1)$	$i_{L}(t_{5})$	-V <sub>s</sub>	-V <sub>s</sub>	0	В
b	"	"	$-V_s$	0	V <sub>s</sub>	В
c	"	"	-Vs	$V_{o}-V_{s}$	Vo	В
Boost						
а	$i_{L}(t_{l})$	$i_L(t_5)$	Vo	0	-Vo	А
b	"	"	Vo	Vs	V <sub>s</sub> V <sub>s</sub>	А
c	"	"	Vo	Vo	0	А
Buck/Boost						
a	$i_{L}(t_{l})$	$i_L(t_5)$	-Vo	- Vs	$\mathbf{V}_0$	В
b	"	"	$-(V_S+V_O)$	0	V <sub>s</sub> -V <sub>s</sub>	В
c	"	"	$-(V_s+V_O)$	$-(V_s+V_o)$	0	В
Cuk's	$i_{L1}(t_l)+i_{L2}(t_l)$	$i_{Ll}(t_5)+i_{L2}(t_5)$	-V <sub>s</sub>	0	V <sub>cl</sub>	В
<u>Sepic</u>	$\overline{i_{L1}(t_l) + i_{L2}(t_l)}$	$\overline{i_{L1}(t_l) + i_{L2}(t_l)}$	$V_{cl} + V_0$	V <sub>cl</sub> +V <sub>o</sub>	0	A
Zeta	$i_{L1}(t_l) + i_{L2}(t_l)$	$i_{L1}(t_l)+i_{L2}(t_l)$	V <sub>cl</sub>	V <sub>cl</sub>	0	А

Agu

 Table 1: Circuit Voltages and Currents for the Converter Topologies in Fig. 2