

# 5KVA POWER I NVERTER DESI GN AND SI MULATI ON BASED ON BOOST CONVERTER AND H-BRIDGE I NVERTER TOPOLOGY 

*Musa, A. and G.S.M. Galadanci<br>Department of Physics, Bayero University, PMB 3011, Kano<br>*Correspondence author


#### Abstract

Five (5) KVA power inverter was designed and simulated base on two topologies; Boost converter and Half-bridge inverter topology. A 555 timer IC was used as the control at fixed frequencies of 25 kHz and 50 Hz for the two stages. The results of the simulation were obtained. The graphs for both stages were plotted and the results show a significant increase in the voltage and duty cycle. The wave form of the output gives a square wave form.


Keywords: Power inverter, Simulation, Topology, Converter

## I NTRODUCTI ON

The World demand for electrical energy is constantly increasing and conventional energy resources are diminishing and even threatened to be depleted. With the increasing popularity of alternative power sources, such as solar and wind, the need for static inverters to convert dc energy stored in batteries to conventional ac form has increased substantially. This conversion can either be achieved by transistors or by SCRs (silicon controlled rectifiers). For lower and medium power outputs, transistorised inverters are suitable but for high power outputs, SCRs should be used. Transistor inverters are useful in wide variety of applications. They provide power to the complicated electronic systems of orbiting satellites and cool astronaut suits (http;//Guru/PEInverters/introduction/pdf/inv.pdf, 2006).

However, MOSFETs (Metal Oxide Semiconductor Field Effect Transistor) and IGBTs (Insulated Gate Bipolar Transistor) are good candidates for the switches in dc to ac conventional techniques. With the development electronic devices and circuits, newer equipment often have converters that allow the user to change the voltage and frequency applied to the equipment .Power electronics also provides the industries with effective methods to save energy and improve performance (Sen, 2002).

Power electronic devices can be divided in to two categories: Single component and hybrid
component. The single component is composed of one solid-state device, and hybrid component is a combination of several single components manufactured as a single block. The single devices are loosely divided into three type :(1) the two layer devices such as diode , (2) the three layer devices such as transistor, and (3) the four layer devices such as the Thyristor. The hybrid components include wider range of devices such as the Insulated Gate Bipolar Transistor (IGBT), Static Insulated Transistor (SIT), and Darlington Transistor (DT). Solid state devices are main building components of any converter. Their function is mainly to mimic the mechanical switches by connecting and disconnecting electrical loads, but at very high speed. When the mechanical switch is open (off), the current through the switch is zero and the voltage across its terminal is equal to the source voltage. When the switch is closed (on), its terminal voltage is zero and its current is determined by load impedance (Mukund, 2006).

## Design Stage for fly Boost Converter and Power

 I nverter
## Boost converter design

Based on the dc-dc converter topology; Boost converter circuit design is shown with duty cycle (D), output input gain with pulse width modulation to drive the converter at 25 kHz shown in Figure 1.0


Figure 1.0: Boost converter schematic diagram

The output to the input voltage gain of the inverter is given by (Simon and Oliva, 2005).

$$
\begin{array}{rlr}
M(V) & =\frac{P_{\text {Pas }}}{V_{\text {in }}}=\frac{1}{1-\mathrm{D}} & 2.0 \\
\text { and } \quad \frac{1_{\text {qut }}}{J_{\text {in }}} & =\frac{1}{1-\mathrm{D}} & 2.1
\end{array}
$$

where $D$, is the duty cycle of switching converter that is

$$
D=\frac{r_{\mathrm{gm}}}{\tau}=\frac{t_{\mathrm{gm}}}{\tau_{\mathrm{on}}+\tau_{\mathrm{aft}}}
$$

where $t_{\text {off }}=$ switched off time for the transistor
$t_{o n}=s w i t c h e d ~ o n ~ t i m e ~ f o r ~ t h e ~ t r a n s i s t o r ~ a n d ~$
' $I$ ' $=$ switching perfod of the tranglstor" which is define by the following relation

$$
\begin{array}{rlr}
T & =\frac{1}{f_{\mathrm{s}}}=\mathrm{t}_{\text {on }}+t_{\text {off }}=\frac{2, I}{V_{\text {in }}}+\frac{1 \Delta I}{V_{\text {out }}-v_{\text {in }}} & 2.3 \mathrm{a} \\
\text { or } T & =\frac{1 \Delta N V_{\text {qut }}}{V_{\text {in }}\left(V_{\text {out }}-V_{\text {in }}\right)} & 2.3 \mathrm{~b}
\end{array}
$$

However, with 555 -timer IC's an inexpensive regulated SMPS is constructed, feedback and pulse width modulation were shown in Figure 2.0. If the desired inverter frequency and the voltage are known, the power consumed by the switching on and off of the converter can be estimated by the following equation (http://supertex.com/pdf/app.note/AN-36.pdf, 2008).

$$
\mathrm{P}_{\text {out }}=\mathrm{f}_{\text {out }} \mathrm{C}_{\text {out }} V_{\text {out }}^{2}
$$



Figure 2.0 DC-DC Boost converter

## Determine operating frequency, vuty cycie, and inauctor

Neglecting switch resistance, inductor losses, and other parasitic, the relationship between these parameters can be approximated by the following

$$
P_{\text {out }}=\frac{\left(D V_{i m}\right)^{2}}{2 f_{\varepsilon} \mathrm{L}}
$$

Selection of a converter frequency is very important, since many applications require certain frequencies for EMI reasons. Higher switching frequencies allow the use of smaller inductors but lead to high switching

$$
\mathrm{D}=\frac{\sqrt{2 \mathrm{~F}_{\mathrm{e}} \mathrm{~F}_{\text {qut }}}}{v_{\mathrm{in}}}
$$

The equation above yield duty cycles greater than $100 \%$. For the inductor rating, peak inductor current can be approximated using the following equation

$$
\mathrm{I}_{\mathrm{L}(\mathrm{pk})}=\sqrt{\frac{2 \mathbb{F}_{\mathrm{put}}}{f_{\mathrm{G}} \mathrm{~L}}}
$$

## Select $\mathbf{Q}_{\text {sw }}$ and D

For switching transistor $\mathrm{Q}_{\text {sw }}$, the most important parameters are break down voltage, on resistance, peak current, and power dissipation. For the diode, the important parameters are reverse break down

$$
I_{\mathrm{qw}}(\mathrm{pk})=\mathrm{I}_{\mathrm{p}(\mathrm{pk})=\mathrm{I}_{\mu}(\mathrm{pk})}
$$

voltage, peak repetitive current, and average forward current and reverse recovery time. Since peak inductor current also flows through the switch and the diode, it may be used to rate these components as well.
losses. Conversely, lower frequencies can reduce switching losses but require large inductors. Converter in the range of $20 \mathrm{kHz}-100 \mathrm{kHz}$ are generally suitable. Duty cycle is calculated as follows.

Maximum average current will occur at minimum input voltage

$$
\mathrm{I}_{\mathrm{qwx}}=\frac{P_{\text {eut }}}{v_{\mathrm{in}}}
$$

Average power dissipation in the switch can be estimated from the following equation.

Where $\mathrm{R}_{\text {sw }}=$ switch on resistance

## Select $\mathbf{C}_{\text {in }}$ and $\mathrm{C}_{\text {out }}$

Input capacitance $\mathrm{C}_{\text {in }}$ functions as an input bypass capacitor to reduce the effective source impedance

$$
C_{i n} \geq \frac{1}{2 \pi f_{e} z_{\text {in }}}
$$

and also EMI by restricting high frequency current paths to short loops.. For the best performance $\mathrm{C}_{\text {in }}$ impedance should be less than $1 \Omega$.
3.1

Where $Z_{i n}=C_{\text {in }}$ impedance
Output capacitance $\mathrm{C}_{\text {out }}$ stores high voltage energy and also reduces EMI by restricting high frequency current paths to stop short loops. The value of $\mathrm{C}_{\text {out }}$

$$
\mathrm{C}_{\text {out }} \geq \frac{l_{\text {lout }}}{\text { ripgle } f_{\text {finv }} V_{0 u t}}
$$

must largely dependent on the desired ripple voltage on $V_{\text {out }}$. Generally, ripple (as a fraction of output voltage) of about $10 \%$ is adequate.

$$
3.2
$$

Where $\mathrm{I}_{\text {out }}=$ output current to the inverter,

$$
\text { Ripple }=\frac{v_{T 1 P}{ }^{p l e}(p=p)}{V_{\text {eut }}} \text { and } \mathrm{F}_{\mathrm{inv}}=\text { inverter frequency, both } \mathrm{C}_{\text {in }} \text { and } \mathrm{C}_{\text {out }} \text { should be high frequency }
$$ types

## Select Timing Components $\mathrm{R}_{9}, \mathrm{~B}_{\mathrm{p}}$ and $\mathrm{C}_{7}$

Timing components $\mathrm{R}_{\mathrm{c}}, \mathrm{R}_{\mathrm{D}}$ and $\mathrm{C}_{\mathrm{V}}$ determine nominal converter frequency and maximum duty cycle. Selection of these components is an iterative process.

$$
\mathbb{D}_{\text {(max) }}=\frac{1}{1+\frac{2 A 4 I}{N_{C D}+2} \ln \left[\frac{3-2 \mathbb{R} C D}{2-N C D}\right]}
$$

$$
\text { where } N_{c D}=R_{c} / R_{D}
$$

The $\mathbf{R}_{\mathrm{c}} / \mathrm{R}_{\mathrm{D}}$ ratio must be greater than $\mathbf{2 / 1}$ for proper operation of the 555 timer. If less, timing capacitor voltage will be unable to discharge to $1 / 3 V_{C C}$ and output of the 555 will remain low. Nominal converter frequency can be calculated using the following equation.

$$
\mathrm{f}_{\mathrm{a}(\mathrm{nom})}=\frac{1}{\mathbb{E}_{\mathrm{C}_{\mathrm{T}}}\left(0.678+\frac{2}{\mathbb{N}_{\mathrm{CD}}+2} \mathrm{~N}\left[\frac{2-\mathrm{NCD}}{\mathrm{ENCD}}\right]\right)}
$$

## Select Feedback components $\mathrm{R}_{\mathrm{mz}}$ 会 $\mathrm{Z}_{5 \times 5}$

Output voltage is determine by the zener voltage plus an amount of bias voltage needed to vary duty cycle of the timing

$$
V_{\text {out }}=V_{2}+V_{\text {buas }}
$$

The amount bias will vary depending on load and input voltage. The extreme limits of bias voltage are given in equations 3.6 and 3.7.

$$
\begin{align*}
& V_{\mathrm{bias}(\mathrm{~min})}=\frac{1}{a} V_{\text {in }} \\
& V_{\mathrm{bian}(\max )}=V_{i n}\left[\frac{1}{3}-\frac{1}{1+N_{C D}+\frac{2}{N_{E B C}}}\right]\left[1+\mathrm{N}_{F Z}\left(1+\mathrm{N}_{\mathrm{CD}}\right)\right] \\
& \text { where: } N_{F B C}=R_{F B} / R_{C} \text { and } N_{C D}=R_{\mathrm{E}} / R_{\mathrm{D}} \\
& \text { where: } N_{F E C}=R_{F B} / R_{C} \text { and } N_{C D}=R_{G} / R_{D}
\end{align*}
$$

The ratio $\mathrm{R}_{\mathrm{c}} / \mathrm{R}_{\mathrm{D}}$ sets the maximum possible duty cycle, while $R_{c}, R_{D}$ and $C_{T}$ together determine nominal output frequency. Maximum duty cycle can also be calculated using the following equation.

## 3.3

If $\mathrm{R}_{\mathrm{FB}}$ is too low, it will prevent timing capacitor voltage from rising to $2 / 3 \mathrm{~V}_{\mathrm{CC}}$ as required for nominal operation of the 555 , resulting in switch $Q_{\text {sW }}$ staying on and the current rising to destructive levels. To prevent this from occurring, the ratio of $\mathrm{R}_{\mathrm{FE}} / \mathrm{R}_{\mathrm{C}}$ must always be greater than two.

$$
\frac{\mathbb{E}_{E R}}{\mathbb{R}_{C}} \geqslant 2
$$

## Power I nverter stage design

However, in this part H-bridge inverter topology was adopted. The half bridge inverter in the simplest form is shown is Figure 3.0 H -bridge inverter topology has lower number of switches and simple control.(http://Guru/PEInverter/Half-
bridge/pdf/inv.pdf, 2006). The duration of the dead band should be large enough to allow the switch that
is turned off to close before the other switch, to start conducting. The advantage of H -bridge inverter topology has lower number of switches and simple control (Emadi and Stoyan, 1992). The differential equation for the current from $t=0$ to $t=T / 2$ governing the current and voltage flows of half-bridge inverter may be written as

Its general solution is of the form

$$
i(t)=\frac{V_{s}}{R}+A e^{-t / \tau}
$$

Where $\tau$, the time constant for R-L load, is $\tau=\frac{L}{R}$, Applying the initial condition, that is
$i(0)=I_{\min }=-I_{\max }$ when $t=0$, we get $A=-\frac{V s}{R}-I_{\max }$.
Hence, the expression for the current in the circuit during $t=0$ and $t=T / 2$ is
$i(t)=\frac{V s}{R}\left(1-e^{-t / \tau}\right)-I_{\max } e^{-t / \tau}$
The current attains its maximum value at $t=T / 2$ and is obtained from (4.1) as

$$
I_{\max }=\frac{V_{s}}{R}\left(1-e^{-T / 2 \tau}\right)-I_{\max } e^{-T / 2 \tau}
$$

Rearranging the term we get

$$
I_{\max }=\frac{V s}{R}\left(\frac{1-e^{-T / 2 \tau}}{1+e^{-T / 2 \tau}}\right)
$$

Hence the current in the circuit during $t=0$ and $\quad t=T / 2$ is
$i(t)=\frac{V_{s}}{R}\left(1-e^{-t / \tau}\right)-\frac{V_{s}}{R}\left(\frac{1-e^{-T / 2 \tau}}{1+e^{-T / 2 \tau}}\right) e^{-t / \tau}$


Figure 3.0 (i) Half-bridge inverter with dual supply, and (ii) single supply

## MATERI ALS AND METHODS

Two methods were employed for the inverter designed and simulation; the computer simulation with NI Multisim 10. Software and the circuit analysis using
the above equations. The design topology which was adopted is shown in Fig. 4 with two stages; boost converter and half-bridge inverter, and their controls.

Bajopas Vol. 2 Number 1 June, 2009


Figure 4.0 DC-AC Inverter circuit design

## RESULTS:

Based on the simulation and the equations above the results were plotted using origin 50 with the following graphs:


Figure 5.0 Graph of commonly converters compared analytically with equation 2.0 which shows the boost converter has high gain.


Figure 6.0 Graph of the gain to the duty cycle from the simulation result


Figure 7.0 Graph of maximum duty cycle with ratio of timing resistors $\mathbb{R}_{\mathbf{\rho}} / \mathrm{R}_{\mathrm{D}}$

## Bajopas Vol. 2 Number 1 June, 2009

However, the nominal converter frequency was chosen to be 25 kHz which gave an inductor of $500 \mu \mathrm{H}$ and inductor peak current $\mathrm{I}_{\mathrm{L}(\mathrm{pk})}$ using equations (2.6) and (2.7) with design power level of 700 mW . Maximum duty is $70 \%$ at 6.0 volt correspond to $R_{C} / R_{D}$
ratio of 3.4 with equation 10 ; the $\mathrm{R}_{\mathrm{C}}$ value was $40.5 \mathrm{k} \Omega$ which indicated $R_{D}$ is $11.9 \mathrm{k} \Omega$. For maximum regulation, $\mathrm{R}_{\mathrm{FB}}$ should be greater than $81.0 \mathrm{k} \Omega$ since $\mathrm{R}_{\mathrm{C}}$ was $40.5 \mathrm{k} \Omega$ then $\mathrm{R}_{\mathrm{FB}}$ is slightly greater than $81.0 \mathrm{k} \Omega$ which approximately $90.0 \mathrm{k} \Omega$


Figure 8.0 Graph of nominal Converter frequency for $\mathrm{C}_{\mathrm{T}}=1 \mathrm{nF}$


Figure 9.0 Graph of Bias voltages plot from equation (3.7)
However, for maximum regulation $R_{F B}$ are slightly greater than two as equation (3.8). Since $R_{C}$ is $41.0 \mathrm{k} \Omega$ than $R_{F B}$ must be greater than $82 \mathrm{k} \Omega$ but $90.0 \mathrm{k} \Omega$ was selected.


Figure 10.0 Converter output voltage from the simulation


Figure 11.0 Output wave form for the two AND-gate

Bajopas Vol. 2 Number 1 June, 2009


Figure 12.0 Inverter output voltage from the simulation
Table 1.0 Requirement for Comparison

| S/ no. | Parameter | Required | Achieved |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {out }}$ (converter) | 48.0 V | 100 V |
| 2 | $\mathrm{V}_{\text {out }}$ (inverter) | 220 V | 220 V |
| 3 | $\mathrm{P}_{\text {out }}$ (converter) | 700 mW | 0.15 W |
| 4 | $\mathrm{P}_{\text {out }}$ (inverter) | 5kVA | 2.09 kVA |
| 5 | Converter wave form | Modulated | Modulated |
| 6 | Inverter wave form | Modified Sine wave | Square wave with distortion |
| 7 | $\mathrm{I}_{\text {out }}$ (inverter) | 22.7 A | 9.53A |
| 8 | $\mathrm{I}_{\text {Lpk }}$ | 330 mA | 185.32 mA |
| 9 | Inverter Freq. | 50 Hz | 48.6 Hz |
| 10 | Converter Freq. | 25 kHz | 24.6 kHz |



Figure. 13 DC-DC converter stages with the nominal calculated values


Figure 14. DC-DC/DC-AC power Inverter stage

## SUMMARY, DISCUSSI ON AND CONCLUSI ON

The selection of the above topology simulated and worked with the nominal calculated values. It also shows that from table 1.0 the frequencies for both converter and inverter were close to the required values together with the wave forms.

## REFERENCES

http://Guru/PEInverters/introduction/pdf/inv.pdf "24th February, 2006
PC Sen. (2002), Power Electronics. Tata McGraw-Hill publishing company limited, New Delhi, India, 726p
Mukund R. Patel (2006). Wind and Solar Power System: Design, Analysis, and Operation (2 ${ }^{\text {nd }}$ edition). CRC press, Taylor \& Francis, U.S.A 221-224pp

In conclusion, the circuits when simulated performed much better than the expected result due to calculation assumptions and approximations. It shows that the duty cycle of the converter change completely as seen from the Fig. 6 when compared with general topologies in Fig.5. It is also shown from Fig. 11 output voltage high than expected.

Simon ANG and Alejandro Oliva (2005). Power Switching Converters, (2 ${ }^{\text {nd }}$ edition) CRC press, Taylor \& Francis, 32-38pp
http://supertex.com/pdf/app-note/AN-36.pdf "23th January, 2008.
http://Guru/PEInverte rs/Half-bridge/pdf/inv.pdf '24th February, 2006
Ali Emadi Abdolhosein Nasiri and Stoyan B Bekiarou (1992). Uninterruptable Power Supplies\& Active Filter.53p

