# Simulations of Statistical Variability in *n*-type FinFET, Nanowire and Nanosheet FETs

Natalia Seoane, Julian G. Fernandez, Karol Kalna, Enrique Comesaña and Antonio García-Loureiro

Abstract—Four sources of variability, metal grain granularity (MGG), line-edge roughness (LER), gate-edge roughness (GER), and random discrete dopants (RDD), affecting the performance of state-of-the-art FinFET, nanosheet (NS), and nanowire (NW) FETs, are analysed via our in-house 3D finite-element driftdiffusion/Monte Carlo simulator that includes 2D Schrödinger equation quantum corrections. The MGG and LER are the sources of variability that influence device performance of the three multi-gate architectures the most. The FinFET and the NS FET are similarly affected by the MGG variations with threshold voltage and on-current standard deviations significantly lower (at least 20 %) than those of the NW FET. The LER variability has a negligible influence in the NS FET performance with  $\sigma V_T$  values around 12 and 42 times lower than those of the FinFET and the NW FET. The three architectures are equally affected by the RDD ( $\sigma V_T$  = 8 mV) and minimally influenced by the GER  $(\sigma V_T \approx 4 \text{ mV})$ . The variability of NS FETs makes them strong candidates to replace FinFETs.

Index Terms-Drift-diffusion, FinFET, Nanosheet, Nanowire, Monte Carlo, Schrödinger Quantum Correction, Variability.

## I. INTRODUCTION

**R** INFET architecture has been dominant for digital appli-cations during the last sector in the last cations during the last years [1]. However, a changeover will be needed for future CMOS technology generations in order to maintain a good electrostatic control [2]. Gate-allaround (GAA) nanowire (NW) FETs are currently considered as one of the strongest contenders to replace the FinFETs because of their superior gate control [3] but, their adoption implies a substantial change in the fabrication processes [4]. The GAA nanosheet (NS) FETs have been proposed as an intermediate step between both architectures due to a slightly better performance than the FinFETs [5] while reusing, with minimal changes [6], its fabrication process.

The continuous scaling of device dimensions brought an increase in process induced variability. The main variability sources affecting the reliability of multi-gate transistors are: metal-gate work-function granularity (MGG), line edge roughness (LER), gate edge roughness (GER), random discrete dopants (RDD), oxide thickness variation (OTV), and interface trap charges (ITC) [7]. The minimisation of this device variability is essential to reduce further a supply voltage and thus a power dissipation [8]. The impact of variability in multi-gate transistor architectures [9], [10], [11], [12] has been intensively analysed but, to our best knowledge, no thorough studies exist that would compare a variability of nanoscale FinFET, NS and

Work supported by the Spanish MICINN, Xunta de Galicia and FEDER funds (RYC-2017-23312, PID2019-104834GB-I00, ED431F 2020/008). NS, AGL, JGF, EC are with the CITIUS, Departamento de Electrónica e Computación, Universidade de Santiago de Compostela, 15782 Santiago de Compostela, Spain (e-mail: natalia.seoane@usc.es). KK is with the Nanoelectronic Devices Computational Group, Faculty of Science & Engineering, Swansea University, SA1 8EN Swansea, Wales, United Kingdom



Figure 1. 3D schemes of the FinFET (a), NS FET (b), and NW FET (c). 2D schemes of their respective cross-sections are shown in (d). The device dimensions: physical gate  $(L_G)$ , source/drain lengths  $(L_{SD})$ , channel width (W) and height (H), effective oxide thickness (EOT), and semiconductor perimeter  $(\rho)$ , are included in a table. The devices have an uniform p-type doping  $(1.0 \times 10^{15} \text{ cm}^{-3})$  in the channel and a *n*-type Gaussian doping in the S/D regions ( $N_{SD}$ ). (e) Examples of devices affected by GER, RDD, MGG and LER variability.

NW FET architectures. Therefore, in this work, we investigate the effect that four different sources of variability (MGG, LER, GER and RDD) have on the performance of realistic, Si-based FinFET, NW FET, and NS FET. VENDES [13], an in-house-built 3D finite-element physically-based simulation toolbox, is used to analyse the variability effect on the devices performance. VENDES combines quantum-corrected driftdiffusion and ensemble Monte Carlo transport models via the 2D Schrödinger equation to precisely model both subthreshold and on-region device characteristics.

## II. 3D MODELLING OF VARIABILITY

Figs. 1(a)-(c) present 3D schemes of the three device architectures and show their physical dimensions. The 12 nm NS FET structure is designed after the experimental device reported in [6] and it was previously validated in [5]. Because doping profiles in the source/drain and channel regions are typically unknown, the profiles are determined from the experimental I-V characteristics in the sub-threshold by a reverse engineering process [5], [14] (see resulting values in Fig. 1). The 12 nm FinFET could be seen as a tri-gate version of the GAA NS FET that has a similar doping profile. The 12 nm gate length NW FET was scaled-down from a 22 nm gate length experimental transistor [15] previously studied in [14].

VENDES employs the finite-element (FE) method and combines 2D solutions of the Schrödinger (SCH) equation across the channel with the 3D drift-diffusion (DD) transport model and the 3D ensemble Monte Carlo (MC) technique in order to simulate the FETs in the sub-threshold and the on-regions, respectively [13]. The FE method allows to generate tetrahedral meshes that perfectly depict the real geometries as seen in Fig. 1. The 2D SCH equation quantum corrections incorporated into the 3D DD model permit a precise characterisation of the sub-threshold region. The 3D MC simulations consider all Si scattering mechanisms with Fermi-Dirac statistics in the screening of electron-ionised impurity scattering (selfconsistently calculating Fermi level and electron temperature from electron density and average energy at the device mesh during each MC time step [16]).

This accurate modelling of electron transport in the highly doped source/drain regions assures a correct injection of carriers into the channel and reproduces correctly the experimental resistance in the source/drain [14], [17]. More details of the simulation procedures can be found in [13] whereas in-depth descriptions of the DD and MC physical models can be found in [18], [19].

To model the MGG, the gate work-function (WF) is modified using the Voronoi approach to represent the experimental shapes and values of the different grain orientations [20] (Fig. 1(e) lists the WF values and probabilities used for a TiN metal gate [21]). To introduce the LER, the edges of the device are deformed in the y-direction, which is perpendicular to the transport direction (see the reference axis in Fig. 1(d)). To generate the roughness profiles. Fourier synthesis with Gaussian auto-correlation [22] is used. The deformations are described by a root mean square (RMS) height that determines the amplitude of the roughness, and by a correlation length (CL) that accounts for the correlation in the transport direction between deformations (see the example in Fig. 1(e)). The GER follows a similar methodology to the LER, but the deformation profile is applied to the device gate (see the top example in Fig. 1(e)) [23]. To model the RDD in the *n*-type source/drain, a rejection technique is employed from the continuous doping of the ideal device (see the values in Fig. 1) [24], mapping the dopants to the tetrahedral mesh via the cloud-in-cell approach (see an example of the resulting electron concentration in Fig. 1(e)).

## III. COMPARISON OF VARIABILITY

All the study is done at a high drain bias,  $V_{\rm DD}$ =0.7 V. The threshold voltage ( $V_{\rm T}$ ) is calculated using the constant current method [25] set to  $I_{\rm D} = 2.0 \ \mu {\rm A}/\mu{\rm m}$ . The on-current ( $I_{on}$ ) is the drain current at  $V_{\rm G}$ =  $V_{\rm DD}$ + $V_{\rm T}$ . To obtain statistical significance, ensembles of 300 devices are generated for each source of variability and for each analysed parameter.



Figure 2. (a) Threshold voltage  $(\sigma V_T)$  and (b) sub-threshold slope  $(\sigma SS)$  standard deviations due to the MGG vs. the grain size, (c)  $\sigma V_T$  and (d)  $\sigma SS$  due to the LER vs. the root mean square (RMS) for a correlation length (CL) of 20 nm, (e)  $\sigma V_T$  due to the GER vs. the RMS value (CL=20 nm), and (f) a comparison of  $\sigma V_T$  vs. the source of variability for the three architectures (GS=3 nm and RMS=0.6 nm).

Figs. 2(a)-(b) show the  $V_{\rm T}$  and SS standard deviations  $(\sigma)$  due to MGG as a function of the metal-gate grain size (GS), respectively, for the three analysed architectures. The NS FET and the FinFET exhibit less  $V_{\rm T}$  variability than the NW architecture. We can observe that, the smaller the gate area  $(G_A)$ , the larger the expected variations. For instance, the  $\sigma V_T$  for the NW FET ( $G_A \approx 395 \text{ nm}^2$ ) is 59% larger for a GS=3 nm than those of the FinFET and the NS FET  $(G_{\rm A} > 1000 \text{ nm}^2)$ . The FinFET and NS FET exhibit an almost identical response to the  $V_{\rm T}$  induced MGG variability with their  $\sigma V_T$ s linearly increasing with the GS. However, for the NW FET,  $\sigma V_T$  begins to saturate at large GSs because of the very low number of grains present in the gate ( $\approx 4$  grains when GS=10 nm) and the statistics follows a bimodal distribution. This saturation is even more noticeable in the  $\sigma SS$  for the NW FET at GS equal or larger than 7 nm. However, the FinFET and the NS FET  $V_T$  and SS distributions are normal for all the analysed GS values.

Figs. 2(c)-(d) show, respectively,  $\sigma V_T$  and  $\sigma SS$  due to LER as a function of the RMS height for a CL of 20 nm. Previous SEM (Scanning Electron Microscope) studies [22], [26] showed CL values in the range of 20 - 80 nm. The influence of LER on the NS FET is negligible, with  $\sigma V_T$  values around 12 and 19 times lower than those of the FinFET and NW FET, respectively (at RMS= 0.6 nm). LER is induced by resist patterning [27], and as previously mentioned, the LER deformation is applied in the y-direction, which corresponds with the critical dimensions for the FinFET (5.0 nm) and NW FET (7.5 nm). However, the critical dimension of the NS FET is its height (z-direction) that will not be affected by LER since is defined by epitaxial growth [6]. The width of the NS FET (50 nm) is large enough to remain practically unaffected by any LER deformation. Although the FinFET has a smaller width than that of NW FET, its larger height (50 nm) implies a larger conduction area, which reduces the potential impact of a LER deformation and explains the lower  $\sigma V_T$  and  $\sigma SS$  when compared to those of the NW FET. In addition, for the FinFET and NW FET, the LER induced  $\sigma SS$  is generally larger than that observed for the MGG variability. Bear in mind that MGG, unlike LER, mainly implies a threshold voltage shift in the I-V characteristics.

Fig. 2(e) shows  $\sigma V_T$  due to GER as a function of the RMS height for a CL of 20 nm. The influence of GER is significantly smaller than that of the other sources of variability analysed. Results show that the FinFET is less disturbed by the sub-threshold GER variability than the NS and the NW FET architectures. For example, at a RMS= 0.6 nm, the FinFET has a  $\approx 20\%$  lower  $\sigma V_T$  than those of the NS and the NW FETs (which are very similar). To understand the physical reason of this behaviour, for the FinFET and NS FETs we simulated configurations in which, keeping always the total device length fixed (40 nm), we increased/reduced  $L_{\rm G}$  and therefore reduced/increased  $L_{\rm SD}$  by 1 nm to account for the extreme deformation scenarios. We observed that a reduction/increase in  $L_{\rm G}$  lead to a reduction/increase in the  $V_T$  value with respect to that of the 12 nm gate length device  $(\delta V_T)$ . The FinFET and the NS FET presented the exact same  $\delta V_T$  values, which indicated a similar sensitivity of the two architectures to gate deformations. Therefore, the lower variability yielded by the FinFET can be explained due to the part of the gate located over the BOX regions (see schemes in Figs. 1(a) and (d)) which span over 10 nm. Any GER deformation falling in these zones will not affect the device behaviour, but will lower the statistical impact of the GER variability in the FinFET.

Fig. 2(f) shows the  $V_T$  variation for the four different sources of variability. For each source, the configurations that yield the lowest variability (i.e., a GS= 3 nm for MGG and a RMS= 0.6 nm for LER and GER) are selected. The three architectures have the same resilience ( $\sigma V_T = 8 \text{ mV}$ ) to the RDD variations. Note that, as indicated in Fig. 1, they all have the same S/D length and  $N_{\rm SD}$  doping. The RDD variations in the FinFET are larger than those previously reported for a similar gate length device [11], with a  $\sigma V_T$  around 5 mV. Whereas in [11] they report rare extreme cases with a single dopant in the channel, in our devices the decay of the gaussian doping happens relatively close to the gate region, increasing the probability of finding one (or even more) dopants in this zone. If the exponential decay of the S/D doping were to happen 1 nm farther away from the gate, there is a 50%decrease in the observed  $\sigma V_T$  due to RDD, highlighting the need for a nanoscale precision of ion implantation. In general,



Figure 3. On-current standard deviation ( $\sigma I_{on}$ ) due to (a) the MGG and (b) the LER variability as a function of the GS and the RMS height, respectively.

the MGG and the LER are the two sources of variability that influence the device performance in the sub-threshold region the most. Therefore, the on-region study of variability is limited to these two sources since MC-based variability studies are very computationally demanding.

Figs. 3(a)-(b) show the  $I_{on}$  standard deviation due to MGG and LER, respectively. The  $I_{\rm on}$  has been normalised by the semiconductor perimeter. Only the sidewalls and the top of the FinFET (see table included in Fig. 1) are considered to calculate this perimeter since the thick BOX at the bottom of the structure prevents any real effect in the device conduction. Similarly to what we observed for the sub-threshold region figures of merit, the NS FET and the FinFET are equally affected by the MGG variability in the on-region being more resilient architectures than the NW FET. At a GS= 3 nm, the NW FET  $\sigma I_{on}$  is around a 20% larger than those of the NS FET and the FinFET. The LER induced variability also exhibits the same behaviour in the sub-threshold and on-region with a minimal influence of LER on  $\sigma I_{on}$  in the NS FET (of around 2 A/m). The LER variability in the FinFET makes this architecture a slightly more resilient than the NW FET one. For instance, at a RMS=0.6 nm,  $\sigma I_{on}$  due to the LER for the FinFET is 24 A/m, a value 10% lower than that of the NW FET.

#### **IV. CONCLUSION**

The simulation study demonstrated that MGG and LER are the two sources of variability that influence the performance of the three analysed architectures (FinFET, NS FET, and NW FET) the most. However, the impact of MGG and LER can be greatly mitigated if the fabrication process substantially reduces the RMS and the GS values. The NW FET is the least resilient architecture against these two sources of variability, specially in the sub-threshold region, with  $\sigma V_T$ values at least 50% larger than those of the FinFET and the NS FET. The three architectures are equally affected by the RDD variability while the effect of the GER is very small. When compared to the FinFET, the NS FET is similarly affected by the MGG variations but the effect of the LER on the NS FET is negligible indicating that this architecture is a suitable candidate to replace FinFETs from a variability point of view.

### REFERENCES

- J.-P. Colinge, *FinFETs and Other Multi-Gate Transistors*. Springer US: Boston, MA, 2008.
- [2] X. He, J. Fronheiser, P. Zhao, Z. Hu, S. Uppal, X. Wu, Y. Hu, R. Sporer, L. Qin, R. Krishnan, E. M. Bazizi, R. Carter, K. Tabakman, A. K. Jha, H. Yu, O. Hu, D. Choi, J. G. Lee, S. B. Samavedam, and D. K. Sohn, "Impact of aggressive fin width scaling on FinFET device characteristics," in 2017 IEEE International Electron Devices Meeting (IEDM), 2017. doi: 10.1109/IEDM.2017.8268427 pp. 493–496.
- [3] P. Feng, S. Song, G. Nallapati, J. Zhu, J. Bao, V. Moroz, M. Choi, X. Lin, Q. Lu, B. Colombeau, N. Breil, M. Chudzik, and C. Chidambaram, "Comparative Analysis of Semiconductor Device Architectures for 5nm Node and Beyond," *IEEE Electron Device Letters*, vol. 38, no. 12, pp. 1657–1660, 2017. doi: 10.1109/LED.2017.2769058
- [4] Y. Tian, R. Huang, Y. Wang, J. Zhuge, R. Wang, J. Liu, X. Zhang, and Y. Wang, "New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise," in 2007 IEEE International Electron Devices Meeting, 2007. doi: 10.1109/IEDM.2007.4419094 pp. 895–898.
- [5] D. Nagy, G. Espiñeira, G. Indalecio, A. J. García-Loureiro, K. Kalna, and N. Seoane, "Benchmarking of FinFET, Nanosheet, and Nanowire FET Architectures for Future Technology Nodes," *IEEE Access*, vol. 8, pp. 53 196–53 202, 2020. doi: 10.1109/ACCESS.2020.2980925
- [6] N. Loubet *et al.*, "Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET," in 2017 Symposium on VLSI Technology, June 2017. doi: 10.23919/VLSIT.2017.7998183 pp. T230–T231.
- [7] IRDS. (2020) International roadmap for devices and systems: More Moore. [Online]. Available: https://irds.ieee.org/editions/2020/ more-moore
- [8] K. J. Kuhn, M. D. Giles, D. Becher, P. Kolar, A. Kornfeld, R. Kotlyar, S. T. Ma, A. Maheshwari, and S. Mudanai, "Process technology variation," *IEEE Transactions on Electron Devices*, vol. 58, no. 8, pp. 2197–2208, 2011. doi: 10.1109/TED.2011.2121913
- [9] Y. Li, H. Chang, C. Lai, P. Chao, and C. Chen, "Process variation effect, metal-gate work-function fluctuation and random dopant fluctuation of 10-nm gate-all-around silicon nanowire MOSFET devices," in 2015 IEEE International Electron Devices Meeting (IEDM), 2015. doi: 10.1109/IEDM.2015.7409827 pp. 887–890.
- [10] S. H. Rasouli, K. Endo, J. F. Chen, N. Singh, and K. Banerjee, "Grain-Orientation Induced Quantum Confinement Variation in FinFETs and Multi-Gate Ultra-Thin Body CMOS Devices and Implications for Digital Design," *IEEE Transactions on Electron Devices*, vol. 58, no. 8, pp. 2282–2292, 2011. doi: 10.1109/TED.2011.2151196
- [11] X. Wang, A. R. Brown, B. Cheng, and A. Asenov, "Statistical variability and reliability in nanoscale FinFETs," in *Proc. IEEE Electron Devices Meeting (IEDM)*, Dec 2011. doi: 10.1109/IEDM.2011.6131494 pp. 5.4.1–5.4.4.
- [12] T. Yu, R. Wang, R. Huang, J. Chen, J. Zhuge, and Y. Wang, "Investigation of Nanowire Line-Edge Roughness in Gate-All-Around Silicon Nanowire MOSFETs," *IEEE Transactions on Electron Devices*, vol. 57, no. 11, pp. 2864–2871, 2010. doi: 10.1109/TED.2010.2065808
- [13] N. Seoane, D. Nagy, G. Indalecio, G. Espiñeira, K. Kalna, and A. J. García-Loureiro, "A Multi-Method Simulation Toolbox to Study Performance and Variability of Nanowire FETs," *Materials*, vol. 12, no. 15, p. 2391, Jul 2019. doi: 10.3390/ma12152391
- [14] M. A. Elmessary, D. Nagy, M. Aldegunde, N. Seoane, G. Indalecio, J. Lindberg, W. Dettmer, D. Perić, A. J. García-Loureiro, and K. Kalna, "Scaling/LER study of Si GAA nanowire FET using 3D finite element Monte Carlo simulations," *Solid State Electron.*, vol. 128, pp. 7–24, 2017. doi: 10.1016/j.sse.2016.10.018
- [15] S. Bangsaruntip, K. Balakrishnan, S. L. Cheng, J. Chang, M. Brink, I. Lauer, R. L. Bruce, S. U. Engelmann, A. Pyzyna, G. M. Cohen, L. M. Gignac, C. M. Breslin, J. S. Newbury, D. P. Klaus, A. Majumdar, J. W. Sleight, and M. A. Guillorn, "Density scaling with gate-allaround silicon nanowire MOSFETs for the 10 nm node and beyond," in *Proc. IEEE Electron Devices Meeting (IEDM)*, Dec. 2013. doi: 10.1109/IEDM.2013.6724667 pp. 526–529.
- [16] A. Islam and K. Kalna, "Monte Carlo simulations of mobility in doped GaAs using self-consistent Fermi–Dirac statistics," *Semiconduc*tor Science and Technology, vol. 26, no. 5, p. 055007, mar 2011. doi: 10.1088/0268-1242/26/5/055007
- [17] M. Aldegunde, A. J. García-Loureiro, and K. Kalna, "3D Finite Element Monte Carlo Simulations of Multigate Nanoscale Transistors," *IEEE Trans. on Electron Devices*, vol. 60, no. 5, pp. 1561–1567, May 2013. doi: 10.1109/TED.2013.2253465

- [18] A. J. García-Loureiro, N. Seoane, M. Aldegunde, R. Valin, A. Asenov, A. Martinez, and K. Kalna, "Implementation of the Density Gradient Quantum Corrections for 3-D Simulations of Multigate Nanoscaled Transistors," *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 30, no. 6, pp. 841–851, Jun 2011. doi: 10.1109/TCAD.2011.2107990
- [19] J. Lindberg, M. Aldegunde, D. Nagy, W. G. Dettmer, K. Kalna, A. J. García-Loureiro, and D. Perić, "Quantum Corrections Based on the 2-D Schrödinger Equation for 3-D Finite Element Monte Carlo Simulations of Nanoscaled FinFETs," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 423–429, Feb. 2014. doi: 10.1109/TED.2013.2296209
- [20] G. Indalecio, A. J. García-Loureiro, N. Seoane Iglesias, and K. Kalna, "Study of Metal-Gate Work-Function Variation Using Voronoi Cells: Comparison of Rayleigh and Gamma Distributions," *IEEE Transactions on Electron Devices*, vol. 63, no. 6, pp. 2625–2628, 2016. doi: 10.1109/TED.2016.2556749
- [21] H. F. Dadgour, K. Endo, V. K. De, and K. Banerjee, "Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors—Part I: Modeling, Analysis, and Experimental Validation," *IEEE Transactions on Electron Devices*, vol. 57, no. 10, pp. 2504–2514, 2010. doi: 10.1109/TED.2010.2063191
- [22] A. Asenov, S. Kaya, and A. R. Brown, "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness," *IEEE Trans. Electron Devices*, vol. 50, no. 5, pp. 1254–1260, May 2003. doi: 10.1109/TED.2003.813457
- [23] G. Espiñeira, D. Nagy, G. Indalecio, A. J. García-Loureiro, K. Kalna, and N. Seoane, "Impact of Gate Edge Roughness Variability on FinFET and Gate-All-Around Nanowire FET," *IEEE Electron Device Letters*, vol. 40, no. 4, pp. 510–513, 2019. doi: 10.1109/LED.2019.2900494
- [24] C. Millar, D. Reid, G. Roy, S. Roy, and A. Asenov, "Accurate Statistical Description of Random Dopant-Induced Threshold Voltage Variability," *IEEE Electron Device Lett.*, vol. 29, no. 8, pp. 946–948, Aug 2008. doi: 10.1109/LED.2008.2001030
- [25] D. Nagy, G. Indalecio, A. J. García-Loureiro, M. A. Elmessary, K. Kalna, and N. Seoane, "FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 332–340, Feb. 2018. doi: 10.1109/JEDS.2018.2804383
- [26] G. F. Lorusso, O. Inoue, T. Ohashi, E. A. Sanchez, V. Constantoudis, and S. Koshihara, "Line width roughness accuracy analysis during pattern transfer in self-aligned quadruple patterning process," in *Metrology, Inspection, and Process Control for Microlithography XXX*, M. I. Sanchez, Ed., vol. 9778, International Society for Optics and Photonics. SPIE, 2016. doi: 10.1117/12.2218863 pp. 282 – 289.
  [27] K. Patel and C. J. S. T-J. King Liu, "Gate Line Edge Roughness Model
- [27] K. Patel and C. J. S. T-J. King Liu, "Gate Line Edge Roughness Model for Estimation of FinFET Performance Variability," *IEEE Transactions* on *Electron Devices*, vol. 56, no. 12, pp. 3055–3063, November 2009. doi: 10.1109/TED.2009.2032605