



Fast convolutional neural networks on FPGAs with hls4ml

Downloaded from: <https://research.chalmers.se>, 2021-12-11 21:20 UTC

Citation for the original published paper (version of record):

Aarrestad, T., Loncar, V., Ghielmetti, N. et al (2021)
Fast convolutional neural networks on FPGAs with hls4ml
MACHINE LEARNING-SCIENCE AND TECHNOLOGY, 2(4)
<http://dx.doi.org/10.1088/2632-2153/ac0ea1>

N.B. When citing this work, cite the original published paper.



PAPER

Fast convolutional neural networks on FPGAs with hls4ml

OPEN ACCESS

RECEIVED
15 January 2021REVISED
24 April 2021ACCEPTED FOR PUBLICATION
25 June 2021PUBLISHED
16 July 2021

Original Content from
this work may be used
under the terms of the
[Creative Commons
Attribution 4.0 licence](#).

Any further distribution
of this work must
maintain attribution to
the author(s) and the title
of the work, journal
citation and DOI.



Thea Aarrestad^{1,*}, Vladimir Loncar^{1,13}, Nicolò Ghielmetti^{1,14}, Maurizio Pierini¹, Sioni Summers¹, Jennifer Ngadiuba², Christoffer Petersson^{3,15}, Hampus Linander³, Yutaro Iiyama⁴, Giuseppe Di Guglielmo⁵, Javier Duarte⁶, Philip Harris⁷, Dylan Rankin⁷, Sergio Jindariani⁸, Kevin Pedro⁸, Nhan Tran⁸, Mia Liu⁹, Edward Kreinar¹⁰, Zhenbin Wu¹¹ and Duc Hoang¹²

¹ European Organization for Nuclear Research (CERN), CH-1211 Geneva 23, Switzerland

² California Institute of Technology, Pasadena, CA 91125, United States of America

³ Zenseact, Gothenburg 41756, Sweden

⁴ ICEPP, University of Tokyo, Tokyo, Japan

⁵ Columbia University, New York, NY 10027, United States of America

⁶ University of California San Diego, La Jolla, CA 92093, United States of America

⁷ Massachusetts Institute of Technology, Cambridge, MA 02139, United States of America

⁸ Fermi National Accelerator Laboratory, Batavia, IL 60510, United States of America

⁹ Purdue University, West Lafayette, IN 47907, United States of America

¹⁰ HawkEye360, Herndon, VA 20170, United States of America

¹¹ University of Illinois at Chicago, Chicago, IL 60607, United States of America

¹² Rhodes College, Memphis, TN 38112, United States of America

¹³ Also at Institute of Physics Belgrade, Serbia

¹⁴ Also at Politecnico di Milano, Italy

¹⁵ Also at Chalmers University of Technology, Sweden

* Author to whom any correspondence should be addressed.

E-mail: thea.aarrestad@cern.ch

Keywords: deep learning, FPGA, convolutional neural network

Abstract

We introduce an automated tool for deploying ultra low-latency, low-power deep neural networks with convolutional layers on field-programmable gate arrays (FPGAs). By extending the hls4ml library, we demonstrate an inference latency of $5 \mu\text{s}$ using convolutional architectures, targeting microsecond latency applications like those at the CERN Large Hadron Collider. Considering benchmark models trained on the Street View House Numbers Dataset, we demonstrate various methods for model compression in order to fit the computational constraints of a typical FPGA device used in trigger and data acquisition systems of particle detectors. In particular, we discuss pruning and quantization-aware training, and demonstrate how resource utilization can be significantly reduced with little to no loss in model accuracy. We show that the FPGA critical resource consumption can be reduced by 97% with zero loss in model accuracy, and by 99% when tolerating a 6% accuracy degradation.

1. Introduction

The hls4ml library [1, 2] is an open source software designed to facilitate the deployment of machine learning (ML) models on field-programmable gate arrays (FPGAs), targeting low-latency and low-power edge applications. Taking as input a neural network model, hls4ml generates C/C++ code designed to be transpiled into FPGA firmware by processing it with a high-level synthesis (HLS) library. The development of hls4ml was historically driven by the need to integrate ML algorithms in the first stage of the real-time data processing of particle physics experiments operating at the CERN Large Hadron Collider (LHC). The LHC produces high-energy proton collisions (or *events*) every 25 ns, each consisting of about 1 MB of raw data. Since this throughput is overwhelming for the currently available processing and storage resources, the LHC experiments run a real-time event selection system, the so-called level-1 trigger (L1T), to reduce the event rate from 40 MHz to 100 kHz [3–6]. Due to the size of the buffering system, the L1T system operates with a fixed latency of $\mathcal{O}(1 \mu\text{s})$. While hls4ml excels as a tool to automatically generate low-latency ML firmware

for L1T applications, it also offers interesting opportunities for edge-computing applications beyond particle physics whenever efficient, e.g. low power or low latency, on-sensor edge processing is required.

The `hls4ml` software is structured with a set of different back-ends, each supporting a different HLS library and targeting different FPGA vendors. So far, new development has been focused on the Vivado HLS [7] back-end targeting Xilinx FPGAs. We have demonstrated this workflow for fully-connected, or dense, neural networks (DNNs) [1], binary and ternary networks [8], boosted decision trees [9], and graph neural networks [10, 11]. The `hls4ml` library accepts models from `TENSORFLOW` [12], `KERAS` [13], `PYTORCH` [14], and via the `ONNX` interface [15]. It has recently been interfaced to `QKERAS` [16], in order to support quantization-aware training (QAT) allowing the user to better balance resource utilization and accuracy.

The `hls4ml` design focuses on fully-on-chip deployment of neural network architectures. This avoids the latency overhead incurred by data transmission between the embedded processing elements and off-chip memory, reducing the overall inference latency. Conversely, this approach constrains the size and complexity of the models that the HLS conversion can easily support. Nevertheless, complex architectures can be supported, as discussed in [10, 11] in the case of graph neural networks.

In this paper, we introduce support for convolutional neural networks (CNNs), through the implementation of streaming-based novel convolutional and pooling layers.

Given the larger number of operations associated to each convolutional layer, a successful deployment on FPGA relies on model compression, through pruning and quantization. The `hls4ml` library supports both these forms of compression through removal of all zero-multiplications during the firmware implementation (a feature of HLS we take advantage of when designing the layer implementation), and through its interface with `QKERAS` [16].

We demonstrate the `QKERAS + hls4ml` workflow on a digit classifier trained on the Street View House Numbers (SVHN) dataset [17], with a depth and input size appropriate for the latency- and resource-restricted triggering systems at LHC.

This paper is organized as follows: section 2 describes related works. Section 3 introduces the stream-based implementation of CNN layers; section 4 describes the SVHN dataset. The benchmark model is introduced in section 5, while results obtained by pruning and quantization (after and during training) are presented in sections 6 and 7, respectively. Section 8 discusses the model porting to FPGAs. Conclusions are given in section 9.

2. Related work

An early attempt to deploy CNNs on FPGAs for particle physics was shown in [18], and surveys of other existing toolflows for mapping CNNs on FPGAs are given in [19–22]. The `FINN` [23, 24] framework from Xilinx Research Labs is designed to explore quantized CNN inference on FPGAs, with emphasis on generating dataflow-style architectures customized for each network. It includes tools for training quantized NNs such as `BREVITAS` [25], the `FINN` compiler, and the `finn-hlslib` Vivado HLS library of FPGA components for QNNs. The `fpgaConvNet` library [26–29] converts CNNs specified in Caffe [30] or Torch formats into generated Xilinx Vivado HLS code with a streaming architecture. `FP-DNN` [31] is a framework that takes `TENSORFLOW` [12]-described CNNs as input, and generates the hardware implementations on FPGA boards with register transfer level (RTL)-HLS hybrid templates. `DNNWeaver` [32] is an open-source alternative, which also supports CNNs specified in Caffe format and automatically generates the accelerator Verilog code using hand-optimized Verilog templates with a high degree of portability. `Caffeine` [33] is another CNN accelerator for Caffe-specified models targeting Xilinx devices that support a co-processing environment with a PCIe interface between the FPGA and a host. `Snowflake` [34] is a scalable and efficient CNN accelerator with models specified in Torch [35] and a single, sequential computation architecture designed to perform at near-peak hardware utilization targeting Xilinx system-on-chips (SoCs). In [36], an FPGA-based accelerator design to execute CNNs is proposed, leveraging `TENSORFLOW` for model description and exploiting reuse along all dimensions with a 1D systolic array of processing elements. The `NullHop` [37] accelerator architecture takes advantage of sparse computation in convolutional layers to significantly speed up inference times. A flexible, efficient 3D neuron array architecture for CNNs on FPGAs is presented in [38], describing a technique to optimize its parameters including on-chip buffer sizes for a given set of resource constraint for modern FPGAs. `Vitis AI` [39] is Xilinx's development platform for AI inference on Xilinx hardware platforms, consisting of optimized IP cores, tools, libraries, models, and example designs for both edge devices and Alveo cards.

Our approach is distinct from many of those above with its emphasis on being a completely open-source and multi-backend tool. In addition, a fully on-chip design is embraced in order to target the microsecond latency imposed in LHC physics experiments.

3. Convolutional layers implementation in hls4ml

A direct implementation of a two-dimensional convolutional layer (Conv2D) requires six nested loops over image height H , width W , number of input channels C , number of output filters N , and filter height J and width K [22]. In particular, calculating one element of the $V \times U \times N$ output tensor Y of a Conv2D layer from the $H \times W \times C$ input tensor X , $J \times K \times C \times N$ weight tensor W , and length- N bias vector β requires three nested loops¹⁶,

$$Y[v, u, n] = \beta[n] + \sum_{c=1}^C \sum_{j=1}^J \sum_{k=1}^K X[v+j, u+k, c] W[j, k, c, n], \quad (1)$$

and repeating the calculation for all output elements $\{u, v, n\} \in \times [1, V] \times [1, U] \times [1, N]$ requires three additional nested loops. For simplicity, we assume $J = K$ (square kernel) in the remainder of this paper.

Without additional optimizations, a plain implementation of these nested loops would result in high latency because, in the RTL implementation, one clock cycle is required to move from an outer loop to an inner loop, and another one to move from an inner loop to an outer loop. This is usually addressed with loop pipelining. However, pipelining an outer loop requires completely parallelizing (or *unrolling*) all nested inner loops, which significantly increases the size of the RTL implementation and the resources used. This approach is then feasible only for very small input sizes or model architectures. Utilizing this direct approach, the total number of unrolled loop iterations (the product $K^2 VUN$) was limited to be less 4096 to avoid the Vivado HLS partitioning limit.



While the direct implementation has the advantage of not requiring extra memory for temporary storage, on most modern computing architectures convolution is implemented using general matrix multiplication, with algorithms like `im2col` and `kn2row` [40]. In `im2col`, each input window is flattened into a column vector and stacked together to form the input matrix, while the kernels are flattened into row vectors and concatenated to form the weight matrix. Matrix multiplication can then be performed using the accelerated library available on the platform, for example using the routines from basic linear algebra subprograms. While this approach can be implemented on FPGAs using HLS, the design choices of `hls4ml`, particularly the decision to store all tensors on the chip itself, mean this approach requires additional $\mathcal{O}(K^2 HWC)$ units of memory, either as block random access memory (BRAM) or registers, to store the input matrix. Additionally, to achieve the lowest latency, `hls4ml` completely partitions the input arrays into individual registers as this allows access to each element within the same clock cycle. This strategy works well for fully connected layers but in case of convolutional layers the input tensor is usually much larger. Following this strategy, one would quickly reach the partitioning limit of Vivado HLS. Relaxing this constraint and using block or cyclic partitioning to create multiple array slices presents another challenge as the access pattern between consecutive layers of the model has to be consistent, otherwise scheduling issues arise and the design may fail to meet timing constraints.

To avoid these limitations, we have implemented convolutional layers using streams. Streams are synthesized in hardware as first in, first out (FIFO) buffers and as they do not require additional address management, they consume less resources than designs based on arrays. Since streams only allow sequential access, and have additional limitations on the reads and writes from different tasks (C++ functions), this requires re-implementing most of the neural network layers in `hls4ml` to support sequential processing.

Our implementation uses an approach similar to the `im2col` algorithm. However, it does not build the entire input matrix, and rather considers one column vector at a time. This allows us to reuse the existing matrix-vector multiplication functions of `hls4ml`. In order to use streams for this implementation, a special C++ class `hls::stream<>` provided in Vivado HLS is used. Given an $H \times W \times C$ input image tensor, we create a stream of HW items where each item is an array containing the C elements. This scheme allows us to efficiently read from the stream and construct column vectors. Because it usually takes one cycle to read or write one element of the stream, the latency of the layer will be at least HW cycles.

Processing input sequentially through streams requires that we buffer all values that we wish to reuse at a later stage as an internal state. For a two-dimensional convolution, we need to buffer all values between the first and last element of the convolutional kernel, or *sliding window*, as shown on the left in figure 1. The buffer can be defined as an array in C++ and implemented by the HLS compiler as a shift register, however this approach requires keeping track of the position in the array, further complicating the implementation. We choose a simpler approach using streams. We create K^2 streams, corresponding to the size of the sliding window, and buffer values at the appropriate position in the window as they stream in. The depth of these

¹⁶ Note that in practice X in equation (1) is shifted by e.g. $(\frac{J+1}{2}, \frac{K+1}{2})$ in order to be symmetric around (v, u) .



streams is determined by the width of the output image and the square kernel size. Once we reach an element that is at the last position of a sliding window, we can compute one output by reading from the buffer. This is highly efficient as we can read the entire column vector in one clock cycle. With the column vector prepared, we can invoke the multiplication with the weight matrix and store the result in the output stream.

While the algorithm described so far allows us to process larger inputs than a plain implementation would, significant resources are allocated for accounting, e.g. the position of the element in the sliding window or handling of the corners of the input image, and this prevents pipelining of loops at the desired latency. We address this issue by eliminating all branching code that handles these special cases, along with their associated state variables, leaving only the internal sliding window buffer. Instead, we pre-compute the positions in the sliding window where a given input element is used, and store this information as a binary mask, represented as a K^2 -bit unsigned integer. In the mask we set bits corresponding to every position in the sliding window where the input element is used, and leave the remaining bits unset (equal to 0), as illustrated on the right in figure 1. This mask can be used as an instruction on how to populate the sliding window buffer, eliminating the need for all branching code. The procedure is applied to every element of the input image, and stored in the instruction array. The instruction array can be significantly compressed by eliminating duplicates and translating the position of the element in the input array to the compressed array. As an example of the compression scheme, figure 2 illustrates how every convolution with a 3×3 kernel and unit stride can be represented with only $H' \times W' = 5 \times 5$ instructions, regardless of the input image size ($H \times W$).

For the pooling layers, a similar technique is used to collect the data in sliding window buffers. As the most common form of pooling assumes a stride equal to the pooling region size (i.e. no overlaps between pooled regions), we create a simpler and more optimal instruction-encoding scheme for this case. Unlike convolution, in both max and average pooling operation, we do not need the position of elements in the

sliding window, only which window they belong to. This allows us to create a simple lookup table (LUT) of $H + W$ elements without the need for translation of the position of the input element.

4. Dataset

To demonstrate the functionality of CNNs in hls4m1, we consider as a benchmark example a digit classifier trained on the SVHN Dataset [17]. The SVHN dataset consists of cropped real-world images of house numbers extracted from Google Street View images, in a format similar to that of the MNIST [41] dataset. However, it presents a much more challenging real-world problem, as illustrated by the examples shown in figure 3. The numbers are part of natural scene images, possibly with other digits appearing as a background on the two sides of the central one, different colors and focus, orientation, etc.

All the images are in RGB format and have been cropped to 32×32 pixels. Unlike MNIST, more than one digit can be present in the same image. In these cases, the center digit is used to assign a label to the image, which is then used as ground truth when training the classifier. Each image can belong to one of ten classes, corresponding to digits '0' through '9'. As a preprocessing step, we divide each pixel by the max RGB value of 255 in order to have numbers in the range between zero and one. We then standardize the input images to have a mean of zero and unit variance by applying a per-pixel scaling factor computed from the full training dataset. The same scaling is applied to the test set.

The SVHN dataset consists of 604 388 images for training (of which 531 131 are considered extra data that are slightly easier to classify) and 26 032 images for testing.

Training is performed using a k -fold cross-validation procedure. The training dataset is split in ten training and validation samples such that 10% of the training set is used for validation and the remaining 90% for training. Training and validation is then repeated k times until each fold of the training set has been used to evaluate the accuracy of the model. Model-performance figures of merit (e.g. accuracy, true and false positive rates (FPRs), etc) are defined considering the mean across the ten folds on the test set. The corresponding uncertainty is quantified through the standard deviation across the ten folds.

5. Baseline model

Keeping in mind that the model is designed for deployment on the resource limited environment of an FPGA, we limit the depth and complexity of the baseline model while preserving reasonable performance. As a target, we aimed at a test error close to 5%, where state-of-the-art test error lies between 1% and 5% [42–47]. To reduce the overall model latency as much as possible, models with fewer large layers (wider) are preferred over models with several smaller layers (deeper). This is due to the parallel nature of the FPGA, making it more resource-efficient to process one large layer in parallel over several small ones sequentially. The dependency of inference latency and resource consumption for increasing depth and width will be further discussed in section 8.

A Bayesian optimization over the model hyperparameters is performed using KERAS TUNER [48]. The first few layers are chosen to be 2D convolutional blocks. Each block consists of a convolutional layer followed by a max pooling layer, a batch normalization [49] layer, and a rectified linear unit (ReLU) [50, 51] activation function. The optimization range is set so that the maximum number of loop iterations per layer is below the unroll limit described in section 3 in order to achieve the lowest possible latency. Pooling layers are used to keep the size of the final dense layers small.

The convolutional blocks are followed by a series of fully-connected layers, the amount of layers and their size again determined through the hyperparameter optimization. A final ten-node dense layer, activated by a softmax function, returns the probability for a given image to be assigned to each of the ten classes. The result of the Bayesian optimization, shown in figure 4, consists of three convolutional blocks and two dense layers. The convolutional layers in the three blocks have 16, 16, and 24 filters, respectively, and each has a kernel size of 3×3 . The pooling layers have a size of 2×2 . The two hidden dense layers consist of 42 and 64 neurons, with batch normalization and ReLU activation. The model is implemented in TENSORFLOW [12], using the KERAS API [13]. To reduce the number of required operations, the bias term is removed from all layers, except for the final output layer, while keeping batch normalization on to prevent internal covariate shift [49].

We refer to this model as the baseline floating-point (BF) model. The number of floating-point operations (FLOPs) and weights for each convolutional or dense layer is listed in table 1. In addition, an estimate of the per-layer energy consumption and the layer size in bits is quoted. These estimates are obtained using QTOOLS [16], a library for estimating model size and energy consumption, assuming a 45 nm process [52]. Despite the first dense layer having the most weights, the number of FLOPs and the energy consumption is significantly higher in the convolutional layers due to the much larger number of multiply-accumulate operations performed. The per-layer summaries does not include results for batch



Figure 3. Examples of digit images extracted from the SVHN train (three leftmost images) and test (three rightmost images) datasets.




Figure 4. The neural network architecture, chosen through a Bayesian optimization over the hyperparameters, for classifying digits from the SVHN dataset. Each convolutional block consists of a convolutional layer, max pooling, batch normalization, and ReLU activation. The convolutional layers in the three convolutional blocks use 16, 16, and 24 filters, respectively, and each has a kernel size of 3×3 . The pooling layers have a size of 2×2 . The convolutional blocks are followed by two fully-connected layers consisting of 42 and 64 neurons, with batch normalization and ReLU activation. The bias term is removed from all layers except the final output layer.

Table 1. Number of trainable weights, floating-point operations, energy consumption and layer size in bits for each convolutional or dense layer (not including the activation layers). Batch normalization and pooling layers are not included as they are negligible in size and energy consumption in comparison. The energy is estimated assuming a 45 nm process using QTOOLS. The total energy and bit size includes all model layers.

Layer name	Layer type	Input shape	Weights	MFLOPs	Energy (nJ)	Bit size
Conv 0	Conv2D	(32, 32, 3)	432	0.778	1795	3456
Conv 1	Conv2D	(15, 15, 16)	2304	0.779	1802	18 432
Conv 2	Conv2D	(6, 6, 16)	3456	0.110	262	27 648
Dense 0	Dense	(96)	4032	0.008	26	32 256
Dense 1	Dense	(42)	2688	0.005	17	21 504
Output	Dense	(64)	65	0.001	4	5200
Model total			12 858	1.71	3918	170 816



normalization or pooling layers, as the contribution from these are negligible in comparison. The total model energy and bit size includes all layers of the model.

The training is performed minimizing the categorical crossentropy loss [53] using the Adam optimizer [54]. The optimal learning rate is obtained using the hyperparameter optimization described above, found to be 0.003, and is set as the starting learning rate. If there is no improvement in the loss for five epochs, the learning rate is reduced by 90% until a minimum learning rate of 10^{-6} is reached. The batch size is 1024 and the training takes at most 100 epochs. Early stopping is enabled when no improvement in the validation loss is observed across ten epochs.

6. Compression by pruning

Weight pruning is an established strategy to compress a neural network and consequently reducing its resource utilization. One strategy, magnitude-based pruning, consists of eliminating redundant weights in the weight tensors by setting the value of the smallest weights in a tensor to zero [1, 55–59]. All zero-weight multiplications are omitted by the HLS library when translating the network into firmware, consequently saving significant FPGA resources.

Pruning is enforced using the TENSORFLOW pruning API, a KERAS-based interface consisting of a simple drop-in replacement of KERAS layers. A sparsity of 50% is targeted, meaning only 50% of the weights are retained in the pruned layer and the remaining ones are set to zero. Before pruning, the weights of each layer are initialized to the weights of the corresponding model without pruning (i.e. *fine-tuning pruning*), ensuring the model is in a stable minimum before removing weights deemed unimportant. Each model is pruned



starting from the 10th epoch, with the target sparsity gradually increasing to the desired 50% with a polynomial decay of the pruning rate [60].

By pruning the BF model layers as listed in table 1 to a target sparsity of 50%, the number of FLOPs required when evaluating the model, can be significantly reduced. We refer to the resulting model as the BP model.

The distribution of the weight values per layer for the BF and BP models are shown in figure 5. The effect of pruning is seen by comparing the two distributions: the smallest magnitude weights of the BF weight distribution migrate to the spike at zero in the BP weight distribution, while the two tails remain populated, with most of the weights falling in the interval $[-1.5, 1.5]$.

Figure 6 compares the classification performance of the BF and BP models. Specifically, it shows the receiver operating characteristic (ROC) curves and the corresponding AUC for each digit. In addition, we consider the model accuracy, i.e. how often the predictions (after taking the arg max of the output neurons) equals the labels. For each ROC, the solid line corresponds to the mean across the ten folds and the uncertainty to the standard deviation. The mean accuracy and standard deviation across the ten folds is also reported on the plot. Despite removing 50% of the weights for the BP model, the model accuracy is comparable between the BF and BP models.

These models serve as our reference models. The accuracy, latency and resource consumption of these will be discussed in section 8. In general, we observe a significant reduction in FPGA resource consumption for pruned models, as zero-weight multiplications are optimized away by the HLS compiler. Because pruning has little impact on the model accuracy (as demonstrated in figure 6), pruning is always recommended before translation into FPGA firmware with `hls4ml`.

7. Compression by quantization

To further limit the model footprint, we reduce the numerical precision of the model weights before FPGA deployment. During training, one typically relies on single- or double-precision floating-point arithmetic, i.e. 32 or 64 bit precision. However, when deploying a deep neural network on FPGA, reduced precision fixed-point arithmetic (quantization) is often used in order to minimize resource consumption and latency. It has been shown that deep neural networks experience little accuracy loss when QAT is applied, even up to binary quantization of weights [61].

When a quantized model is deployed on an FPGA, all its weights, biases, and activation functions are converted to fixed-point precision before being deployed. This is referred to as post-training quantization (PTQ). The chosen precision is a new tunable hyperparameter. The `hls4ml` library allows users to specify different numerical precisions for different components of the network (known as *heterogeneous quantization*). For instance, it is found that severe PTQ of the activation functions typically results in a greater reduction of accuracy than severe PTQ of the weights [8]. By default, `hls4ml` assumes 16 total bits for every layer, 6 of which are dedicated to the integer part ((16, 6) precision).

In this paper, we consider two approaches to network quantization: PTQ of a floating-point model, and QAT, resulting in a model already optimized for fixed-point precision. Both methods will be described in the following and the result on hardware discussed in detail in section 8. To summarize, we observe a significant reduction in accuracy using PTQ, with no prediction power remaining below a bit width of 14. Using QAT, however, high accuracy is maintained down to extremely narrow bit widths of 3–4. The latency and resource consumption are similar for the two methods (with certain caveats that will be discussed in section 8), and QAT is therefore the preferred solution for model quantization before deployment with `hls4ml`.

7.1. Post-training quantization

The `hls4ml` library converts model weights and biases from floating-point to fixed-point precision, applying the same quantization to the whole network or setting the precision per layer and per parameter type. Bit width and number of integer bits must be tuned carefully to prevent compromising the model accuracy. For each component, an appropriate precision is selected by studying the floating-point weight profiles, i.e. the range of input or output values spanned by the testing data for the trained model, component by component. In order to minimize the impact of quantization on accuracy, the precision can be tuned so that the numerical representation adequately covers the range of values observed in the floating-point activation profile.


As an example, the by-layer weight profiles of the BF model is shown in figure 7, for both layer weights (left) and outputs (right) using the testing data. The last letter in the label indicates which type of weight is being profiled, where w is for weights and b is for bias. Learnable bias parameters are only included in the final dense layer. The other bias terms are introduced by the fusing of a batch normalization and a dense layer. The gray bands illustrate the numerical range covered by the default (16, 6) precision. No gray band is visible for the Flatten layer as no operations changing the data is performed. Also no gray band is visible for the 4th and 5th batch normalization layer outputs as these are fused with the dense layers.

Typically, extreme PTQ results in a sizeable accuracy loss. The increased spacing between representable numbers enforces a severe weight rounding that leads to a significant reduction in the model accuracy once the resolution becomes too coarse. The amount of compression one can reach by this procedure is balanced by the need to preserve the model accuracy, and how much model accuracy reduction can be tolerated is an application-specific question.

We use PTQ to generate a range of compressed models, further discussed in section 8, scanning bit widths from 16 to 1, with 6 integer bits.

7.2. Quantization-aware training

QAT [62] is an efficient procedure to limit accuracy loss while reducing the numerical precision of the network components. Here, quantized weights and biases are used in the training during the forward pass, while full precision is used in the backward pass in order to facilitate the drift toward the optimal point in the loss minimization (known as the *straight-through estimator*) [63]. The `hls4ml` library supports QAT through its interface to QKERAS [16].



We train a range of quantized QKERAS models using the same architecture as in figure 4, imposing a common bit width across the model. We scan the bit width from 16 to 3, as well as train a ternary and a binary quantized model. We refer to these models as QKeras (Q) models. In addition, we train pruned versions of these models, targeting a sparsity of 50%. These are referred to as QKeras Pruned (QP) models.

Only convolutional layers, dense layers, and activation functions are quantized. The batch normalization layers are not quantized during training, as support for the QKERAS quantized equivalent of the KERAS batch normalization layer is not supported in `hls4ml` at the time of this writing. Support for this is planned for a future version of `hls4ml`. Batch normalization layers in the QAT models are therefore set to the default precision of $\langle 16, 6 \rangle$ by `hls4ml`. The final softmax layer is also kept at the default precision of $\langle 16, 6 \rangle$ in order to not compromise the classification accuracy.

Finally, we define a heterogeneously quantized model using AUTOQKERAS [16], a library for automatic heterogeneous quantization. The AUTOQKERAS library treats the layer precision as a hyperparameter, and finds the quantization which minimizes the model bit size while maximizing the model accuracy. By allowing AUTOQKERAS to explore different quantization settings for different parts of a given network, we obtain an optimal heterogeneously quantized QKERAS model. A Bayesian optimization is performed over a range of quantizers available in QKERAS, targeting a 50% reduction in model bit size. At the same time, the number of filters per convolutional layer and neurons per dense layer is re-optimized as quantization tends to lead to a preference for either (1) more filters as information is lost during quantization or (2) less filters due to some filters effectively being the same after quantization.

The optimization process is shown in figure 8, where the model bit size versus the model validation accuracy is shown for all the models tested in the automatic quantization procedure, showing the different quantization configurations for each of the convolutional layers. The size of the markers correspond to the number of filters used for a given convolutional layer in that trial. The colors correspond to different type of quantizers (binary, ternary or mantissa quantization using different bit widths). The model yielding the best accuracy versus size trade-off is marked by a red arrow. The number of filters per convolutional layer for the selected model is (4, 16, 12), compared to the original (16, 16, 24) for the BF and BP models, and the number of neurons per dense layer is (15, 16) compared to (42, 64) in the original model. Table 2 summarizes the quantization configuration found to be optimal by AUTOQKERAS, and the corresponding model energy consumption estimated using QTOOLS. We note that this model uses almost 90% less energy than the original. We train two versions of this model: an unpruned version (AQ), and a pruned version (AQP). The latter model is the same as AQ, but additionally pruned to a target sparsity of 50%.

Figure 9 shows the ROC curves for the AQ and AQP models. The curves show a slightly lower classification accuracy than those in figure 6, with AUCs differing by approximately 1%.

The numerical values spanned by the AQ model is shown in figure 10 for layer weights (left) and outputs (right). In contrast to those showed in figure 7, different bit widths are now used for the different layers, in correspondence with the bit width used in QKERAS.






Table 2. Per-layer heterogeneous quantization configuration obtained with AUTOQKERAS, the total estimated energy consumption and model size in bits of the AutoQ (AQ) model. The energy is estimated assuming a 45 nm process using QTOOLS.

Model	Precision per layer											Energy (n)	Bit size	
	Conv2D	ReLU	Conv2D	ReLU	Conv2D	ReLU	Dense	ReLU	Dense	ReLU	Dense			Softmax
AQ	$\langle 4, 0 \rangle$	$\langle 3, 1 \rangle$	$\langle 4, 0 \rangle$	$\langle 3, 1 \rangle$	$\langle 4, 0 \rangle$	$\langle 8, 4 \rangle$	$\langle 4, 0 \rangle$	$\langle 4, 2 \rangle$	$\langle 4, 0 \rangle$	$\langle 8, 2 \rangle$	$\langle 6, 0 \rangle$	$\langle 16, 6 \rangle$	465	45 240

Figure 11 summarizes the effects of pruning and quantization. Here, we show the median accuracy and upper and lower quartiles across the ten folds of the unpruned (red) and pruned (green) quantized models, for different choices of bit widths and for the AQ (AQP) models. The unquantized baseline models are shown for reference (BF or BP). For bit widths above four, pruning to 50% sparsity has very little impact on the model accuracy. At very low bit widths, however, pruning negatively impacts the model performance. The accuracy is constant down to four bit precision, with marginal accuracy loss down to three bits. Using ternary quantization, the model accuracy drops to 87%–88% and has a higher statistical uncertainty. When quantizing down to binary precision, the model accuracy is reduced to 72% for the unpruned model and 64% for the pruned model. The significant reduction in accuracy due to pruning for binary networks is due to too little information being available in the network to accurately classify unseen data. A large spread in model accuracy for the binary network across the ten folds is observed, indicating that the model is less robust to fluctuations in the training dataset. As demonstrated in [8], this can be mitigated by increasing the model size (more filters and neurons per layer). The AQ models obtain a slightly lower accuracy than the baselines, but uses, as will be demonstrated in section 8, significantly fewer resources.

Due to the results above, it is recommended that users prune and quantize models using QAT through QKERAS, before proceeding with FPGA deployment with hls4ml.



8. FPGA porting

The models described above are translated into firmware using hls4ml version 0.5.0, and then synthesized with Vivado HLS 2020.1, targeting a Xilinx Virtex UltraScale+ VU9P (xcvu9pf1gb2104-2L) FPGA with a clock frequency of 200 MHz. For the QKERAS quantized models, the sign is not accounted for when setting the bit width per layer during QAT, so layers quantized with total bit width b in QKERAS are therefore implemented as fixed-point numbers with total bit width $b + 1$ in hls4ml. We compare the model accuracy, latency, and on-chip resource consumption. The accuracy after translating the model into C/C++ code with hls4ml (solid line) for the different models, is shown in figure 12 and compared to the accuracy evaluated using KERAS. No pre-synthesis results are shown for the BF and BP models, as these are quantized *during* synthesis. Nearly perfect agreement in evaluated accuracy before and after synthesis is observed for the Q and QP models and the translation into fixed-point precision is lossless.

While the accuracy of the Q and QP models trained via QAT remains high down to a bit width of three, the accuracy of the PTQ models fall off sharply with decreasing bit width and have almost no discrimination power for bit widths smaller than 14. PTQ has a higher negative impact on the unpruned models, indicating




Figure 11. Accuracy for unpruned (red) and pruned (yellow) models for binary (B) and ternary (T) precisions, homogeneously quantized models with bit widths between 3 and 16, the heterogeneously quantized models AQ and AQP, compared to the BF and BP models. The black line represents the median, and the box extends from the lower to upper quartile values across the ten folds.





Figure 12. Model accuracy as a function of bit width for the BF, BP, Q and QP models. The heterogeneously quantized models AQ and AQP are shown in the sidebar.

that rounding errors are the biggest cause for accuracy degradation. The heterogeneously quantized models AQ and AQP have slightly lower accuracy than the baseline (16, 6) model.

We then study the resource consumption and latency of the different models after logic-synthesis. The resources available on the FPGA are digital signal processors (DSPs), LUTs, BRAMs, and flip-flops (FFs). In figure 13, the resource consumption relative to the total available resources is shown. Here, a fully parallel implementation is used where each multiplier is used exactly once, which can be achieved by setting the *reuse factor R* [1] to 1 for each layer in hls4ml.

The DSP consumption is slightly higher for the Q and QP models than the BF and BP models due to the batch normalization layers in the QAT models being fixed to (16, 6).

Below a bit width of 10, the DSP consumption is significantly reduced as multiplications are performed using LUTs. DSPs are usually the limiting resource for FPGA inference, and we observe that through QAT, the DSP consumption can be reduced from one hundred percent down to a few percent with no loss in model accuracy (as demonstrated in figure 12). Above a bit width of 10, almost all the DSPs on the device are



in use for the Q and QP models. This routing is a choice of Vivado HLS during optimization of the circuit layout. This is also the reason why pruning appears to have relatively little impact for these models: the DSPs are maximally used and the remaining multiplications are performed with LUTs. The QP models use significantly fewer LUT resources than the unpruned equivalent. The point where most multiplications are moved from DSPs to LUTs is marked by a steep drop in DSP consumption starting at a bit width of 10.

The heterogeneously quantized models, AQ and AQP, consume very little FPGA resources, comparable to that of the Q and QP models quantized to a bit width of three. All models use very few FFs, below 4% of the total budget. The BRAM consumption is also small and below 4% for all models. Some dependence on bit width can be traced back to how operations are mapped to the appropriate resources through internal optimizations in HLS. Depending on the length and the bit width of the FIFO buffers used for the convolutional layer sliding window, HLS will decide whether to place the operation on BRAMs or LUTs and migration between the two is expected. Most of the BRAMs, are spent on *channels*, the output of different layers.

The latency and II for all models is shown in figure 14. A total latency of about $5 \mu\text{s}$ is observed for all models, similar to the II. The latency is independent of bit width when running at a fixed clock period. We leave it for future studies to explore running the board at higher clock frequencies.

A summary of the accuracy, resource consumption and latency for the BF and BP models quantized to a bit width of 14, the Q and QP models quantized to a bit width of 7 and the heterogeneously quantized AQ




Figure 14. The model latency (left) and initiation interval (right) as a function of bit width for the BF, BP, Q, and QP models. The heterogeneously quantized AQ and AQP models are displayed in the right sub-plot.

Table 3. Accuracy, resource consumption and latency for the BF and BP models quantized to a bit width of 14, the Q and QP models quantized to a bit width of 7 and the heterogeneously quantized AQ and AQP models. The numbers in parentheses correspond to the total amount of resources used.

FPGA: Xilinx Virtex UltraScale+ VU9P							
Model	Accuracy	DSP (%)	LUT (%)	FF (%)	BRAM (%)	Latency (cc)	II (cc)
BF 14-bit	0.87	93.23 (6377)	19.36 (228 823)	3.40 (80 278)	3.08 (66.5)	1035 (5.2 μ s)	1030
BP 14-bit	0.93	48.85 (3341)	12.27 (145 089)	2.77 (65 482)	3.08 (66.5)	1035 (5.2 μ s)	1030
Q 7-bit	0.94	2.56 (175)	12.77 (150 981)	1.51 (35 628)	3.10 (67.0)	1034 (5.2 μ s)	1029
QP 7-bit	0.94	2.54 (174)	9.40 (111 152)	1.38 (32 554)	3.10 (67.0)	1035 (5.2 μ s)	1030
AQ	0.88	1.05 (72)	4.06 (48 027)	0.64 (15 242)	1.5 (32.5)	1059 (5.3 μ s)	1029
AQP	0.88	1.02 (70)	3.28 (38 795)	0.63 (14 802)	1.4 (30.5)	1059 (5.3 μ s)	1029

and AQP models, is shown in table 3. Resource utilization is quoted as a fraction of the total available resources on the FPGA, and the absolute number of resources used is quoted in parenthesis. The accuracy of the post-training quantized BF and BP models drops below 50% for bit widths narrower than 14 and can not be used for inference. The QAT models, Q and QP, quantized to a bit width of 7 maintain a high accuracy despite using only a fraction of the available FPGA resources. The models using the fewest resources are the AQ and AQP heterogeneously quantized models, reducing the DSP consumption by 99% while maintaining a relatively high accuracy. Finding the best trade-off between model size and accuracy in an application-specific way can be done using AUTOQKERAS, as demonstrated in section 7.

To further reduce the resource consumption, the reuse factor R can be increased. This comes at the cost of higher latency. The model latency and resource consumption as a function of bit width and for different reuse factors for the QP models are shown in figure 15. The latency and II increase with R , while the DSP consumption goes down. The LUT consumption is minimally affected by the reuse factor, consistent with the results reported in [1]. The BRAM consumption is the same for all reuse factors, around 3%, and therefore not plotted. The corresponding study for the BF, BP and Q models can be found in appendix.

A summary of the latency and resource consumption for different reuse factors for all the models at a fixed bit width of 16 is shown in figure 16. The latency has a linear dependence on the reuse factor, as expected because each multiplier is used in series one reuse factor at the time. The DSP consumption decreases as $\sim 1/R$ for all models. The first point deviates from this as the maximum number of DSPs are in use, effectively reaching a plateau. The LUT consumption is high for a reuse factor of one, complimenting the ceiling reached in DSP consumption at a reuse of one, since the multiplications that do not fit on DSP are moved to LUTs. The FF consumption is flat as a function of reuse factor. The BRAM consumption does not depend on the reuse factor and is the same for all models, around 3%. We leave it up to hls4ml users to find the optimal trade-off between inference latency and resource consumption for a given application through tuning of the reuse factor.




Figure 15. Latency (top left), initiation interval (top right), DSP (middle left), LUT (middle right), FF (bottom) consumption as a function of bit width and for different reuse factors for the QP models.

Although particle physics experiments mostly use large FPGAs, the `hls_4_ml` library can be readily used for smaller FPGAs, like those found on SoC or internet-of-things (IoT) devices, through increasing the reuse factor. To demonstrate this, we synthesize and deploy the smallest model that retains the original model accuracy, QP 7-bit, onto a low-cost TUL PYNQ-Z2 development board, equipped with a Xilinx Zynq




Table 4. Resource consumption and latency for the QP 7-bit model on a Xilinx Zynq XC7Z020 SoC. A clock frequency of 100 MHz is used.

FPGA: Xilinx Zynq XC7Z020 SoC							
	DSP	LUT	FF	BRAM (18 kb)	Latency (cc)	II (cc)	frame/s
Available	220	53 200	106 400	280	—	—	—
Used	213 (96.82%)	48 259 (90.71%)	35 118 (33.01%)	122 (43.57%)	17 085 (171 μ s)	16 385	2831

XC7Z020 SoC (FPGA part number xc7z020c1g400-1). This FPGA is significantly smaller than the Xilinx Virtex UltraScale+ VU9P, and consists of 13 300 logic slices, each with four 6-input LUTs and 8 FFs, 630 kB of BRAM, and 220 DSP slices. As expected, a large reuse factor is needed in order to fit the QP 7-bit model onto the Zynq XC7Z020. For a clock frequency of 100 MHz, the resulting inference latency is 171 μ s and up to 2831 image classifications per second. This implementation uses a total of 91% of the LUTs, 97% of the DSPs, 33% of the FFs, and 44% of the BRAM. A summary is provided in table 4. This demonstrates the flexibility of hls4ml to accommodate SoC/IoT use cases, which can demand smaller FPGAs and tolerate millisecond latencies.

Finally, in figure 17 we study the resource consumption and latency as a function of the input size for a single convolutional layer with varying number of filters and kernel sizes. Three input channels are always assumed and the input height (H) and width (W) is varied between 10 and 256, such that the input size is





Figure 17. The DSP usage (top left), LUT usage (top right) and latency (bottom) as a function of the input image height (H) and width (W) for a single convolutional layer with varying kernel size and number of filters. Three color channels are assumed such that the input size corresponds to $(H \times W \times 3)$. A default precision for all weights and outputs of $\langle 16, 6 \rangle$ is assumed.

$H \times W \times 3$. A precision of $\langle 16, 6 \rangle$ is assumed for all models to illustrate the dependency of latency/resources on the given layer configurations, although, as we have demonstrated above, resources can be significantly reduced using QAT. The DSP and LUT consumption is constant as a function of the input size, but increases with the number of filters used and the kernel size, due to the higher number of multiplications that need to be performed simultaneously. The latency increases linearly with the input size, but does not depend on the kernel size or the number of filters. We also show the latency as a function of the depth of the model in figure 18. For simplicity, we assume an input size of $30 \times 30 \times 3$, 16 filters and a kernel size of 3×3 for each convolutional layer. The precision is fixed to $\langle 16, 6 \rangle$ or $\langle 7, 1 \rangle$. The DSP consumption scales linearly with the model depth until the maximum number of DSPs are used. When all DSPs are in use, multiplications are moved onto LUTs, seen as a change of slope in the LUT consumption versus model depth. The inference latency increases linearly with the model depth.

Figures 17 and 18 summarize how input size and model architecture affects the inference latency and resource consumption. Through increasing the reuse factor, smaller FPGAs can be targeted through a trade-off between latency and resource consumption. Support for QAT through and pruning further reduce the model footprint. The hls4ml library is therefore capable of providing generic, multi-backend support for a wide range of hardware and latency constraints.



9. Conclusions

We have presented the extension of `hls4ml` to support CNN architectures for transpilation to FPGA designs, through a stream-based implementation of convolutional and pooling layers. A fully on-chip design is used in order to provide for microsecond latency applications, like those at the CERN LHC. Taking as a benchmark example a CNN classifier trained on the SVHN, we show how compression techniques at training time (pruning and QAT) reduce the resource utilization of the FPGA-converted models, while retaining to a large extent the floating-point precision baseline accuracy. Once converted to FPGA firmware using `hls4ml`, these models can be executed with $5 \mu\text{s}$ latency and a comparable initiation interval, while consuming less than 10% of the FPGA resources. We demonstrate the flexibility and scalability of `hls4ml` to accommodate CNN architectures of varying sizes, and offer solutions both for small SoC FPGAs and for the larger FPGAs used in particle physics experiments. This work enables domain ML specialists to design hardware-optimized ML algorithms for low-latency, low-power, or radiation-hard systems, for instance particle physics trigger systems, autonomous vehicles, or inference accelerators for space applications.

Data availability statement

The data that support the findings of this study are openly available.

Acknowledgment

We acknowledge the Fast Machine Learning collective as an open community of multi-domain experts and collaborators. This community was important for the development of this project. M P, S S and V L are supported by the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation program (Grant Agreement No. 772369). S J, M L, K P, and N T are supported by Fermi Research Alliance, LLC under Contract No. DE-AC02-07CH11359 with the U.S. Department of Energy (DOE), Office of Science, Office of High Energy Physics. P H is supported by a Massachusetts Institute of Technology University grant. Z W is supported by the National Science Foundation under Grant Nos. 1606321 and 115164. J D is supported by the DOE, Office of Science, Office of High Energy Physics Early Career Research program under Award No. DE-SC0021187.


Code availability statement

The `hls4ml` library is available at <https://github.com/fastmachinelearning/hls4ml> and archived in the Zenodo platform at [10.5281/zenodo.4161550](https://zenodo.org/record/4161550). The work presented here is based on the Bartsia release, version 0.5.0. For examples on how to use `hls4ml`, the notebooks in <https://github.com/fastmachinelearning/hls4ml-tutorial> serve as a general introduction. The QKERAS library, which also includes AUTOQKERAS and QTOOLS, is available at <https://github.com/google/qkeras>.

The SVHN dataset [17] can be downloaded at <http://ufldl.stanford.edu/housenumbers> or through TENSORFLOW Datasets at www.tensorflow.org/datasets/catalog/svhn_cropped.

Appendix. Performance versus bit width and reuse factor

Figures 19–21 show the model latency, initiation interval, DSP, LUT and FF consumption as a function of bit width and for different reuse factors for the BF, BP and Q models, respectively. A similar behavior is observed for all models, where the latency roughly scales with one unit of reuse factor and the DSP consumption scales as the inverse of the reuse factor. The BRAM consumption does not depend on the reuse factor.






Figure 20. The model latency (top left), initiation interval (top right), DSP (middle left), LUT (middle right) and FF (bottom left) consumption as a function of bit width and for different reuse factors for the BP model.

For the BF models in figure 19, there is an unexpected drop in DSP consumption at a bit width of 12 for models using a reuse factor of one. For this model, only 13% of the DSPs (corresponding to 876 units) are used, whereas the same mode with a reuse factor of six uses 19% of the available DSPs (corresponding to a total of 1311). We would expect models with higher reuse factors to use fewer resources and not vice versa. This unexpected behavior is only observed for one data point. We have investigated things to the extent possible, but can only map the results back to how resources are allocated within HLS.




Figure 21. The model latency (top left), initiation interval (top right), DSP (middle left), LUT (middle right) and FF (bottom) consumption as a function of bit width and for different reuse factors for the QKeras (Q) model.

For the Q models in figure 21, the DSP consumption (middle left) of the models using a reuse factor of one and those using a reuse factor of two overlap above a bit width of ten. The reason for this is that the maximum number of DSPs are reached for both model types, and multiplications are therefore forced to other resources. This effect can be seen in the LUT consumption (middle right), where the model using a reuse factor of 1 uses significantly more LUTs than the other models.

ORCID iDs

Thea Aarrestad  <https://orcid.org/0000-0002-7671-243X>

Jennifer Ngadiuba  <https://orcid.org/0000-0002-0055-2935>

Javier Duarte  <https://orcid.org/0000-0002-5076-7096>

Philip Harris  <https://orcid.org/0000-0001-8189-3741>

References

- [1] Duarte J et al 2018 Fast inference of deep neural networks in FPGAs for particle physics *J. Instrum.* **13** 07027
- [2] Loncar V et al 2020 fastmachinelearning/hls4ml: aster (available at: <https://github.com/fastmachinelearning/hls4ml>)
- [3] ATLAS Collaboration 2020 Operation of the ATLAS trigger system in Run 2 *J. Instrum.* **15** 10004
- [4] ATLAS Collaboration 2017 Technical design report for the Phase-II upgrade of the ATLAS TDAQ system *ATLAS Technical Design Report* CERN-LHCC-2017-020 ATLAS-TDR-029
- [5] CMS Collaboration 2020 Performance of the CMS Level-1 trigger in proton-proton collisions at $\sqrt{s} = 13$ TeV *J. Instrum.* **15** 10017
- [6] CMS Collaboration 2020 The phase-2 upgrade of the CMS level-1 trigger *CMS Technical Design Report* CERN-LHCC-2020-004 CMS-TDR-021
- [7] Xilinx 2020 Vivado design suite user guide: high-level synthesis (available at: www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug902-vivado-high-level-synthesis.pdf)
- [8] Ngadiuba J et al Compressing deep neural networks on FPGAs to binary and ternary precision with hls4ml (arXiv:2003.06308)
- [9] Summers S et al 2020 Fast inference of boosted decision trees in FPGAs for particle physics *J. Instrum.* **15** 05026
- [10] Iiyama Y et al 2021 Distance-weighted graph neural networks on FPGAs for real-time particle reconstruction in high energy physics *Front. Big Data* **3** 44
- [11] Heintz A et al 2020 Accelerated charged particle tracking with graph neural networks on FPGAs *3rd Machine Learning and the Physical Sciences Workshop at the 34th Conf. on Neural Information Processing Systems* vol 12
- [12] Abadi M et al TensorFlow: large-scale machine learning on heterogeneous systems 2015 (arXiv:1603.04467) (Software available from tensorflow.org)
- [13] Chollet F et al 2015 Keras (available at: <https://keras.io>)
- [14] Paszke A et al 2019 PyTorch: an imperative style, high-performance deep learning library *Advances in Neural Information Processing Systems* 32, ed H Wallach (Curran Associates, Inc.) p 8024
- [15] Open Neural Network Exchange Collaboration 2017 ONNX (available at: <https://onnx.ai/>)
- [16] Coelho Jr C N et al 2021 Automatic deep heterogeneous quantization of deep neural networks for ultra low-area, low-latency inference on the edge at particle colliders *Nat. Mach. Intell* accepted (<https://doi.org/10.1038/s42256-021-00356-5>)
- [17] Netzer Y et al 2011 Reading digits in natural images with unsupervised feature learning *NIPS 2011 Workshop on Deep Learning and Unsupervised Feature Learning*
- [18] Boser T, Calafiura P and Johnson I 2017 Convolutional neural networks for track reconstruction on FPGAs *NIPS 2017 Demonstrations*
- [19] Venieris S I, Kouris A and Bouganis C-S 2018 Toolflows for mapping convolutional neural networks on FPGAs: a survey and future directions *ACM Comput. Surv.* **51** 1–39
- [20] Guo K et al 2018 A survey of FPGA-based neural network inference accelerators *ACM Trans. Reconfigurable Technol. Syst.* **12** 1–26
- [21] Shawahna A, Sait S M and El-Maleh A 2019 FPGA-based accelerators of deep learning networks for learning and classification: a review *IEEE Access* **7** 7823–59
- [22] Abdelouahab K, Pelcat M, Serot J and Berry F 2018 Accelerating CNN inference on FPGAs: a survey (arXiv:1806.01683)
- [23] Umuroglu Y et al 2017 FINN: A framework for fast, scalable binarized neural network inference *Proc. 2017 ACM/SIGDA Int. Symp. on Field-Programmable Gate Arrays* (ACM Press)
- [24] Blott M et al 2018 FINN-R: An end-to-end deep-learning framework for fast exploration of quantized neural networks *ACM Trans. Reconfigurable Technol. Syst.* **11** 1–23
- [25] Alessandro, Franco G, Fraser N, Umuroglu Y and vfdev 2021 Xilinx/brevitas: Release version 0.4.0 (<https://doi.org/10.5281/zenodo.4606672>)
- [26] Venieris S I and Bouganis C S 2017 fpgaConvNet: a toolflow for mapping diverse convolutional neural networks on embedded FPGAs *NIPS 2017 Workshop on Machine Learning on the Phone and Other Consumer Devices*
- [27] Venieris S I and Bouganis C S 2017 fpgaConvNet: automated mapping of convolutional neural networks on FPGAs *Proc. 2017 ACM/SIGDA Int. Symp. on Field-Programmable Gate Arrays* (ACM) p 291
- [28] Venieris S I and Bouganis C S 2017 Latency-driven design for FPGA-based convolutional neural networks *2017 27th Int. Conf. on Field Programmable Logic and Applications (FPL)* p 1
- [29] Venieris S I and Bouganis C S 2016 fpgaConvNet: a framework for mapping convolutional neural networks on FPGAs *2016 IEEE 24th Annual Int. Symp. on Field-Programmable Custom Computing Machines (FCCM)* (IEEE) p 40
- [30] Jia Y et al 2014 Caffe: convolutional architecture for fast feature embedding *Proc. 22nd ACM Int. Conf. on Multimedia, MM '14* (New York: ACM) p 675
- [31] Guan Y et al 2017 FP-DNN: an automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates *2017 IEEE 25th Annual Int. Symp. on Field-Programmable Custom Computing Machines (FCCM)* p 152
- [32] Sharma H et al 2016 From high-level deep neural models to FPGAs *2016 49th Annual IEEE/ACM Int. Symp. on Microarchitecture (MICRO)* (IEEE) p 1
- [33] DiCecco R et al 2016 Caffeinated FPGAs: FPGA framework for convolutional neural networks *2016 Int. Conf. on Field-Programmable Technology (FPT)* pp 265–8
- [34] Gokhale V, Zaidy A, Chang A X M and Culurciello E 2017 Snowflake: a model agnostic accelerator for deep convolutional neural networks (arXiv:1708.02579)
- [35] Collobert R, Kavukcuoglu K and Farabet C 2011 Torch7: a Matlab-like environment for machine learning *BigLearn, NIPS Workshop*
- [36] Majumder K and Bondhugula U 2019 A flexible FPGA accelerator for convolutional neural networks (arXiv:1912.07284)
- [37] Aimar A et al 2019 Nullhop: a flexible convolutional neural network accelerator based on sparse representations of feature maps *IEEE Trans. Neural Networks Learn. Syst.* **30** 644–56

- [38] Rahman A, Lee J and Choi K 2016 Efficient FPGA acceleration of convolutional neural networks using logical-3D compute array *2016 Design, Automation Test in Conf. Exhibition (DATE)* p 1393
- [39] Xilinx Vitis AI 2020 (available at: <https://github.com/Xilinx/Vitis-AI>)
- [40] Vasudevan A, Anderson A and Gregg D 2017 Parallel multi channel convolution using general matrix multiplication *2017 IEEE 28th Int. Conf. on Application-Specific Systems, Architectures and Processors (ASAP)* pp 19–24
- [41] LeCun Y and Cortes C 2010 MNIST handwritten digit database (available at: <http://yann.lecun.com/exdb/mnist/>)
- [42] Cubuk E D, Zoph B, Mane D, Vasudevan V and Le Q 2019 Autoaugment: learning augmentation policies from data *IEEE/CVF Conf. on Computer Vision and Pattern Recognition (CVPR) (Long Beach, CA, USA)* pp 113–23
- [43] DeVries T and Taylor G W 2017 Improved regularization of convolutional neural networks with cutout (arXiv:1708.04552)
- [44] Liang S, Khoo Y and Yang H 2021 Drop-activation: implicit parameter reduction and harmonic regularization *Commun. Appl. Math. Comput.* **3** 293–311
- [45] Zagoruyko S and Komodakis N 2017 Wide residual networks (arXiv:1605.07146)
- [46] Zhang K et al 2018 Residual networks of residual networks: multilevel residual networks *IEEE Trans. on Circuits and Systems for Video Technology* **28** 1303–14
- [47] Sermanet P, Chintala S and LeCun Y 2012 Convolutional neural networks applied to house numbers digit classification (arXiv:1204.3968)
- [48] O'Malley T et al 2019 Keras Tuner (<https://github.com/keras-team/keras-tuner>)
- [49] Ioffe S and Szegedy C 2015 Batch normalization: accelerating deep network training by reducing internal covariate shift *32nd Int. Conf. on Machine Learning (Lille, France)* vol 37, ed F Bach and D Blei (PMLR) p 448
- [50] Nair V and Hinton G E 2010 Rectified linear units improve restricted Boltzmann machines *27th Int. Conf. on Machine Learning (ICML) (Madison, WI: Omnipress)* p 807
- [51] Glorot X, Bordes A and Bengio Y 2011 Deep sparse rectifier neural networks *14th Int. Conf. on Artificial Intelligence and Statistics (AISTATS) (Fort Lauderdale, FL, USA)* vol 15, ed G Gordon, D Dunson and M Dudík (JMLR) p 315
- [52] Horowitz M 2014 1.1 computing's energy problem (and what we can do about it) *Digest of Technical Papers—IEEE Int. Solid-State Conf.* vol 57 10–14
- [53] Goodfellow I, Bengio Y and Courville A 2016 *Deep Learning* (Cambridge, MA: MIT Press)
- [54] Kingma D P and Ba J 2015 Adam: A method for stochastic optimization *3rd Int. Conf. on Learning Representations (ICLR) 2015, Conf. Track Proc*
- [55] Han S, Mao H and Dally W J 2016 Deep compression: compressing deep neural network with pruning, trained quantization and Huffman coding *4th Int. Conf. on Learning Representations (ICLR) 2016, Conf. Track Proc.*
- [56] LeCun Y, Denker J S and Solla S A 1990 Optimal brain damage *Advances in Neural Information Processing Systems 2*, ed D S Touretzky (San Francisco, CA: Morgan–Kaufmann) p 598
- [57] Louizos C, Welling M and Kingma D P 2018 Learning sparse neural networks through l_0 regularization *6th Int. Conf. on Learning Representations* vol 12
- [58] Han S, Pool J, Tran J and Dally W J 2015 Learning both weights and connections for efficient neural networks *Advances in Neural Information Processing Systems 28 (NIPS 2015)*
- [59] Yang T, Chen Y and Sze V 2017 Designing energy-efficient convolutional neural networks using energy-aware pruning *CVPR*
- [60] Zhu M and Gupta S 2017 To prune, or not to prune: exploring the efficacy of pruning for model compression *6th Int. Conf. on Learning Representations (ICLR) 2018, Workshop Track Proc*
- [61] Hubara I et al 2017 Quantized neural networks: training neural networks with low precision weights and activations *J. Mach. Learn. Res.* **18** 6869
- [62] Jacob B et al 2018 Quantization and training of neural networks for efficient integer-arithmetic-only inference (arXiv:1712.05877)
- [63] Courbariaux M, Bengio Y and David J-P et al 2015 BinaryConnect: training deep neural networks with binary weights during propagations *Advances in Neural Information Processing Systems* vol 28, ed C Cortes (Cambridge, MA: MIT Press) p 3123