# A Reduced Single-Phase Switched-Diode Cascaded Multilevel Inverter 

Mohammad Ali Hosseinzadeh, Maryam Sarbanzadeh, Marco Rivera, Ebrahim Babaei and Patrick Wheeler


#### Abstract

The cascaded multilevel inverters are suitable topologies when a high number of voltage levels is needed. Nonetheless, cascaded topologies possess the main drawback of a high number of power switches and gate drivers that make sophisticated control, reducing efficiency, and increasing cost. This paper proposes a new fundamental switched-diode topology which capable of generating five positive voltage levels with only three power switches, three power diodes, and three dc voltage sources. Based on a combination of the $n$ number of new fundamental topology two cascaded topologies are proposed which increase the number of voltage levels and decrease the number of power switches and voltage stress. The proposed cascaded topologies can operate in asymmetric dc sources so different dc voltage source magnitudes are submitted to minimize the number of components. The main advantages of the proposed cascaded topologies are reducing the number of power switches and gate drivers with reasonable dc voltage sources count in comparison with other state-of-the-art cascaded topologies. Furthermore, the proposed topologies reduce the cost in comparison with other recently multilevel inverter topologies. The power loss analysis and the recommended application for the proposed topologies are discussed. The simulation and experimental works are presented to verify the operation correctness of the proposed topologies.


Index Terms-Single-phase multilevel power converter, cascaded configurations, symmetrical and asymmetrical.

## I. Introduction

MULTILEVEL power inverters create a higher number of voltage levels compared to the two level inverters that are widely used in medium-voltage high-power applications. Multi-level inverters (MLIs) generate a staircase waveform at the output using a number of lower voltage DC links. The inverters are therefore capable of generating an output voltage waveform with low total harmonic distortions (THDs). In addition, the voltage rating of power semiconductor devices is lower than the overall output voltage because the topologies use many switches in cascade, meaning that the voltage is shared between many devices. Therefore, MLIs can be applied in medium-voltage applications and have some advantages compared to conventional two level power inverters, particularly in some power system conditions including static synchronous compensator (STATCOM), flexible alternating current transmission system (FACTS) devices, electrical vehicle (EV), AC motor drives, renewable energy sources (RES) [1]-[4]. The basic operation of MLIs can be found in three general topologies: neutral point clamped (NPC), flying capacitor (FC), and cascaded H -bridge (CHB) multilevel inverters [5]-[7]. Some disadvantages of FC and NPC inverters are the voltage magnitude of some of the devices, unbalanced DC-link conditions and the high capacity capacitors. These drawbacks can be solved by using cascaded connections of
converter such as the CHB topology, but they require more power semiconductor switching devices [8],[9]. Therefore, researchers have been improving this type of topology based on proposing the new basic units or sub-module topologies, replacing the H -bridge inverter in the cascaded connection.

Recently a number of studies can be found about new multilevel power inverters topologies with a reduced number of power semiconductor devices and DC power supplies in [8]-[20]. In [9]-[11], the authors have developed three singlephase multilevel inverters topologies. In all of these topologies is used a new topology formed from two half-bridge inverters, for example, a back-to-back inverter with two additional power switches in the circuit. The first topology presented [9] has developed for cascaded MLI applications along with several DC power supplies implementation methods. [10] is a generalized topology of [9], and it has extended for additional voltage levels by expanding the basic structure. In [11], the authors have investigated a topology [9],[10] to increase the number of voltage levels by introducing an optimal arrangement. The resulting topology creates all the additional voltage levels without other circuits by changing the polarity of the output voltage, which is an advantage of these topologies. Still, they require a high number of DC power supplies to achieve a high number of voltage levels. A new single-phase basic unit for a multilevel inverter connected to an H -bridge inverter to change the polarity of output voltage suggested in [12]. This asymmetric configuration creates seven output voltage levels with using three DC-links. The cascaded connection has been extended to generate a high number of voltage levels. The main limitation of this topology is the high value of total standing voltage and the high number of power semiconductor devices as well as DC power supplies. In [13], the authors introduced an Enveloped T-type (E-type) inverter using four DC-links and eight power switches, which generate 13-levels in an asymmetric operation mode. The suggested topology in [14] is an improvement of the MLI topology presented in [13], which adds a bidirectional switch to boost the number of voltage levels from 13 -levels to 17 -levels. This topology called Square T-Type (ST-Type), which generates the 17levels by four independent DC power supplies. The topology suggested in [15] is an advanced ST-Type topology called the K-Type module. This module uses two extra switches compared to the ST-Type module. It minimizes the number of DC power supplies to half by replacing just two capacitors, thereby producing 13-levels at the output. In [16]-[18], the authors have suggested three different topologies based on H -bridge modules for general multilevel inverter topologies with a reduced number of power semiconductor devices. The
recommended topology in [16] is an extensive topology that can operate in symmetric and asymmetric modes with a basic unit that can be extended to set up additional voltage levels. The suggested topology in [17] is a reconfiguration [16] with a different arrangement of the power semiconductor devices. The idea of the topology presented in [18] is the same with [16] but it requires only two DC power supplies. Other DC power supplies are replaced with capacitors, and some of the switching power devices are replaced with power diodes. In [19],[20], two generalized multilevel inverters have developed for symmetric and asymmetric multilevel inverters. The presented topology in [19] uses a basic unit that has been developed for symmetric and cascaded configurations. This topology uses four unidirectional switches to reduce the standing voltage on the power switches and leads to reduce the power losses. The topology presented in [20] has the same form with [19] that developed for asymmetric multilevel inverters. This topology generates 17 -level with the u-n shaped multi-carrier based PWM modulation method.

Another configuration of multilevel inverters is switchedcapacitor based MLIs (SC-MLIs) [21]. These groups of MLIs are introduced to minimizing the number of dc voltage sources because usually, they use one or two dc power supplies in the input and other dc sources are replaced by capacitors that can charge in desired voltages by suitable control strategies. SC-MLIs have some drawbacks, they require multiple sensors (voltage/current), costly controllers, signal processing circuits, and sophisticated control algorithms, to deal with the voltage balancing of capacitors [22]. Hence, recently the researchers have been worked to develop SC-MLIs by introducing new configurations or advanced control strategies to balance the capacitor's voltage and mitigate voltage ripples of capacitors [21]-[24]. The authors have introduced two cascaded SCMLI configurations in [21]. Both presented cascaded MLIs comprised two-stage, the first stage build-up a basic unit that can be developed based on switched capacitors with one input dc voltage source, and the second part is an H -bridge inverter to create AC voltage. The used H -bridge in each basic unit is led to the number of switches increase. The majority of the SC-MLI uses an H-bridge inverter at the output that makes increases the number of power switches and the voltage stress on switches [21],[22].

A novel SC-MLI topology in [23] has been reported to overcome the aforementioned issues. This topology has removed the H-bridge inverter by a new arrangement of switches that can reduce the stress of voltage and also the number of switches. Recently a new SC-MLI has been presented in [24] that doesn't need H-bridge inverter at the output to overcome interesting switch count when high levels are needed. This topology can be developed for more voltage levels by utilizing more switched capacitors easily. Also, the authors have been applied a hybrid pulse width modulation (PWM) strategy to reduce the voltage ripples of capacitors that usually solved by considering larger capacitors. Switched-capacitor MLIs usually operate in symmetrical dc source and can not operate in the asymmetrical dc source so the number of output voltage levels is less than MLIs uses multiple dc voltage sources. Hence, switched-diode multilevel inverters require still a high
number of power switches to generate a high number of levels.
Another type of MLIs is switched-diode base MLIs. In this regard, a few switched-diode base multilevel inverter topologies have been presented to mitigate the components count in the literature [25]-[30]. A general switched-diode MLI has been addressed in [25],[26] with a different algorithm to determine dc source values. These topologies use a general basic topology along with an H-bridge at the output that can extend to a cascaded multilevel inverter. To produce a large number of levels they still need a high number of switches and discrete diodes. The presented switched-diode MLI topology in [27] is a symmetric configuration that makes a limitation in the asymmetric operation in MLIs. Besides, this topology needs both types of bidirectional and unidirectional switches in its circuits that increase the number of IGBTs. A similar multilevel inverter topology has been investigated in [28],[29] with two different objectives. [28] has removed the back-flow current by adding an extra power switch and [29] has mitigated THD value by PWM switching control. These topologies have not been investigated in the asymmetric and cascaded operation so to generate a large number of levels they require a high number of power switches that make a restriction for medium or high power applications. A new topology for switched-diode base MLI has been reported in [30]. The benefits of this topology are operating in asymmetric dc sources and use discrete diodes to reduces switches count. The disadvantage of this MLI is using a high number of dc voltage sources to make a high number of voltage levels. In addition, It still needs a large number of power switches to generate a high number of voltage levels. In addition to discussed MLIs, references [31]-[34] have been presented reduced MLI topologies to minimize devices count and the stress voltage of power switches.

The contribution of this paper is introducing a switcheddiodes cascaded MLI topology to decrease the number of power switches and gate drivers with some advantages over recently published topologies. The rest of this paper is organized as follows. In the first, a fundamental switched-diode base topology is proposed. Then the theoretical concepts of the proposed fundamental topology and its cascaded configurations are explained in detail. In section II, a comparison study is made to show the variations among the number of devices, the variety of DC power sources, and total standing voltage for the same number of levels for the proposed topology and other state-of-art MLI topologies. In section IV the power losses calculation is presented and the medium-voltage application of the proposed topology is investigated in section V. The simulations and experimental results finally are analyzed for two case studies.

## II. Proposed Switched-Diode MLI Configuration

The architecture of the proposed fundamental switcheddiode multilevel inverter (SD-MLI) shown in Fig. 1(a). The proposed SD-MLI comprises three DC power supplies, three switching semiconductor devices, and three diodes. The typical output voltage of the proposed SD-MLI is exhibited in Fig. 1(b). As can be seen in Fig. 1(b), the proposed inverter can
generate five positive voltage levels, $V_{1}, V_{2},\left(V_{1}+V_{2}\right),\left(V_{2}+\right.$ $\left.V_{3}\right),\left(V_{1}+V_{2}+V_{3}\right)$ and a zero level. The switching states of the proposed basic SD-MLI are specified in Table I. In this table, " 1 " is on-state, " 0 " is off-state of the switching devices; " $F$ " is forward-bias and " $R$ " is reverse-bias of the diodes. All the valid operating modes of the proposed SD-MLI are shown in Fig. 1(c).


Fig. 1: (a) proposed SD-MLI topology; (b) typical output voltage; (c) operation modes

TABLE I: Switching States of the Proposed SD-MLI

| States | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{2}$ | $\mathbf{S}_{3}$ | $\mathbf{D}_{1}$ | $\mathbf{D}_{2}$ | $\mathbf{D}_{3}$ | $\mathbf{V}_{o}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | R | R | F | $V_{1}$ |
| 2 | 0 | 1 | 0 | F | F | R | $V_{2}$ |
| 3 | 1 | 1 | 0 | R | F | R | $V_{1}+V_{2}$ |
| 4 | 0 | 0 | 1 | F | R | R | $V_{2}+V_{3}$ |
| 5 | 1 | 0 | 1 | R | R | R | $V_{1}+V_{2}+V_{3}$ |
| 6 | 0 | 0 | 0 | F | R | F | 0 |
| R: Reverse, F: Forward |  |  |  |  |  |  |  |

In the first mode, switch $S_{1}$ is on, and switches $S_{2}, S_{3}$ are off. Hence, diode $D_{3}$ is forwarded bias and $D_{1}, D_{2}$ are reversed bias. Therefore, the output voltage level is $V_{1}$. In the second operation mode, the voltage level $V_{2}$ is generated. For this mode, the switches $S_{2}$ is turned on, the switches $S_{1}, S_{3}$ are off. Hence, two diodes $D_{1}, D_{2}$ is forwarding bias, and diode $D_{3}$ is in reversed bias. In the third operation mode two switches $S_{1}, S_{2}$ are on, the switch $S_{3}$ is off, $D_{2}$ is forwarded bias, and two diodes $D_{1}, D_{3}$ are reversed bias. Hence, in this mode, the voltage level of $V_{1}+V_{2}$ is obtained. In the fourth mode, the voltage level of $V_{2}+V_{3}$ is produced. For this mode, the switch $S_{3}$ is on, the switches $S_{1}, S_{2}$ are off, $D_{1}$ is forwarded bias, and two diodes $D_{2}, D_{3}$ are reversed bias. In the fifth mode, the peak output voltage of $V_{1}+V_{2}+V_{3}$ is produced. In this mode, the switches $S_{1}, S_{3}$ are on, the switch $S_{2}$ is off, and all three diodes $D_{1}, D_{2}, D_{3}$ are reversed bias. In the sixth mode, zero
level is produced by turning off all three switches $S_{1}, S_{2}, S_{3}$. So two diodes $D_{1}, D_{3}$ are forwarded bias and $D_{2}$ is reversed bias.

As previously discussed, the proposed SD-MLI can only generate positive voltage levels, so it requires an H -bridge inverter to change the polarity of the output voltage. Besides, the circuit can connect $n$ number of SD-MLIs in series before the H -bridge to increase the number of output levels. The proposed cascaded MLI based on the $n$ number of SD-MLI is displayed in Fig. 2(a). In this topology, each proposed SD-MLI can produce five different voltage levels and a zero level with output voltages of each unit being indicated by $v_{o 1}, v_{o 2}, \ldots, v_{o n}$. Therefore, the total output voltage of the proposed SD-MLI can be calculated as follows:

$$
\begin{equation*}
v_{o}(t)=v_{o 1}(t)+v_{o 2}(t)+\ldots+v_{o n}(t) \tag{1}
\end{equation*}
$$

Table II gives the general output voltage levels of the proposed cascaded MLI. As can be seen from this table, the proposed cascaded topology generates positive levels and requires an H-bridge inverter with four power switches $\left(H_{1}-H_{4}\right)$ at the output.

Fig. 2(b) shows the proposed cascaded SD-MLI based on the proposed SD-MLI cell. In this topology, with two power switches $H_{1}, H_{2}$ the positive voltage level of $V_{L}=+V_{o}$ is created, the negative voltage level of $V_{L}=-V_{o}$ is produced with two power switches $H_{3}, H_{4}$ and the zero levels are provided by two pair switches of $H_{1}, H_{3}$ or $H_{2}, H_{4}$. In the proposed cascaded MLI, the number of power switches (or IGBTs) is $3 n+4$, and the number of power diodes is the same with the number of DC power supplies equal to $3 n$, which $n$ is the number of basic SD-MLI.

An essential factor in reducing the cost of MLIs is the maximum total standing voltage (TSV). The less TSV leads to the lower price of MLIs as the power electronics devices (IGBTs, diodes) will require a low total standing voltage.However, the maximum TSV of the proposed SD-MLI is the sum of the standing voltages which each power switches and power diodes endure. Regarding Fig. 2(b) the value of TSV for the proposed cascaded MLI can be calculated as follows:

$$
\begin{align*}
& T S V=\left(V_{S 1 j}+V_{D 1 j}+V_{S 2 j}+V_{D 2 j}\right. \\
& \left.+V_{S 3 j}+V_{D 3 j}\right)+\left(V_{H 1}+\ldots+V_{H 4}\right) \tag{2}
\end{align*}
$$

The magnitude of the maximum standing voltage on each semiconductor device is:

$$
\begin{gather*}
V_{S 1 j}=V_{D 1 j}=V_{1 j}  \tag{3}\\
V_{S 2 j}=V_{D 2 j}=V_{2 j}  \tag{4}\\
V_{S 3 j}=V_{D 3 j}=V_{2 j}+V_{3 j}  \tag{5}\\
V_{H 1}=V_{H 2}=V_{H 3}=V_{H 4}=V_{1 j}+V_{2 j}+V_{3 j} \tag{6}
\end{gather*}
$$

Hence, the total standing voltage on power switches and diodes $S_{1 j}, D_{1 j}, S_{2 j}, D_{2 j}, S_{3 j}, D_{3 j}$ are as follows:

$$
\begin{equation*}
V_{\text {stand } j}=2\left(V_{1 j}+2 V_{2 j}+V_{3 j}\right) \tag{7}
\end{equation*}
$$

The H-bridge inverter will see the full amplitude of the input voltage from the DC power supplies, so the amount of standing voltage seen by the power semiconductor devices is equal to:

$$
\begin{equation*}
V_{\text {stand } H}=4\left(V_{1 j}+V_{2 j}+V_{3 j}\right) \tag{8}
\end{equation*}
$$

TABLE II: Generated Output Voltage Levels Based on Switching States of the Proposed Cascaded SD-MLI (Fig. 2(a))

| No. | $V_{o}$ | First SD-MLI |  |  |  |  |  | Second SD-MLI |  |  |  |  |  |  | $n^{\text {th }}$ SD-MLI |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $S_{11}$ | $S_{21}$ | $S_{31}$ | $D_{11}$ | $D_{21}$ | $D_{31}$ | $S_{12}$ | $S_{22}$ | $S_{32}$ | $D_{12}$ | $D_{22}$ | $D_{32}$ | $\ldots$ | $S_{1 j}$ | $S_{2 j}$ | $S_{3 j}$ | $D_{1 j}$ | $D_{2 j}$ | $D_{3 j}$ |
| 1 | $V_{11}$ | 1 | 0 | 0 | R | R | F | 0 | 0 | 0 | F | R | F | $\ldots$ | 0 | 0 | 0 | F | R | F |
| 2 | $V_{21}$ | 0 | 1 | 0 | F | F | R | 0 | 0 | 0 | F | R | F | $\cdots$ | 0 | 0 | 0 | F | R | F |
| 3 | $V_{11}+V_{21}$ | 1 | 1 | 0 | R | F | R | 0 | 0 | 0 | F | R | F | $\cdots$ | 0 | 0 | 0 | F | R | F |
| 4 | $V_{21}+V_{31}$ | 0 | 0 | 1 | F | R | R | 0 | 0 | 0 | F | R | F | $\ldots$ | 0 | 0 | 0 | F | R | F |
| 5 | $V_{11}+V_{21}+V_{31}$ | 1 | 0 | 1 | R | R | R | 0 | 0 | 0 | F | R | F | $\ldots$ | 0 | 0 | 0 | F | R | F |
| 6 | $V_{12}$ | 0 | 0 | 0 | F | R | F | 1 | 0 | 0 | R | R | F | $\ldots$ | 0 | 0 | 0 | F | R | F |
| 7 | $V_{22}$ | 0 | 0 | 0 | F | R | F | 0 | 1 | 0 | F | F | R | $\cdots$ | 0 | 0 | 0 | F | R | F |
| 8 | $V_{12}+V_{22}$ | 0 | 0 | 0 | F | R | F | 1 | 1 | 0 | R | F | R | $\ldots$ | 0 | 0 | 0 | F | R | F |
| 9 | $V_{22}+V_{32}$ | 0 | 0 | 0 | F | R | F | 0 | 0 | 1 | F | R | R | $\ldots$ | 0 | 0 | 0 | F | R | F |
| 10 | $V_{12}+V_{22}+V_{32}$ | 0 | 0 | 0 | F | R | F | 1 | 0 | 1 | R | R | R | $\ldots$ | 0 | 0 | 0 | F | R | F |
| 11 | $V_{11}+V_{12}$ | 1 | 0 | 0 | R | R | F | 1 | 0 | 0 | R | R | F | $\ldots$ | 0 | 0 | 0 | F | R | F |
| 12 | $V_{11}+V_{22}$ | 1 | 0 | 0 | R | R | F | 0 | 1 | 0 | F | F | R | $\ldots$ | 0 | 0 | 0 | F | R | F |
| 13 | $V_{11}+V_{12}+V_{22}$ | 1 | 0 | 0 | R | R | F | , | 1 | 0 | R | F | R | $\cdots$ | 0 | 0 | 0 | F | R | F |
| 14 | $V_{11}+V_{22}+V_{32}$ | 1 | 0 | 0 | R | R | F | 0 | 0 | 1 | F | R | R | . | 0 | 0 | 0 | F | R | F |
| 15 | $V_{11}+V_{12}+V_{22}+V_{32}$ | 1 | 0 | 0 | R | R | F | 1 | 0 | 1 | R | R | R | $\ldots$ | 0 | 0 | 0 | F | R | F |
| : | : |  |  |  |  |  |  |  |  |  |  | : | : | $\ldots$ |  |  |  |  |  |  |
| $6^{n}-1$ | $\sum_{j=1}^{n} V_{1 j}+V_{2 j}+V_{3 j}$ | 1 | 0 | 0 | R | R | F | 1 | 0 | 0 | R | R | F | $\ldots$ | 1 | 0 | 0 | R | R | F |

${ }^{*}$ R: Reverse, F: Forward


Fig. 2: Extended topology; (a) extended topology based on $n$ SD-MLI topology without h-bridge; (b) extended topology based on $n$ SD-MLI topology with h-bridge; (c) extended topology based on $n$ SD-MLI topology associated with $n$ h-bridge.

Therefore, the maximum standing voltage in the proposed topology is equal to:

$$
\begin{equation*}
T S V=\sum_{j=1}^{n} V_{\text {stand } j}+V_{\text {stand } H} \tag{9}
\end{equation*}
$$

As mentioned above, the H-bridge inverter in Fig. 2(b) suffers the peak of output voltage that leads to increase TSV value. Therefore, a recommended cascaded configuration to the reduction of TSV value is proposed in Fig. 2(c). This configuration uses $n$ SD-MLI topology and $n \mathrm{H}$-bridge inverter that leads to increasing the number of power switches with decreasing TSV magnitude.

The proposed extended MLI topology (shown in Fig. 2(b)) can generate different voltage levels at the output, which correspond to the magnitudes of DC power supplies. Furthermore,
the proposed extended MLI topology can operate in different modes: symmetric and asymmetric. In the proposed extended MLI topology, three different operation modes are introduced, the first proposed pattern (M1) is symmetrical, and two others (M2, M3) are asymmetrical (given in Table III).

In the first mode (M1), all DC sources magnitudes in the proposed cascaded SD-MLI, are equal with each other, which are equal to a per-unit voltage $\left(V_{1 j}=V_{2 j}=V_{3 j}=V_{d c}\right)$. For example, by assuming $n=2$ in the proposed cascaded topology, namely two of the proposed SD-MLIs are connected as a cascaded topology, the number of switching semiconductor devices is ten switches along with six DC sources. All DC sources magnitudes are the same with a value of $V_{d c}$. Therefore, it can generate 13 voltage levels at the output, as
shown in Table III.
TABLE III: Magnitudes of DC Power Supplies for the Proposed Cascaded Topology

| Modes | DC Magnitudes | $\mathbf{V}_{\text {omax }}$ | $\mathbf{N}_{L}$ | TSV |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{M}_{1}$ | $V_{1 j}=V_{2 j}=V_{3 j}=V_{d c}$ | $3 n V_{d c}$ | $6 n+1$ | $\frac{20}{6}\left(N_{L}-1\right)$ |
| $\mathbf{M}_{2}$ | $V_{1 j}=V_{2 j}=V_{3 j}=4^{j-1} V_{d c}\left[4^{n}-1\right] V_{d c} 2\left(4^{n}\right)-1$ | $\frac{20}{6}\left(N_{L}-1\right)$ |  |  |
| $V_{1 j}=6^{j-1} V_{d c}$ |  |  |  |  |
|  | $V_{2 j}=V_{3 j}=2\left(6^{j-1}\right) V_{d c}$ | $\left[6^{n}-1\right] V_{d c} 2\left(6^{n}\right)-1 \frac{34}{10}\left(N_{L}-1\right)$ |  |  |

Proposing symmetrical dc sources in multilevel inverters can generate a low number of levels. Therefore, asymmetrical dc sources in MLIs are presented to create more voltage levels. Hence, two asymmetrical dc sources are presented for the proposed cascaded topology in the following. In the second proposed mode, M2, in the first SD-MLI, the DC power supplies have the same voltage as the per-unit voltage $V_{d c}$, and the other SD-MLIs have a magnitude $4^{j-1}$ where $j$ is the number of SD-MLIs. In this mode, assuming $n=2$ (the number of used SD-MLIs), the number of semiconductor devices and DC power supplies are the same amounts with symmetric mode. This mode can create 31 voltage levels (Table III), twice than the first mode.

In the third proposed mode (M3), the DC power supply voltages in the first SD-MLI are $V_{1}=V_{d c}, V_{2 j}=V_{3 j}=2 V_{d c}$ and for the other SD-MLIs are $V_{1}=6^{j-1} V_{d c}, V_{2 j}=V_{3 j}=2\left(6^{j-1} V_{d c}\right)$ where $j$ is the number of SD-MLIs. Noted if the magnitudes of dc sources $V_{2} \neq V_{3}$, the height/magnitude of steps in the output voltage waveform are not the same, so the created stepped voltage waveform by the proposed topology contains a high harmonic amplitude.

In the third mode, assuming $n=2$, the number of semiconductor devices and DC power supplies are the same as the first and second modes, but this mode generates 71 voltage levels (Table III). The main objective of the proposed modes is to keep the same number of semiconductor devices and DC power supplies to increase the number of voltage levels.

## III. Comparison of the Proposed Cascaded SD-MLI with Recent Cascaded MLIs

The aim of proposing a cascaded topology is to generate a large number of levels with minimizing the number of devices. Therefore, to demonstrate the advantages of proposed cascaded SD-MLI, a comprehensive comparison is made among the proposed MLI topology, conventional MLIs, a well known switched-diode base MLIs. The comparative study is performed in terms of the number of IGBTs, power diodes, DC power supplies, variety of DC power supplies, peak switch voltage (PSV), and the magnitude of (TSV) to validate the new capabilities of the proposed topology compare to other MLI topologies. Table IV gives the parameters of all MLI topologies concerning the number of switches, IGBTs, drivers, DC power supplies, variety, PSV, and TSV against the number of levels.
Fig. 3(a) shows that the proposed cascaded SD-MLI in symmetric and asymmetric modes (M1-M3) to create a large number of levels have a significant difference in the required
number of switches than conventional MLIs and have a reasonable difference with presented switched-diode base MLIs [25][30]. Fig. 3(b) reports the variation of the number of IGBTs to generate different levels for the proposed cascaded SD-MLI and other MLIs. As can be seen in Fig. 3(b), the proposed cascaded SD-MLI (M1-M3) requires a fewer number of IGBT than other conventional topologies and switched-diode base MLIs. Also, the proposed SD-MLI is reduced the number of driver circuits due to reducing the number of IGBTs because each IGBT uses a gate driver.
Fig. 3(c) compares the required number of power diodes for the proposed SD-MLI topology and other MLIs. As highlighted in Fig. 3(c), the proposed cascaded SD-MLI reduces the number of diodes in comparison to other MLIs based on the suggested third method (M3), which has a low amount in comparison with other MLIs except (R14). Although the proposed topology utilizes discrete diodes instead of power switches still it requires a low number of diodes than other presented MLIs.
From Fig. 3(d), it is evident that the proposed SD-MLI topology in symmetrical dc sources (M1) to create the same voltage levels requires the same number of DC power supplies in comparison to other MLI topologies. For asymmetrical dc source, it reduces dc sources count than [9],[12] except for CHB (R4) and presented topologies in [15], [25].
One of the factors that impact the cost of cascaded multilevel inverters is the variety of dc power supplies. This factor has been introduced in [9] for the first time. After that, it has been using in other publications for comparison. $N_{\text {variety }}$ is the variety of dc power supplies or the number of different voltage magnitudes of the used dc power supplies in cascaded multilevel inverters. As can see from Table IV and Fig. 3(e), $N_{\text {veriety }}$ for all symmetrical cascaded multilevel inverters is 1.0 because all used dc power supplies have the same magnitude. Asymmetrical cascaded multilevel inverters require multiple dc power supplies with different voltage magnitudes, so these topologies have different variety of dc sources that it is directly related to their amplitudes.

The variation of $N_{\text {variety }}$ versus the number of levels for all the MLIs mentioned above is illustrated in Fig. 3(e). According to this figure, all MLIs and proposed SD-MLI (M1) have the same variety for the symmetric mode. For asymmetric dc sources, the proposed SD-MLI in the mode of (M3), CHB (R4), (R13), and (R16) has a more extensive range. The lowest dc source variety is for the proposed SD-MLI in the mode of (M2).

Fig. 3(f) shows the comparison of peak switch voltage of the proposed topology and other MLIs. As can see from this figure, the PSV's value in the most of presented MLIs like the proposed SD-MLI (M1-M3) and (R5, R6, R11, R14-R16) is high because they use an H -bridge inverter in their circuits. Low PSV in symmetrical mode is for conventional topologies (NPC, FC, and CHB) and in symmetrical mode is for (R4) and (R10).

The comparison of TSV's value in the proposed cascaded SD-MLI and all MLIs, as mentioned above, versus the number of levels are indicated in Fig. 3(g). The NPC, FC, CHB, and [9] MLIs have a low TSV's value, the proposed topology (M2),

TABLE IV: The All Required Parameters of Presented Multilevel Inverters for Comparison Study Correspond to on Their Magnitude DC Power Supplies

| Topologies | Methods | $\mathbf{N}_{\text {switch }}$ | $\mathbf{N}_{I G B T}$ | $\mathbf{N}_{\text {diode }}$ | $\mathbf{N}_{D C}$ | $\mathbf{N}_{\text {variety }}$ | PSV | TSV(p.u) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NPC | R1 | $2\left(N_{L}-1\right)$ | $2\left(N_{L}-1\right)$ | $N_{L}+1$ | $\left(N_{L}-1\right) / 2$ | 1 | $V_{d c}$ | $2\left(N_{L}-1\right)$ |
| FC | R2 | $2\left(N_{L}-1\right)$ | $2\left(N_{L}-1\right)$ | $2\left(N_{L}-1\right)$ | $N_{L}-2$ | 1 | $V_{d c}$ | $2\left(N_{L}-1\right)$ |
| CHB | R3 | ${ }_{2}^{2\left(N_{L}-1\right)}$ | ${ }_{2}^{2\left(N_{L}-1\right)}$ | ${ }_{2}^{2\left(N_{L}-1\right)}$ | ${ }_{\left(N_{L}-1\right) / 2}$ | ${ }^{\left(N_{L}+1\right)}$ | $V_{d c}$ | $2\left(N_{L}-1\right)$ |
|  | R4 | $4\left[\log _{2}^{\left(N_{L}+1\right)}-1\right]$ | $4\left[\log _{2}^{\left(N_{L}+1\right)}-1\right]$ | $4\left[\log _{2}^{\left(N_{L}+1\right)}-1\right]$ | $\left[\log _{2}^{\left(N_{L}+1\right)}\right]-1$ | $\left[\log _{2}^{\left(N_{L}+1\right)}\right]-1$ | $\left[\left(N_{L}+1\right) / 4\right] V_{d c}$ | $2\left(N_{L}-1\right)$ |
| $\begin{gathered} \text { (BUMLI) } \\ {[12]} \end{gathered}$ | R5 | $6\left[\left(N_{L}-1\right) / 5\right]+3$ | $6\left[\left(N_{L}-1\right) / 5\right]+3$ | $6\left[\left(N_{L}-1\right) / 5\right]+3$ | $\left(N_{L}-1\right) / 2$ | 1 | $\left[\left(N_{L}-1\right) / 2\right] V_{d c}$ | $\left(7 N_{L}-2\right) / 2$ |
|  | R6 | $5\left[\log _{2}^{\left(N_{L}+5\right)}\right]-9$ | $5\left[\log _{2}^{\left(N_{L}+5\right)}\right]-9$ | $5\left[\log _{2}^{\left(N_{L}+5\right)}\right]-9$ | $3\left[\log _{2}^{\left(N_{L}+5\right)}\right]-8$ | $\left[\log _{2}^{\left(N_{L}+5\right)}\right]-2$ | $\left[\left(N_{L}-1\right) / 2\right] V_{d c}$ | $\left(10 N_{L}-9\right) / 3$ |
| $\begin{gathered} \hline \text { (K-Type) } \\ {[15]} \\ \hline \end{gathered}$ | R7 | 12[( $\left.\left.N_{L}-1\right) / 8\right]$ | $14\left[\left(N_{L}-1\right) / 8\right]$ | $14\left[\left(N_{L}-1\right) / 8\right]$ | $\left(N_{L}-1\right) / 2$ | 1 | $6 V_{d c}$ | $32\left[\left(N_{L}-2\right) / 12\right]+32$ |
|  | R8 | $12 \log _{13}^{N_{L}}$ | $14 \log _{13}^{N_{L}}$ | $14 \log _{13}^{N_{L}}$ | $4 \log _{13}{ }^{N_{L}}$ | $2 \log _{13}{ }_{1}$ | $\left[6 N_{L} / 13\right] V_{d c}$ | $32\left[\left(N_{L}-2\right) / 12\right]+32$ |
| $\begin{gathered} \hline \text { (DCHB) } \\ {[9]} \end{gathered}$ | R9 | $3\left(N_{L}-1\right) / 2$ | $3\left(N_{L}-1\right) / 2$ | $3\left(N_{L}-1\right) / 2$ | $\left(N_{L}-1\right) / 2$ | 1 | $2 V_{d c}$ | $2\left(N_{L}-1\right)$ |
|  | R10 | $6\left[\log _{2}^{\left(N_{L}+7 / 3\right)}\right]-6$ | $6\left[\log _{2}^{\left(N_{L}+7 / 3\right)}\right]-6$ | $6\left[\log _{2}^{\left(N_{L}+5 / 3\right)}\right]-6$ | $2\left[\log _{2}^{\left(N_{L}+7 / 3\right)}\right]-2$ | $\left[\log _{2}^{\left(N_{L}+7 / 3\right)}\right]-1$ | $\left[\left(N_{L}+7\right) / 4\right] V_{d c}$ | $6\left(N_{L}-1\right)$ |
| [25] | R11 | $\left(N_{L}+5 / 2\right)+3$ | $\left(N_{L}+5 / 2\right)+3$ | $N_{L}+3$ | $N_{L}-1 / 2$ | 1 | $\left[\left(N_{L}-1\right) / 2\right] V_{d c}$ | $3\left(N_{L}-1\right)$ |
|  | R12 | $7 \log _{15}{ }_{1}$ | $7 \log _{15} N_{L}$ | $10 \log _{15}{ }_{1}{ }_{5}$ | $3 \log _{15}{ }_{1}$ | $3 \log _{15}^{N_{L}}$ | $\left[7 N_{L} / 15\right] V_{d c}$ | $3\left(N_{L}-1\right)$ |
| [26] | R13 | $7 \log _{9}{ }^{N}$ | $7 \log _{9}{ }^{N}$ | $10 \log _{9}{ }^{\text {N }}$ L | $3 \log _{9}{ }^{N_{L}}$ | $3 \log _{9}{ }^{N} L$ | $\left[4 N_{L} / 9\right] V_{d c}$ | $3\left(N_{L}-2\right)$ |
| [27] | R14 | $\left[3\left(N_{L}-3\right)+16\right] / 4$ | $\left[3\left(N_{L}-3\right)+16\right] / 4$ | $N_{L}+1$ | $\left(N_{L}-1\right) / 2$ | 1 | $\left[\left(N_{L}-1\right) / 2\right] V_{d c}$ | $\left[13\left(N_{L}-3\right)+24\right] / 6$ |
| [28],[29] | R15 | $\left(N_{L}+9\right) / 2$ | $\left(N_{L}+9\right) / 2$ | $N_{L}+1$ | $\left(N_{L}-1\right) / 2$ | 1 | $\left[\left(N_{L}-1\right) / 2\right] V_{d c}$ | $\left(7 N_{L}-9\right) / 2$ |
| [30] | R16 | $\left(N_{L}+5\right) / 2$ | $\left(N_{L}+5\right) / 2$ | $N_{L}+3$ | $N_{L}-3$ | $\left(N_{L}-3\right) / 2$ | $\left[\left(N_{L}-1\right) / 2\right] V_{d c}$ | $3\left(N_{L}\right)-5$ |
| SD-MLI | M1 | $\left[\left(N_{L}-1\right) / 2\right]+4$ | $\left[\left(N_{L}-1\right) / 2\right]+4$ | $N_{L}+4$ | $\left(N_{L}-1\right) / 2$ | 1 | $\left[\left(N_{L}-1\right) / 2\right] V_{d c}$ | $20\left(N_{L}-1\right) / 6$ |
|  | M2 | $3\left[\log _{4}^{\left(N_{L}+1 / 2\right)}\right]+4$ | $3\left[\log _{4}^{\left(N_{L}+1 / 2\right)}\right]+4$ | $6\left[\log _{4}^{\left(N_{L}+1 / 2\right)}\right]+4$ | $3\left[\log _{4}^{\left(N_{L}+1 / 2\right)}\right]$ | $\left[\log _{4}^{\left(N_{L}+1 / 2\right)}\right]$ | $\left[\left(N_{L}-1\right) / 2\right] V_{d c}$ | $20\left(N_{L}-1\right) / 6$ |
|  | M3 | $3\left[\log _{6}{ }^{\left(N_{L}+1 / 2\right)}\right]+4$ | $3\left[\log _{6}^{\left(N_{L}+1 / 2\right)}\right]+4$ | $6\left[\log _{6}{ }^{\left({ }_{L}+1 / 2\right)}\right]+4$ | $3\left[\log _{6}{ }^{\left(N_{L}+1 / 2\right)}\right]$ | $2\left[\log _{6}{ }^{\left(N_{L}+1 / 2\right)}\right]$ | $\left[\left(N_{L}-1\right) / 2\right] V_{d c}$ | $34\left(N_{L}-1\right) / 10$ |



Fig. 3: Comparison studies; (a) variation of $N_{\text {level }}$ against $N_{\text {switch }}$; (b) variation of $N_{\text {level }}$ against $N_{I G B T}$; (c) variation of $N_{\text {level }}$ against $N_{\text {diode }} ;$ (d) variation of $N_{\text {level }}$ against $N_{D C}$; (e) variation of $N_{\text {level }}$ against $N_{\text {variety }}$; (f) variation of $N_{\text {level }}$ against $P S V_{P . u}$; (g) variation of $N_{\text {level }}$ against $T S V_{P . u}$
[25],[26], and [15] have an average quantity to generate a large number of levels, and other topologies have high TSV's value.

Besides, a comparison is made among the proposed SDMLI with other MLIs to create 11 -level. The proposed 11-
level SD-MLI consists of basic SD-MLI and an H-bridge with three DC sources with magnitudes of 1:2:2. Table V shows the comparison results of 11-level SD-MLI with other MLIs under the same condition. Noted some of the presented multilevel inverter topologies can generate 15 or 17 voltage levels, but in this comparison, the magnitude of DC sources is set to create 11-level. Also, some presented MLIs can not make 11-level accurately and generate 13-level.

TABLE V: Comparison of the number of required components and TSV's magnitude of proposed 11-level SD-MLI and other MLIs

| Topologies | $\mathbf{N}_{\text {level }}$ | $\mathbf{N}_{\text {driver }}$ | $\mathbf{N}_{\text {IGBT }}$ | $\mathbf{N}_{\text {diode }}$ | $\mathbf{N}_{D C}$ | $\mathbf{N}_{\text {cap }}$ | PSV | TSV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2019[22]$ | 11 | 17 | 17 | 1 | 1 | 5 | $5 V_{d c}$ | $33 V_{d c}$ |
| CHB | 11 | 12 | 12 | - | 3 | - | $3 V_{d c}$ | $20 V_{d c}$ |
| $2019[34]$ | 11 | 12 | 12 | - | 1 | 4 | $2 V_{d c}$ | $33 V_{d c}$ |
| $2020[31]$ | 11 | 9 | 9 | 4 | 3 | - | $4 V_{d c}$ | $18 V_{d c}$ |
| $2019[32]$ | 11 | 8 | 8 | 2 | 4 | 1 | $6 V_{d c}$ | $30 V_{d c}$ |
| SD-MLI | $\mathbf{1 1}$ | $\mathbf{7}$ | $\mathbf{7}$ | $\mathbf{3}$ | $\mathbf{3}$ | - | $\mathbf{5 V}_{d c} \mathbf{3 4 V}_{d c}$ |  |
| $2014[10]$ | 13 | 12 | 12 | - | 4 | 0 | $3 V_{d c}$ | $24 V_{d c}$ |
| $2015[11]$ | 13 | 10 | 10 | - | 4 | 0 | $6 V_{d c}$ | $20 V_{d c}$ |
| $2016[13]$ | 13 | 8 | 10 | - | 4 | 0 | $6 V_{d c}$ | $20 V_{d c}$ |
| $2019[15]$ | 13 | 11 | 14 | - | 2 | 2 | $6 V_{d c}$ | $35 V_{d c}$ |
| $2016[16]$ | 13 | 10 | 12 | - | 4 | - | $6 V_{d c}$ | $28 V_{d c}$ |
| $2017[17]$ | 13 | 8 | 10 | - | 4 | - | $6 V_{d c}$ | $27 V_{d c}$ |
| $2017[18]$ | 13 | 10 | 10 | 2 | 2 | 2 | $6 V_{d c}$ | $18 V_{d c}$ |
| $2019[19]$ | 13 | 10 | 10 | - | 4 | - | $6 V_{d c}$ | $30 V_{d c}$ |
| $2019[20]$ | 13 | 10 | 10 | - | 4 | - | $6 V_{d c}$ | $27 V_{d c}$ |
| $2019[33]$ | 13 | 10 | 10 | - | 2 | 2 | $6 V_{d c}$ | $20 V_{d c}$ |

## IV. Power Losses Analysis

The power losses are separated into two types: conduction and switching losses [13]-[20]. Conduction losses are determined by the on-state of switches and diodes in the current path and are defined as follows:

$$
\begin{gather*}
P_{L, \text { con }}(t)=P_{L, s w i t c h}(t)+P_{L, \text { diode }}(t)  \tag{10}\\
P_{L, \text { con }}(t)=\left(\left[V_{T}+R_{T} I_{p}^{\beta}(t)\right]+\left[V_{d}+R_{d} I_{p}(t)\right]\right) I_{p}(t) \tag{11}
\end{gather*}
$$

Here $V_{T}, V_{d}$ are the threshold voltages of power switches and diodes, $R_{d}, R_{T}$, are the on-state of diode resistances and the equivalent series resistance of capacitor in power switches, $I_{p}$ is the peak value of output current and $\beta$ is a constant. By
assuming there are $Z_{1}(t)$ IGBTs and $Z_{2}(t)$ anti-parallel and forward-biased diodes in on-state in the current path at any time, the conduction losses of the proposed topology is:

$$
\begin{align*}
& P_{L, c o n}(t)=\int_{0}^{2 \pi}\left(Z_{1}(t)\left[P_{L, s w i t c h}(t)\right]\right.  \tag{12}\\
& \left.+Z_{2}(t)\left[P_{L, \text { diode }}(t)\right]\right) I_{p}(t) d(\omega t)
\end{align*}
$$

Considering Eq. (12), the conduction losses are the sum of on-state semiconductor devices count that is turned-on to create each level. For example, the proposed 11-level SD-MLI, in the worst case (see Table I and II), requires five semiconductor devices (four switches and one diode or three switches and one diode) in the on-state. In the best case, it needs four semiconductor devices (three switches and one diode) to be in on-state. In an 11-level CHB-MLI (consists of ten H -bridge), the number of on-state semiconductor devices are twenty switches; in comparison with the proposed topology, it uses more on-state switches in current path that leads to high conduction losses.

To calculate the switching losses, first, it is calculated for a power switch and then is developed for the proposed SDMLI. Turn-on power loss $P_{s w, o n}$ for a switch, can be obtained as follows:

$$
\begin{align*}
P_{s w, o n, n} & =\int_{0}^{t_{o n}} v(t) i(t) d t \\
& =\int_{0}^{t_{o n}}\left[\frac{I\left(t-t_{o n}\right)-v_{s t a n d, n} t}{t_{o n}}\right] d t=\frac{v_{s t a n d, n} I t_{o n}}{6} \tag{13}
\end{align*}
$$

Similarly turn-off power losses $P_{s w, o f f}$ is:

$$
\begin{equation*}
P_{s w, o f f, n}=\frac{v_{s t a n d, n} I t_{o f f}}{6} \tag{14}
\end{equation*}
$$

Here, $v_{\text {stand }, n}, I, t_{o n}, t_{o f f}$ are the standing voltage of switches, the flowing current by the switch, and on-state and off-state of switch, respectively. The sum of switching losses $\left(P_{L, s w, n}\right)$ for each power switch is computed as follows:

$$
\begin{equation*}
P_{L, s w, n}=f_{s}\left(P_{s w, o n, n}+P_{s w, o f f, n}\right)=\frac{v_{s t a n d, n} I\left(t_{o n}+t_{o f f}\right) f_{s}}{6} \tag{15}
\end{equation*}
$$

Here, $f_{s}$ is the switching frequency of power switches. Assuming $t_{o n}=t_{o f f}$, (15) can be written as:

$$
\begin{equation*}
P_{L, s w, n}=\frac{I t_{o n}}{3} \times f_{s} \times v_{s t a n d, n} \tag{16}
\end{equation*}
$$

By considering $\frac{I\left(t_{o n}\right)}{3}=A$ as a constant, (16) can be written as:

$$
\begin{equation*}
P_{L, s w, n}=A \times f_{s} \times v_{s t a n d, n} \tag{17}
\end{equation*}
$$

By using Eqs. (7) and (8), the switching losses for 11-level SD-MLI $P_{L, s w, S D-M L I}$ can be calculated as:

$$
\begin{equation*}
P_{L, s w, S D-M L I}=A \times\left(f_{s}\left(V_{1}+2 V_{2}+V_{3}\right)+4 f_{f}\left(V_{1}+V_{2}+V_{3}\right)\right) \tag{18}
\end{equation*}
$$

Here, $f_{f}$ is the fundamental frequency that is a low frequency. By considering $V_{1}=V_{d c}, V_{2}=V_{3}=2 V_{d c}$ to generate 11-level at the output, (18) can be written as:

$$
\begin{array}{r}
P_{L, s w, S D-M L I}=A \times V_{d c} \times\left(7 f_{s}+20 f_{f}\right) \\
=7 \times A \times V_{d c} \times\left(f_{s}+\frac{20}{7} f_{f}\right) \tag{19}
\end{array}
$$

For the reason that $f_{s} \gg \frac{20}{7} f_{f}$, (19) can be written as:

$$
\begin{equation*}
P_{L, s w, S D-M L I}=20 \times A \times V_{d c} \times f_{s} \tag{20}
\end{equation*}
$$

Similarly by using Eq. (17) the switching losses for a 11level CHB-MLI $P_{L, s w, C H B}$ will be:

$$
\begin{equation*}
P_{L, s w, C H B}=40 \times A \times V_{d c} \times f_{s} \tag{21}
\end{equation*}
$$

Comparing Eqs. (20) and (21), the switching losses of proposed 11-level SD-MLI is much lower than an 11-level CHBMLI. Therefore, the total losses of the proposed cascaded SDMLI considering Eqs. (12) and (17) obtained as follows:

$$
\begin{equation*}
P_{L o s s}=P_{L, c o n}(t)+P_{L, s w, n} \tag{22}
\end{equation*}
$$

## V. Proposed Topologies Applications

The proposed SD-MLI and its cascaded structure are suitable for photo-voltaic (PV) systems due to requiring less number of power switches and drivers, and low stress of power switches. Fig. 4 shows the proposed 11-level SD-MLI topology is connected to a PV system. In this configuration, three input capacitors are charged with three independent PV panels. Then their low output voltages are boosted by three DC-DC converters in desired magnitudes of DC supplies. The magnitudes of DC sources, in proposed 11-level SD-MLI, will be equal $V_{1}=V_{d c}, V_{2}=V_{3}=2 V_{d c}$. This configuration can be developed for the proposed cascaded SD-MLI by including more PV panels for other input DC source requirements.

In the proposed SD-MLI and cascaded SD-MLI topologies, such as the topologies presented in [12], [27],[28], [30],[32] the H -Bridge converter at the end is used to change the output voltage polarity and create zero levels. The limitation of the proposed topology is requiring H -bridge inverter that their switches should endure peak output voltages. Hence, the proposed topology has any superiority in this regard.


Fig. 4: Proposed 11-level SD-MLI in a PV application.
As a result, the voltage rating of the used power switches in the proposed topologies should determine to clarify the superior advantages of the proposal. Assuming the highest standard commercial voltage of IGBT be $V_{I G B T, c c v}$, so the maximum operating voltage of the proposed multilevel inverter will be equal to $\sqrt{1.5} V_{I G B T, c c v} / \gamma$ and $\gamma$ is a factor to ensure the safe operation of the IGBT that is typically assumed $\gamma=1.7$. Therefore, by determination of the maximum IGBT voltage, the operation voltage of the proposed topology is obtained. The determination of IGBTs voltage of the proposed topology is calculated for medium voltage applications for 11-level SD-MLI, and 31-level and 71-level cascaded topologies. By assuming the maximum IGBTs voltage in medium voltage applications is 3.3 kV , the operation voltage of 3 -phase phasephase RMS voltage will be 2.3 kV . For the single-phase system, the operation phase voltage RMS will be 1328 V or maximum voltage 1878 V .

TABLE VI: IGBTs and driver circuits price comparison among the proposed 11-level SD-MLI and recent 11-level and 13-level MLIs for medium-voltage applications

| IGBTs and Driver Circuits Type | Voltage and Current Rating | Unit Price | [22]-11-level |  | [31]-11-level |  | [34]-11-level |  | [15]-13-level |  | Proposed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | No. | Price | No. | Price | No. | Price | No. | Price | No. | Price |
| CM400HA-24A | $1200 \mathrm{~V}, 400 \mathrm{~A}$ | \$118 | 2 | \$236 | 6 | \$708 | 2 | \$236 | 6 | \$708 | 1 | \$118 |
| CM400DU-34KA | 1700V, 400A | \$516 | 6 | \$3,096 | - | - | 10 | \$5,160 | 6 | \$3,096 | 1 | \$516 |
| CM400DY-50H | 2500V, 400A | \$550 | 4 | \$2,200 | - | - | - | - | - | - | 1 | \$550 |
| CM400DY-66H | $3300 \mathrm{~V}, 400 \mathrm{~A}$ | \$773 | 4 | \$3,092 | - | - | - | - | 2 | \$1,546 | 4 | \$3,092 |
| CM400HB-90H | $4500 \mathrm{~V}, 400 \mathrm{~A}$ | \$989 | - | - | 4 | \$3,956 | - | - | - | - | - | - |
| SKYPER-32PRO2 | Up to 1700 V | \$92.71 | 6 | \$556.26 | 4 | \$370.84 | 3 | \$278.13 | 6 | \$556.26 | 1 | \$92.71 |
| 1SC0450V2A0-65 | Up to 6500 V | \$267.62 | 4 | \$1,070.48 | 2 | \$535.24 | - | - | 1 | \$267.62 | 3 | \$802.86 |
| 844-SD303C25S20C | $2500 \mathrm{~V}, 350 \mathrm{~A}$ | \$102.50 | - | , | 4 | \$410 | - | - | - | - | 3 | \$307.50 |
| Total Price |  |  | \$10,056.32 |  | \$5,887.37 |  | \$5,952.26 |  | \$6,173.88 |  | \$5,479.07 |  |

Noted, in industrial applications usually, the number of voltage levels of multilevel inverters is limited to 11 or 13-level unless the specific applications that are needed a high-quality waveform. Therefore, the component's cost comparison is conducted among the proposed 11-level SD-MLI and other 11 or 13 levels MLIs for medium-voltage applications.

Therefore, for such an RMS voltage 1328 V the DC power supply magnitudes for 11-level SD-MLI will be $V_{1}=$ $375.6 \mathrm{~V}, V_{2}=V_{3}=751.2 \mathrm{~V}$. Thus, for the proposed topology the voltage rating of IGBTs is calculated based on Eqs. (3)(6) and considering $V_{I G B T, c c}$ which are presented in Table VI. The cost of required IGBTs and driver circuits of single-phase proposed 11-level SD-MLI, and recent 11-level and 13-level MLIs [15], [22], [31], [34] are compared in Table VI. The commercial IGBTs voltage with the nominal current of 400A made by MITSUBISHI company. The prices of IGBTs (single pack) and gate driver circuits (Semikron, dual pack) and the power diode (single pack, Mouser Electronics) are in USD as a role example [35].

Viewing this table, by comparing the cost of proposed 11level topology with other 11 or 13 -level MLIs the cost of the proposed SD-MLI is less than the other recently presented MLIs.

The proposed cascaded topologies are consist of two series of basic SD-MLIs (Fig. 2(b)) 31-level (see Table III, M2) and 71-level (see Table III, M3). Therefore, for maximum voltage 1878 V , the DC power supply magnitudes for 31-level cascaded topology are, $V_{1,1}=V_{1,2}=V_{1,3}=125.2 \mathrm{~V}$ for the first SD-MLI and are $V_{2,1}=V_{2,2}=V_{2,3}=500.8 \mathrm{~V}$ for the second SD-MLI. For 71-level proposed cascaded topology dc power supply magnitudes are: $V_{1,1}=53.65, V_{1,2}=V_{1,3}=107.3 \mathrm{~V}$, for the first SD-MLI, and $V_{2,1}=321.6 \mathrm{~V}, V_{2,2}=V_{2,3}=643.8 \mathrm{~V}$ for the second SD-MLI. Therefore, based on commercial voltage of IGBTs the different rated voltages of IGBTs for 31-level

TABLE VII: IGBTs Voltages of 31-level and 71-level Cascaded Topologies

| $31-$ level |  |  | $71-$ level |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Switches | $V_{\text {Stand }}$ | $V_{\text {Nominal }}$ | $V_{\text {Stand }}$ | $V_{\text {Nominal }}$ |  |
| $V_{S_{1,1}}$ | 125.2 V | 250 V | 53.6 V | 250 V |  |
| $V_{S_{2,1}}$ | 125.2 V | 250 V | 107.3 V | 250 V |  |
| $V_{S_{3,1}}$ | 250.4 | 600 V | 214.6 V | 600 V |  |
| $V_{S_{1,2}}$ | 500.8 V | 1200 V | 321.6 V | 600 V |  |
| $V_{S_{2,2}}$ | 500.8 V | 1200 V | 643.8 V | 1200 V |  |
| $V_{S_{3,2}}$ | 1001.6 V | 1700 V | 1287.6 V | 2500 V |  |
| $V_{H_{1}}-V_{H_{4}}$ | 1878 V | 3300 V | 1878 V | 3300 V |  |

and 71-level SD-MLIs are illustrated in Table VII.
Both 31-level and 71-level SD-MLIs require six IGBTs for two series SD-MLIs and four IGBTs for the H-bridge converter, which is in the output. According to Table VI, the maximum standing voltage is related to four switches $\left(H_{1}-H_{4}\right)$. As mentioned before, the four power switches of H bridge converter $\left(H_{1}-H_{4}\right)$ operate in fundamental frequency and zero state switching.


Fig. 5: Output voltage waveform of the multilevel converters based on fundamental frequency technique.

## VI. Simulation And Experimental Validations

Simulation and experimental results are presented to validate the performance of the proposed topology, in two different case studies. In the first, the performance of 11-level SD-MLI is evaluated, and then 31-level cascaded SD-MLI (consists of two SD-MLIs) is tested. The simulation results are performed in the MATLAB environment. Two prototypes of the proposed 11-level SD-MLI and 31-level cascaded SD-MLI are built using IGBTs as the switching devices. The experimental parameters are listed Table VIII.
Basically, the conventional modulation techniques to commutate multilevel inverters are based on pulse width modulation (PWM), fundamental frequency switching technique or staircase modulation [36], [37]. In this paper, the staircase modulation technique is applied for the proposed SD-MLI and cascaded topology. The staircase strategy uses a sinusoidal stepped waveform with the fundamental frequency that illustrates in Fig. 5. In this method, by considering desired total number of levels $N_{L}$ in the proposed topologies, the switching angels are calculated for $0<\alpha_{j}<\pi / 2$ as follows:

$$
\begin{equation*}
\alpha_{j}=\sin ^{-1}\left(\frac{j-0.5}{N_{L}}\right) \quad \text { for } j=1,2, \cdots, \frac{N_{L}-1}{2} \tag{23}
\end{equation*}
$$

Then, the switching angles generate the switching pulses of the proposed multilevel inverter which are determined separately


Fig. 6: Simulation and experimental results of the 11-level SD-MLI; (a) simulation results of the output voltage waveforms before H-bridge inverter; (b) experimental results of the output voltage waveforms before H-bridge inverter; (c) simulation results of the load voltage and current waveforms $\left(T H D_{V L}=8.45 \%, T H D_{I L}=3.36 \%\right.$; (d) experimental results of the load voltage and current waveforms $\left(T H D_{V L}=9.55 \%, T H D_{I L}=4.48 \%\right)$; (e) simulation results of current waveform of discrete diode of $D_{1}$; (f) current waveform $D_{2}$; (g) current waveform $D_{3}$.
based on the switching states Table II. The step timing is chosen based on the output frequency and it is calculated offline.

The 89C52 micro-controller by ATMEL company is applied to implement this technique. The 11-level and 31-level switching states are programmed in EPROM of the microcontroller. Then, the switching angles transfer to the microcontroller port. Finally, the switching pulses move to IGBTs of prototypes. HGTP10N40CID IGBT power switches are used to switch DC power supplies to deliver the output voltage to $250 \Omega$, 20 mH AC load.

## A. Proposed 11-level SD-MLI

The proposed 11-level SD-MLI consists of one basic SDMLI and an H-bridge inverter. Therefore, it has seven IGBTs, three power diodes and three DC power supplies. In the simulation and experimental results, the third proposed operation mode (M3) is applied. In this mode, considering $n=1$, the values of DC power supplies are $V_{1}=10 \mathrm{~V}, V_{2}=V_{3}=20 \mathrm{~V}$. Therefore, the proposed SD-MLI generates 11-level with a peak of 50 V at the output.

The simulation and experimental results of the 11-level SD-MLI are illustrated in Fig. 6. Figs. 6(a), 6(c) and 6(e-g) indicate the simulation results and Figs. 6(b) and 6(d) show the experimental results. Fig. 6(a) and 6(b) show the generated output voltage waveform before H -bridge inverter by the

TABLE VIII: The Experimental Parameters

| Parameters | Topologies | Description |
| :---: | :---: | :---: |
| DC supplies | 11-level | 1 symmetric \& 2 asymmetric |
|  | 31-level | 3 symmetric \& 3 asymmetric |
| DC Rating | 11-level | $V_{1}=10 \mathrm{~V} ; V_{2}=V_{3}=20 \mathrm{~V}$ |
|  | 31-level | $V_{1,1}=V_{2,1}=V_{3,1}=20 \mathrm{~V}$, |
|  |  | $V_{1,2}=V_{2,2}=V_{3,2}=80 \mathrm{~V}$ |
| Switches | 11-level $7 \times$ IGBT HGTP10N40CID, 400V, 10A |  |
|  | 31-level 10 x IGBT HGTP10N40CID, 400V, 10A |  |
| Diodes | 11-level | $3 \times$ Power Diodes, 500V, 10A |
|  | 31-level | 6 x Power Diodes, 500V, 10A |
| Micro-controllerl 1, 31 levels | 89C52, ATMEL Company |  |
| R-L values | 11, 31 levels | 250 20 mH |

proposed 11-level SD-MLI in the simulation and experimental tests, respectively. It is observed that the SD-MLI generates only five positive voltage levels. Fig. 6(c) and 6(d) indicate the simulation and experimental tests for the load voltage and load current generated by the proposed 11-level SD-MLI for the AC load. The maximum output voltage for the experimental results is 49 V with a maximum current of 198 mA , which gives the voltage and current RMS value of 35.2 V with 145 mA , respectively. The THD's value of the load voltage and current for the simulation results of 11-level SD-MLI is $8.45 \%$ and $3.36 \%$, and the experimental results are $9.55 \%$ and $4.48 \%$, respectively. Furthermore, the simulation results of the current waveform for three used power diodes $D_{1}, D_{2}, D_{3}$ are shown in Figs. 6(e-g), respectively.


Fig. 7: The response of proposed 11-level SD-MLI to three different modulation index; (a) zoomed view for $\mathrm{M}=1.0$ to $\mathrm{M}=0.8$, (b) zoomed view for $\mathrm{M}=0.8$ to $\mathrm{M}=0.7$; (c) zoomed view for $\mathrm{M}=0.7$ to $\mathrm{M}=1.0$.

The efficiency $(\eta)$ of the multilevel inverters are obtained based on the input power $\left(P_{\text {in }}\right)$ and the output power $\left(P_{o u t}\right)$ by measuring them $\eta=\frac{P_{\text {out }}}{P_{\text {in }}}$. The input and output powers are measured, and the efficiency of 11-level SD-MLI is given in Table IX. The input power is a DC power that is obtained by the summing of three input DC power supplies (5.25W) to produce eleven voltage levels by the proposed SD-MLI, as shown in Table IX. The applied staircase modulation technique has a low switching frequency, which leads to low power
losses. Therefore, the efficiency of the proposed topology is $94.3 \%$, which is high efficiency for multilevel inverters.

TABLE IX: Efficiency of the Proposed 11-level SD-MLI

| $V_{\text {in }}$ | $P_{\text {in }}$ | $P_{\text {out }}$ | $R_{L}, L_{L}$ | $\eta \%$ |
| :---: | :---: | :---: | :---: | :---: |
| $V_{1}=10 \mathrm{~V}$ | $P_{V 1}=1.16 \mathrm{~W}$ |  |  |  |
| $V_{2}=20 \mathrm{~V}$ | $P_{V 2}=1.9 \mathrm{~W}$ | 4.95 W | $250 \Omega, 20 \mathrm{mH}$ | $94.28 \%$ |
| $V_{3}=20 \mathrm{~V}$ | $P_{V 3}=2.19 \mathrm{~W}$ |  |  |  |

## B. Dynamic test scenarios

The dynamic response of the proposed 11-level SD-MLI is tested in different scenarios: modulation index changes, output frequency changes, operation under nonlinear loading, and sudden load change. The simulation results of modulation index changes are depicted in Fig. 7. Fig. 7(a) shows the output voltage and current waveform for modulation indexes 1.0 to 0.8 with an R-L load at $\mathrm{t}=1 \mathrm{~s}$. As can see from this figure, the output voltage levels are deducted from eleven levels to nine levels. Then, the modulation index is changed from 0.8 to 0.7 at $\mathrm{t}=2 \mathrm{~s}$, and voltage levels are reduced to seven from nine levels, as shown in Fig. 7(b). Finally, the modulation index changing is returned from 0.7 to $1.0 \mathrm{t}=3 \mathrm{~s}$, the changing output voltage and current for this case are depicted in Fig. 7(c). Simulations of the output frequency changes, operation under nonlinear loading, and sudden load change for the proposed topology are illustrated in Fig. 8. Noted the step changes are occurred at $\mathrm{t}=50 \mathrm{~ms}$ for these testes.

The simulation results of output frequency change are presented in Figs. 8(a). The output frequency changes from 50 Hz to 100 Hz . The proposed topology can operate at frequency 100 Hz without any variation in the shape of the output voltage and current waveform. Fig. 8(b) show the operation of the proposed topology under nonlinear loading. The linear load is an R-L load and the nonlinear load is an H -bridge diode that is switched to the output of the inverter at $t=50 \mathrm{~ms}$. As can see from this figure, the output voltage waveform is generated without any shape changes, but the quality of the output current is declined which contains a high THD's value. Fig. 8(c) presents the simulation results of sudden load change for the proposed topology. The value of the load changes from a pure resistance load $250 \Omega$ to an R-L load $250 \Omega, 100 \mathrm{mH}$. It is clear that the proposed topology remains in the steady-state, and each output level keeps unchanged.

The proposed topology can not operate in low power factors like other presented MLIs [25]-[27], [30] due to using diodes in its structures. The solution is replacing switch rather than diodes. The simulation results are presented for proposed 11level SD-MLI under different power factors, as shown in Fig. 9. As can see from this figure, the proposed topology can operate in low power factor and handle the back-flow current.

## C. Proposed 31-level Cascaded SD-MLI

The performance of the proposed cascaded SD-MLI is evaluated by the simulation and experimental results for a 31level. The proposed configuration consists of two proposed

SD-MLIs and an H-bridge inverter at the output, which has ten IGBTs, six power diodes, and six DC power supplies. In the simulation and experimental evaluations, the second proposed operation mode (M2) is applied for generating 31level. Considering the operation mode (M2) with $n=2$, the values of DC power supplies for the first and second SD-MLIs are given in Table VII. Consequently, the cascaded SD-MLI generates 31 -level with a peak of 300 V at the output.

Fig. 10 shows both simulation and experimental results of the 31-level cascaded SD-MLI. They correspond to the output voltage waveforms of the first SD-MLI ( $V_{o 1}$ ) (Fig. 10(a) and $10(\mathrm{~b})$ ), the output voltage for the second SD-MLI ( $V_{o 2}$ ) (Fig. $10(\mathrm{c})$ and $10(\mathrm{~d}))$, the total voltage of the first and second SDMLIs $\left(V_{o}\right)$ (Fig. 10(e) and $10(\mathrm{f})$ ), and the load voltage and current curves $\left(V_{L}\right)$, $\left(I_{L}\right)$ (Fig. $10(\mathrm{~g})$ and $10(\mathrm{~h})$ ), respectively. It can see that the experimental results have a good agreement with the simulation results for the proposed cascaded 31-level topology. The maximum output voltage for the experimental results is 298.5 V , with a maximum current of 1.18 A , which gives the voltage and current RMS value of 214.7 V with 0.85 A , respectively. The THD percentage of the load voltage and current for the simulation results of 31-level SD-MLI are $1.82 \%$ and $1.32 \%$, and the experimental results are $2.1 \%$ and $1.46 \%$, respectively.

Table X gives the efficiency of the proposed 31-level cascaded topology. The efficiency of the converter is $96.98 \%$. The comparison of the efficiency in 11-level SD-MLI and 31-level cascaded SD-MLI show that the 31-level cascaded topology has high efficiency. It means that the power losses in 31-level cascaded topology are less than 11-level SD-MLI.

TABLE X: Efficiency of the Proposed 31-level Cascaded Topology

| $V_{\text {in }}$ | $P_{\text {in }}$ | $P_{\text {out }}$ | $R_{L}, L_{L}$ | $\eta \%$ |
| :---: | :---: | :---: | :---: | :---: |
| $V_{1,1}=20 V$ | $P_{V 1,1}=1.54 W$ |  |  |  |
| $V_{2,1}=20 V$ | $P_{V 2,1}=1.95 W$ |  |  |  |
| $V_{3,1}=20 V$ | $P_{V 3,1}=2.61 W$ | 188.17 W | $250 \Omega, 20 \mathrm{mH}$ | $96.98 \%$ |
| $V_{1,2}=80 \mathrm{~V}$ | $P_{V 1,2}=61.76 \mathrm{~W}$ |  |  |  |
| $V_{2,2}=80 V$ | $P_{V 2,2}=62.92 W$ |  |  |  |
| $V_{3,2}=80 V$ | $P_{V 3,2}=63.24 W$ |  |  |  |

## VII. DISCUSSION

The performance of the proposed topologies was validated through both simulation and experimental analysis. The proposed topologies can generate all levels based on presented theoretical concepts. The proposed cascaded topology can produce a large number of levels compared to other topologies because it requires a low number of power switches. Using lower power switches makes the proposed topology more efficient, highly reliable, and low cost.

The results findings of comparison studies indicate that the proposed topology can be applied to photovoltaic systems and replace the classical CHB inverter because the final cost has been reduced due to the reduced number of components so that the control of the proposed topology will be simpler.

The proposed topology like other presented switched-diode MLIs [25]-[27], [30] cannot operate in low power factors


Fig. 8: The dynamic response of proposed 11-level SD-MLI; (a) output frequency change from 50 Hz to 100 Hz at $\mathrm{t}=50 \mathrm{~ms}$; (b) operation under nonlinear loading at $\mathrm{t}=50 \mathrm{~ms}$; (c) sudden load change from pure $R$ load to an $R-L$ load at $t=50 \mathrm{~ms}$.


Fig. 9: Operation 11-level SD-MLI under different power factors with replacing switch rather than diode
due to using the discrete diodes in its power circuits. The back-flow current capability is usually created when multilevel inverters are connected to the grid. The grid-based multilevel inverter systems have a high power factor and need to backflow current is rare. Replacing the switch rather than the diode is an alternative solution. Therefore, the proposed topology can run and handle the back-flow current to work in a low power factor.

## VIII. Conclusion

In this paper, a reduced switched-diode base multilevel inverter was proposed fro cascaded configurations. The presented fundamental SD-MLI comprises three power switches, three DC sources, and three power diodes, which generate five positive voltage levels. The proposed topology was developed for cascaded MLIs to create a large number of levels while reducing the number of devices. Based on the presented comparison results of the proposal with other MLIs, the proposed SD-MLI requires fewer components to generate a high number of levels. Besides, this paper has demonstrated that the proposed topology is reduced total standing voltage value than some presented MLIs in literature, too. The proposed topology has some limitations, in particular, it still requires a wider DC voltage source variety for the proposed asymmetric operation mode (M3) in comparison to other MLIs. However, the number of devices deducted, and the solution is using DC/DC converters for the regulation of DC-links.

## REFERENCES

[1] A. B. Acharya et al, "Performance Analysis of Medium-Voltage Grid Integration of PV Plant Using Modular Multilevel Converter,'IEEE Trans, Energy Con, vol. 34, no. 4, pp. 1731-1740, Dec. 2019.
[2] M. Alharbi and S. Bhattacharya, "Scale-Up Methodology of a Modular Multilevel Converter for HVDC Applications,"IEEE Trans. Ind. App., vol. 55, no. 5, pp. 4974-4983, Sept.-Oct. 2019.
[3] A. Sheir, M. Z. Youssef and M. Orabi, "A Novel Bidirectional T-Type Multilevel Inverter for Electric Vehicle Applications,"'IEEE Trans. Power Electron., vol. 34, no. 7, pp. 6648-6658, July 2019.
[4] F. B. Grigoletto, "Five-Level Transformerless Inverter for Single-Phase Solar Photovoltaic Applications," IEEE JEST. Power Electron. doi: 10.1109/JESTPE.2019.2891937.
[5] M. Rabiul Islam et al, "State-of-the-Art of the Medium-Voltage Power Converter Technologies for Grid Integration of Solar Photo-voltaic Power Plants," IEEE Trans. Energy Conversion, vol. 34, no. 1, pp. 372384, March 2019.
[6] V. Nair R, K. Gopakumar and L. G. Franquelo, "A Very High Resolution Stacked Multilevel Inverter Topology for Adjustable Speed Drives," IEEE Trans. Ind. Electron., vol. 65, no. 3, pp. 2049-2056, March 2018.
[7] G. Schettino et al, "Experimental Validation of a Novel Method for Harmonic Mitigation for a Three-Phase Five-Level Cascaded H-Bridges Inverter," IEEE Trans. Ind. App, vol. 55, no. 6, pp. 6089-6101, Nov.Dec. 2019.
[8] M. Vijeh et al, "A General Review of Multilevel Inverters Based on Main Sub-modules: Structural Point of View,'IEEE Trans. Power Electron, vol. 34, no. 10, pp. 9479-9502, Oct. 2019.
[9] E. Babaei S. Laali and S. Alilu, "A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge,"IEEE Trans. Ind. Electron., vol. 61, no. 8, pp. 3932-3939, Aug. 2014.
[10] E. Babaei et al, "Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units," IEEE Trans. Ind. Electron., vol. 61, no. 12, pp. 6664-6671, Dec. 2014.
[11] E. Babaei and S. Laali, "Optimum Structures of Proposed New Cascaded Multilevel Inverter With Reduced Number of Components," IEEE Trans. Ind. Electron., vol. 62, no. 11, pp. 6887-6895, Nov. 2015.
[12] E. Babae et al, "A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches,'"IEEE Trans. Ind. Electron., vol. 62, no. 2, pp. 922-929, Feb. 2015.
[13] E. Samadaeiet al, "An Envelope Type (E-Type) Module: Asymmetric Multilevel Inverters With Reduced Components,"IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7148-7156, Nov. 2016.
[14] E. Samadaei et al,"A square T-type (ST-Type) module for asymmetrical multilevel inverters,'IEEE Trans. Ind. Electron., vol. 33, no. 2, pp. 987996, Feb. 2018.
[15] E. Samadaei et al, "A 13-levels Module (K-Type) with two DC sources for Multilevel Inverters,"IEEE Trans. Ind. Electron., vol. 66, no. 7, pp. 5186-5196, July 2019.
[16] R. S. Alishah et al, "A New General Multilevel Converter Topology Based on Cascaded Connection of Sub-multilevel Units With Reduced Switching Components, DC Sources, and Blocked Voltage by Switches," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7157-7164, Nov. 2016.
[17] R. S. Alishah et al, "Optimization Assessment of a New Extended Multilevel Converter Topology,'"IEEE Trans. Ind. Electron., vol. 64, no. 6, pp. 4530-4538, June 2017.
[18] R. S. Alishah et al, "New High Step-Up Multilevel Converter Topology With Self-Voltage Balancing Ability and Its Optimization Analysis,"IEEE Trans. Ind. Electron., vol. 64, no. 9, pp. 7060-7070, Sept. 2017.
[19] J. S. M. Ali et al, "A New Generalized Multilevel Converter Topology With Reduced Voltage on Switches, Power losses, and Components,"IEEE JEST. Power Electron, vol. 7, no. 2, pp. 1094-1106, June 2019.
[20] J. S. M. Ali et al, "A New Generalized Multilevel Converter Topology Based on Cascaded Connection of Basic Units,"IEEE JEST. Power Electron., vol. 7, no. 4, pp. 2498-2512, Dec. 2019.
[21] E. Babaei and S. S. Gowgani, "Hybrid Multilevel Inverter Using Switched Capacitor Units," IEEE Trans. Ind. Electron, vol. 61, no. 9, pp. 4614-4621, Sept. 2014.
[22] M. N. H. Khan, M. Forouzesh, Y. P. Siwakoti, L. Li and F. Blaabjerg, "Switched Capacitor Integrated $(2 n+1)$-Level Step-Up Single-Phase


Fig. 10: Simulation and experimental results of the 31-level cascaded SD-MLI; (a) simulation results of the output voltage for the first SD-MLI; (b) experimental results of the output voltage for the first SD-MLI; (c) simulation results of the output voltage for the second SD-MLI; (d) experimental results of the output voltage for the second SD-MLI; (e) simulation results of the output voltage before the H -bridge inverter; (f) experimental results of the output voltage before the H -bridge inverter; (g) simulation results of the load voltage and current waveform $\left(T H D_{V L}=1.82 \%, T H D_{I L}=1.32 \%\right) ;(\mathrm{h})$ experimental results of the load voltage and current waveform $\left(T H D_{V L}=2.1 \%, T H D_{I L}=1.46 \%\right)$

Inverter," in IEEE Transactions on Power Electronics, vol. 35, no. 8, pp. 8248-8260, Aug. 2020.
[23] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiry, N. Vosoughi and L. Chang, "'Generalized Structure for a Single Phase Switched-Capacitor Multilevel Inverter Using a New Multiple DC Link Producer With Reduced Number of Switches," IEEE Trans. Power Electron, vol. 31, no. 8, pp. 5604-5617, Aug. 2016.
[24] Y. Ye, S. Chen, X. Zhang and Y. Yi, ’Half-Bridge Modular SwitchedCapacitor Multilevel Inverter With Hybrid Pulse width Modulation," IEEE Trans. Power Electron, vol. 35, no. 8, pp. 8237-8247, Aug. 2020.
[25] R. Shalchi Alishah, D. Nazarpour, S. H. Hosseini and M. Sabahi, "Novel Topologies for Symmetric, Asymmetric, and Cascade SwitchedDiode Multilevel Converter With Minimum Number of Power Electronic Components," IEEE Trans. Ind. Electron., vol. 61, no. 10, pp. 53005310, Oct. 2014.
[26] R. Shalchi Alishah, D. Nazarpour, S. H. Hosseini and M. Sabahi, "Switched-diode structure for multilevel converter with reduced number of power electronic devices," IET Power Electron., vol. 7, no. 3, pp. 648-656, March 2014.
[27] S. A. A. Ibrahim, A. Palanimuthu and M. A. J. Sathik, "Symmetric switched diode multilevel inverter structure with minimised switch count," Journal of Engineering, vol. 2017, no. 8, pp. 469-478, 82017.
[28] L. Wang, Q. H. Wu and W. Tang, "Novel Cascaded Switched-Diode Multilevel Inverter for Renewable Energy Integration," in IEEE Trans. Energy Conversion, vol. 32, no. 4, pp. 1574-1582, Dec. 2017.
[29] C. K. Kishore, K. Balaji and J. Madhavan, "Modified Cascaded Switched Diode Multilevel inverter with multiple outputs and reduced harmonic content," 2019 1st International Conference on Innovations in Information and Communication Technology (ICIICT), CHENNAI, India, 2019,
[32] P. R. Bana, K. P. Panda and G. Panda, "Power Quality Performance
pp. 1-4.
[30] V. K. P. Panda, S. S. Lee and G. Panda, "Reduced Switch Cascaded Multilevel Inverter With New Selective Harmonic Elimination Control for Standalone Renewable Energy System," in IEEE Transactions on Industry Applications, vol. 55, no. 6, pp. 7561-7574, Nov.-Dec. 2019.
[31] S. Majumdar et al, "Implementation of an Optimum Reduced Components Multicell Multilevel Inverter (MC-MLI) for Lower Standing Voltage,'IEEE Trans. Ind. Electron., vol. 67, no. 4, pp. 2765-2775, April 2020.

Evaluation of Multilevel Inverter With Reduced Switching Devices and Minimum Standing Voltage,'IEEE Trans. Ind. Inform., vol. 16, no. 8, pp. 5009-5022, Aug. 2020.
[33] A. Chappa et al, "Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology,’IEEE JEST. Power Electron. doi: 10.1109/JESTPE.2019.2955279.
[34] S. S. Lee et al, "Novel Active-Neutral-Point-Clamped Inverters with Improved Voltage-Boosting Capability,'IEEE Trans. Power Electron, doi: 10.1109/TPEL.2019.2951382.
[35] 'Empire Modules Electronics', www.empiremodules.com/collections /mitsubishi, and 'IGBTs Drivers', www.semikron.com and www.digikey.be and 'Power Diode', www.mouser.com/ assessed 11 June 2020.
[36] H. Tian and Y. W. Li, "Carrier-Based Stair Edge PWM (SEPWM) for Capacitor Balancing in Multilevel Converters With Floating Capacitors," in IEEE Transactions on Industry Applications, vol. 54, no. 4, pp. 34403452, July-Aug. 2018.
[37] E. Babaei, et al, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology," Elect. Power Syst. Res., vol. 77, no. 8, pp. 1073-1085, November 2006.

