


**Designs for Ultra-High Efficiency Grid-Connected Power
Conversion**

by

Brandon J. Pierquet

S.M., Massachusetts Institute of Technology (2006)

B.S., University of Wisconsin-Madison (2004)



Submitted to the Department of Electrical Engineering and Computer Science
in partial fulfillment of the requirements for the degree of

Doctor of Philosophy

at the

ARCHIVES

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

June 2011

© Massachusetts Institute of Technology MMXI. All rights reserved.

Author
Department of Electrical Engineering and Computer Science
May 17, 2011

Certified by
Professor David J. Perreault
Department of Electrical Engineering and Computer Science
Thesis Supervisor

Accepted by
Professor Leslie A. Kolodziejski
Department of Electrical Engineering and Computer Science
Chairperson, Department Committee on Graduate Students

Designs for Ultra-High Efficiency Grid-Connected Power Conversion

by

Brandon J. Pierquet

Submitted to the Department of Electrical Engineering and Computer Science
on May 17, 2011, in partial fulfillment of the
requirements for the degree of
Doctor of Philosophy

Abstract

Grid connected power conversion is an absolutely critical component of many established and developing industries, such as information technology, telecommunications, renewable power generation (e.g. photovoltaic and wind), even down to consumer electronics. There is an ever present demand to reduce the volume and cost, while increasing converter efficiency and performance. Reducing the losses associated with energy conversion to and from the grid can be accomplished through the use of new circuit topologies, enhanced control methods, and optimized energy storage. The thesis outlines the development of foundational methods and architectures for improving the efficiency of these converters, and allowing the improvements to be scaled with future advances in semiconductor and passive component technologies.

The work is presented in application to module integrated converters (MICs), often called micro-inverters. These converters have been under rapid development for single-phase grid-tied photovoltaic applications. The capacitive energy storage implementation for the double-line-frequency power variation represents a differentiating factor among existing designs, and this thesis introduces a new topology that places the energy storage block in a series-connected path with the line interface. This design provides independent control over the capacitor voltage, soft-switching for all semiconductor devices, and full four-quadrant operation with the grid.

Thesis Supervisor: Professor David J. Perreault
Title: Department of Electrical Engineering and Computer Science

Acknowledgments

Firstly, and without a doubt, most importantly, I must thank my research advisor Dave Perreault. I have had the pleasure of working with him since I started at MIT, and could not have asked for a better mentor. Over these past seven years, he has selflessly shared his humor, knowledge and extensive experience, for which I am a better engineer and person.

Robert and Bill have been two of the best colleagues and friends that I could wish for. They have been present since the beginning of this expedition, which has been filled with both dark and bright times. I owe both so much more than can be expressed here. With the inclusion of Brienne, Brooke, Nikolai, and Cara, I consider all of them family.

All other LEES students, both past and present, that have made the line between work and fun often indistinguishable. The open sharing of ideas and vast expertise is something I have rarely found outside of our humble basement, and it will be sorely missed.

There are too many other people to name that have been a part of my time at MIT. Some have come and gone along the way, and others that were here when I arrived are still here as I leave. Those that have helped me know who they are, and how grateful I am.

A substantial portion of the funding for this research came from the generous support of Enphase Energy. Their interest in the outcome of this work has been extremely motivating, as has been their tolerance for the twists, turns, and dead-ends that plague this type of work.

And finally, I thank you, the reader, for your interest in this thesis. I sincerely hope that you find the information contained within to be worthy of your time.

Contents

Contents	7
List of Figures	11
List of Tables	17
1 Introduction	19
1.1 Background	19
1.1.1 Photovoltaic Installation Types	20
1.1.2 Single Phase Challenges	21
1.1.3 Existing Topologies	23
1.2 Series-Buffer-Block Converter Topology	27
1.3 Thesis Objectives and Organization	29
2 Converter Operation and Control	31
2.1 Introduction	31
2.2 System Modeling	31
2.2.1 Power Transfer Modulation	32
2.2.2 Equivalent Impedance	36
2.2.3 Time-Dependent Analysis	38
2.2.4 Resonant-Current Envelope	40
2.2.5 Transformation Stage Design	44
2.3 Control Parameter Solutions	46

CONTENTS

2.4	Waveform Prediction	52
2.5	Refining Parameter Selection	56
2.5.1	Path Definition	57
2.5.2	Path Finding	59
3	Prototype Design and Verification	65
3.1	Introduction	65
3.2	Reference Implementation	65
3.2.1	Converter Design	66
3.3	Testing Methodology	69
3.3.1	Static Measurements	69
3.3.2	Dynamic Measurements	70
3.4	Experimental Results	71
3.5	Conclusion	83
4	Multi-Phase Grid Interface	85
4.1	Introduction	85
4.2	Balanced Three-Phase Operation	85
4.3	Power Modulation	88
4.4	Effective Load Impedance	90
4.5	Simulation Results	94
4.6	Conclusion	96
5	Thesis Conclusions	99
5.1	Summary	99
5.2	Future Work	100

CONTENTS

A Converter Schematics, Bill-of-Materials, and PCB Artwork	101
A.1 Bill of Materials	101
A.2 Converter Main-Board	103
A.3 Isolated Voltage Measurement	115
B Simulation Code	119
B.1 Converter Simulation	119
B.1.1 hepmi/compensation.py	119
B.1.2 hepmi/contourintersection.py	121
B.1.3 hepmi/converteroperation.py	123
B.1.4 hepmi/fpgacore.py	129
B.1.5 hepmi/idealzvs.py	131
B.1.6 hepmi/_init_.py	135
B.1.7 hepmi/optimize.py	135
B.1.8 hepmi/parameterestimation.py	137
B.1.9 extract-ops.py	141
B.1.10 gen_sweeplist.py	144
B.1.11 loadsave.py	144
B.1.12 mosfet_parameters.py	145
B.1.13 sweep-main.py	146
C Digital Control Hardware Code	153
C.1 FPGA PWM Implementation	153
C.1.1 clocking.v	153
C.1.2 counters.v	155
C.1.3 hexascii.v	155

CONTENTS

C.1.4	input_protocol_decode.v	157
C.1.5	pwm_root_controller.v	160
C.1.6	serial_async_receiver.v	163
C.1.7	serial_async_transmitter.v	165
C.1.8	serial_to_pwm.v	167
C.1.9	set_reset_pwm_gen.v	171
C.1.10	spi_slave.v	173
C.1.11	sync_fifo.v	175
C.2	Microcontroller Implementation	177
C.2.1	dac.c	177
C.2.2	dac.h	178
C.2.3	leds.c	178
C.2.4	leds.h	180
C.2.5	main.c	180
C.2.6	spi_adc.c	197
C.2.7	spi_adc.h	199
C.2.8	spi_fpga.c	199
C.2.9	spi_fpga.h	203
C.2.10	uart.c	203
C.2.11	uart.h	210
D	Bibliography	213

List of Figures

1.1	A centralized-inverter topology converts dc-power from parallel-strings of series-connected solar modules to grid-connected ac power.	20
1.2	The power flow mismatch between the grid and a constant power source results in the shaded area, representing the required energy storage.	22
1.3	The generalization of a grid-connected power converter as a three-port system.	23
1.4	Grid-connected inverter with primary energy storage located across the input source. Implemented using a flyback converter and unfolding bridge.	24
1.5	Grid-connected inverters with an intermediate DC bus for primary energy storage. Implemented using a boost stage to feed the DC bus, and a full-bridge inverter across the line.	25
1.6	Grid-connected inverters with a third port for primary energy storage. (a) Implemented using an isolated ac-link structure [], and (b) implemented as a non-isolated current-fed converter [].	26
1.7	Block diagram of the series-buffer-block converter, illustrating the single-port nature of the buffer.	27
1.8	Schematic of proposed PV micro inverter, corresponding to the block diagram in Fig. 1.7.	27
2.1	The standard switching module implemented with (a) a canonical single-pole-dual-throw switch, and (b) two complimentary single-pole-single-throw switches.	33
2.2	The relationship between the series-path current and switching function determines the transfer of energy through the converter.	34
2.3	Power transfer relationship for voltage phase-shift (θ), and pulse width (δ).	35
2.4	The input impedance notation of the canonical switching module.	37

LIST OF FIGURES

2.5	The minimum resonant current magnitude requires for the buffer-block and line-connected cycloconverter are illustrated, with the bold line representing the combined minimum-current envelope.	42
2.6	the phase relationships for the cycloconverter and buffer blocks when operated in phase-shift modulation.	44
2.7	The normalized complex impedance of the buffer-block and cycloconverter are shown to vary over a line cycle based on the constant- or minimum-current drive method. Both the (a) magnitude/phase and (b) real/reactive relationships are presented.	45
2.8	The normalized load impedance presented to the full-bridge inverter by (a) the buffer-block, and cycloconverter stages, and (b) including the series-resonant tank. Without the inductance of the resonant tank, the reactance presented to the inverter prevents zero-voltage switching.	46
2.9	The series buffer-block converter schematic in (a) is approximated using phasors (at the switching frequency) in (b). Each switching block is approximated by a sinusoidal source, and a complex impedance in place of the transformation stage.	47
2.10	A multiple-input multiple-output model for the converter control.	49
2.11	Contour plots for the valid solution sets of two power transfer constraints over the (θ_B, θ_C) phase space. The intersection of the two contours yields a set of solutions that meet both of these requirements.	50
2.12	A map of valid solutions for varying combinations of switching frequency and full-bridge inverter duty-ratio. The smaller blue points indicate low resonant current magnitude, with larger red dots indicating larger currents. (Calculated for $P_{avg}=100\text{ W}$, $V_{buf}=170\text{ V}$, $V_{PV}=32\text{ V}$, $V_{line}=0\text{ V}$, given the converter matching the specifications in Table 3.2.)	51
2.13	Multiple solution maps created to cover the ranges of applied terminal voltages, and the constraints of desired power transfer constraints among the three ports, results in a multidimensional space of valid converter operating parameters.	52
2.14	A comparison of the calculated finite-difference waveform solution and measured in-circuit waveforms for a converter matching the specifications in Table 3.2 (operating with $P_{avg}=200\text{ W}$, $V_{buf}=170\text{ V}$, $V_{PV}=32\text{ V}$, $V_{line}=240\text{ V}$, $\delta_B=\delta_C=\pi$, $\delta_A=4\pi/5$, $f_{sw}=180\text{ kHz}$, $\theta_B=\pi/2$, $\theta_C=-\pi/2$).	56
2.15	The permutations of path selections along the discretized path of an external constraint.	58

LIST OF FIGURES

2.16 The step-costs associated with the path in Fig. 2.17, clearly illustrating the sharp transitions of the associated path, found by Dijkstra, to the increased step costs between 150–200V.	60
2.17 The path generated for operation over a line-cycle, with the 50 lowest resonant current magnitude solutions at each point. The path solution exhibits sharp transitions in all variables near $V_{line} = 170\text{V}$	61
2.18 The step costs associated with the path in Fig. 2.19, illustrating the uniform and low cost steps found by the Dijkstra algorithm.	62
2.19 The path generated for operation over a line-cycle, with a relaxed resonant current magnitude requirement compared with Fig. 2.17. The path solution eliminates the previous sharp transitions.	63
 3.1 Photograph of the proof-of-concept implementation for the series buffer-block topology, not including measurement probes and digital control board. . . .	67
3.2 Power-stage circuit topology for the prototype evaluated in this chapter. . .	67
3.3 Illustration of the static dc-dc measurement setup. Each of the three ports must be supplied and measured, as the buffer-block will either continuously sink or source power at a single operating point.	70
3.4 Illustration of the dynamic dc-ac measurement setup. Only the input and output ports are supplied and measured, as the buffer-block state-of-charge is managed by the system control.	71
3.5 Operational prototype waveforms for $P_{avg}=100\text{W}$, $V_{PV}=32\text{V}$, $V_{buf}=170\text{V}$, and $V_{line}=0\text{V}$. CH1: Full Bridge, CH2: Resonant Current, CH3: Buffer-Block, CH4: Cycloconverter.	72
3.6 Operational prototype waveforms for $P_{avg}=100\text{W}$, $V_{PV}=32\text{V}$, $V_{buf}=170\text{V}$, and $V_{line}=170\text{V}$. CH1: Full Bridge, CH2: Resonant Current, CH3: Buffer-Block, CH4: Cycloconverter.	72
3.7 Operational prototype waveforms for $P_{avg}=100\text{W}$, $V_{PV}=32\text{V}$, $V_{buf}=170\text{V}$, and $V_{line}=340\text{V}$. CH1: Full Bridge, CH2: Resonant Current, CH3: Buffer-Block, CH4: Cycloconverter.	73
3.8 Static dc-dc efficiency measurements for input voltages of 25V (top), 32V (middle), and 40V (bottom), for 14 steps over a quarter line-cycle, and five power levels.	74

LIST OF FIGURES

3.9	Switching frequency for the static dc-dc operating points from Fig. 3.8. The plots correspond to the input voltages of 25 V (top), 32 V (middle), and 40 V (bottom), for 14 steps over a quarter line-cycle, and five power levels.	75
3.10	Full-bridge inverter duty-cycle for the static dc-dc operating points from Fig. 3.8. The plots correspond to the input voltages of 25 V (top), 32 V (middle), and 40 V (bottom), for 14 steps over a quarter line-cycle, and five power levels.	76
3.11	Buffer-block and cycloconverter phase-shift values for the static dc-dc operating points from Fig. 3.8. The plots correspond to the average power levels of 40 W, 60 W, 100 W, 150 W, and 200 W, for 14 steps over a quarter line-cycle, and three input voltages. In each plot, the cycloconverter datasets are represented by the dashed line, while the buffer-block datasets are solid lines.	77
3.12	Constant input power (blue,cyan) — Sinusoidal output power (red,yellow) — Bi-directional buffer-block power transfer (green,magenta)	78
3.13	A multiple-input multiple-output model for the converter control, with a feed-forward look-up table.	79
3.14	Overview of switching waveforms for the series-buffer-block prototype converter running into an ac-line, with $P_{avg}=100$ W, $V_{PV}=32$ V, $V_{buf} \approx 170$ V. The waveforms are CH1: Resonant Current, CH2: Full Bridge, CH3: Buffer-Block, CH4: Cycloconverter.	80
3.15	Enlargement of a zero-crossing from the waveform in Fig. 3.14, for the series-buffer-block prototype converter running into an ac-line, with $P_{avg}=100$ W, $V_{PV}=32$ V, $V_{buf} \approx 170$ V. The waveforms are CH1: Resonant Current, CH2: Full Bridge, CH3: Buffer-Block, CH4: Cycloconverter.	81
3.16	The input and output, voltage and current, waveforms for the series-buffer-block prototype converter running into an ac-line, with $P_{avg}=100$ W, $V_{PV}=32$ V, $V_{buf} \approx 170$ V, $V_{ac}=240$ V _{rms} . The waveforms are CH1: Input Current, CH2: Output Current, CH3: Input Voltage, CH4: Output Voltage.	82
4.1	A three-phase output, series-connected converter illustrated using (a) an example implementation with MOSFET devices, series-resonant tank, and an individual transformer for each output phase; (b) canonical switch models for applying the methods in Chapter 2.	86
4.2	Three-phase voltage waveforms, where each sinusoid is separated by $2\pi/3$ radians.	87

LIST OF FIGURES

4.3	The standard switching module implemented with (a) a canonical single-pole-dual-throw switch, and (b) two complimentary single-pole-single-throw switches.	88
4.4	The relationship between the series-path current, $i_s(t)$, and voltage switching function, $v_s(t)$, determines the transfer of energy through the converter.	89
4.5	The input impedance notation of the canonical switching module.	91
4.6	Real and reactive impedance waveforms for a three-phase-output series-connected inverter-cycloconverter system.	95
4.7	Schematic of the circuit used to simulate the three-phase load impedance.	97
4.8	The resulting voltage and impedance waveforms for the circuit simulation of Fig. 4.7, for (a) all three phases and (b) a single phase of the circuit.	98
A.1	Schematic of the converter (1/3).	104
A.2	Schematic of the converter (2/3).	105
A.3	Schematic of the converter (3/3).	106
A.4	Top silk screen layer.	107
A.5	Top solder mask layer.	108
A.6	Top copper (1) layer.	109
A.7	Top inner copper (2) layer.	110
A.8	Bottom inner copper (3) layer.	111
A.9	Bottom copper (4) layer.	112
A.10	Bottom solder mask layer	113
A.11	Bottom silk screen layer.	114
A.12	Schematic of the isolated voltage measurement plug-in board.	116
A.13	Top silk screen layer.	117
A.14	Top solder mask layer.	117
A.15	Top copper (1) layer.	117
A.16	Bottom copper (2) layer.	117

LIST OF FIGURES

List of Tables

3.1	Prototype converter target requirements	66
3.2	Operating range and Component listing for proof-of-concept converter implementation. The resonant component values are listed as the values measured in-circuit.	68
3.3	The power level and weighting values to calculate the CEC efficiency result.	69
A.1	[[Topo: <i>Bill of Materials</i>]]	103

Chapter 1

Introduction

1.1 Background

Initial use of power from the alternating current electricity distribution system was focused on automating machinery and providing lighting. While the basic applications are still in use a century later (albeit more refined), they've been increasingly replaced by more advanced implementations, or alternatives that don't utilize AC natively. Instead, modern grid connected machines and devices convert the grid voltage it to a more appropriate form such as DC or high-frequency modulated AC. Additionally, much of the electricity used today is in residential and commercial environments, a shift from the primarily industrial usage a century ago. This document focuses on electrical systems from the perspective of grid connected electronics, specifically photovoltaic inverter systems.

Connecting electronic devices to the AC distribution system is a well understood task, and significant work has been completed in both sourcing power from, and delivering power to the grid [–]. Much of this work is focused on three-phase interconnection of varying line voltages, with power levels ranging from 10–500 kW, often for applications such as motor drives [,], electric vehicle drivetrains [], wind turbines [,], and UPS systems [,].

In contrast to these existing high-power multiphase systems, the electrical systems found in commercial and residential environments often operate on a single or split-phase interface at a significantly lower power level. Renewed focus on energy efficiency and small-scale




Figure 1.1: A centralized-inverter topology converts dc-power from parallel-strings of series-connected solar modules to grid-connected ac power.

distributed generation has created a demand for more effective solutions in a number of areas. One of these areas, which is the central area of application for this thesis, is scalable residential and commercial photovoltaic energy conversion.

1.1.1 Photovoltaic Installation Types

Grid-tied inverters for photovoltaic systems represent a rapidly developing area. Traditionally, installations use series-connected modules into strings to increase voltage, with parallel sets of strings used to increase the output power. These arrays, as illustrated in Fig. 1.1 are interfaced to a single dc-ac inverter, as the single inverter can be optimized for a fixed-size array. Typical utility scale installations may exceed 1 MW, whereas medium and small commercial rooftop installations may range from 75–250 kW.

As centralized inverters have evolved to support smaller installation sizes, micro-inverters, also known as module-integrated converters (MICs), have been developed to interface a single, low-voltage (25–50 v, typically) panel to the AC grid [–]. Micro-inverters provide a number of system benefits: array redundancy and scalability, ease of installation, and increased performance in partially shaded conditions []. Notable drawbacks are the duplication of components (enclosures, control circuits, etc), and the difficulty in obtaining the same efficiencies as inverters which manage multiple series-connected modules at higher power levels. A single 72-cell panel, with a nominal output voltage of 36 V, requires a much larger transformation ratio to interface with a grid voltage of 240 V than a series string of 10 modules requires.

1.1.2 Single Phase Challenges

The grid interconnection most commonly available in residential and small commercial systems is single phase ac (e.g. at 120, 208, or 240 V_{rms}). Module integrated converters typically target these electrical systems [], however one large challenge for these single phase converters is the sinusoidally varying power transfer to the grid. The constant power output of a solar module is poorly matched to this time varying requirement, as is shown in Fig. 1.2, where the gray shaded areas illustrate the energy storage required to compensate for the instantaneous power mismatch.

The flow of power through the converter can be modeled as a three port system such as the one in Fig. 1.3. Power flow must be managed between each port, with the fixed requirements of maintaining dc plus twice-line-frequency sinusoidal power flow with grid, and constant power draw from the solar module. The input and output power transfers can be described by

Introduction




Figure 1.2: The power flow mismatch between the grid and a constant power source results in the shaded area, representing the required energy storage.

$$P_{PV} = -P_{avg}, \quad (1.1)$$

$$P_{Line} = P_{avg}(1 - \cos(2\omega_l t)), \quad (1.2)$$

and the power transfer of the energy storage buffer is determined by the difference in power between these two ports, specifically

$$P_{Buf} = P_{avg} \cos(2\omega_l t). \quad (1.3)$$

The absolute minimum required energy storage for buffering the power transfer mismatch is the summation of power transferred into, or out of, the buffer over one-half of a line cycle. Integrating (1.3) yields




Figure 1.3: The generalization of a grid-connected power converter as a three-port system.

$$W_{\min} = \frac{P_{avg}}{\omega_l}, \quad (1.4)$$

which represents the lower bound on the energy storage required by the converter to properly manage the power flow in the converter. This, however, does not account for further constraints imposed by the converter implementation, or more specifically the circuit topology.

1.1.3 Existing Topologies

For single-phase module-integrated converters, past literature reviews have investigated a comprehensive set of micro-inverters designs below 500 W [1, 2], and classified them into categories based on their number and type of their power conversion stages. Here, three types of converters are outlined, however, they are categorized by the location and operation of the energy storage within the converter.

Most single-stage topologies, such as the flyback and ac-link converters, place capacitance in parallel with the input [3, 4]. This is an effective low-complexity implementation, but in order to avoid interfering with the peak-power tracking efficiency, substantial energy

Introduction




Figure 1.4: Grid-connected inverter with primary energy storage located across the input source. Implemented using a flyback converter and unfolding bridge.

storage is required to keep the voltage ripple extremely low across the panel. A common second method involves two cascaded conversion stages, providing energy storage at an intermediate dc bus. This arrangement can be implemented with less energy storage than the previous method, as a much larger voltage fluctuation on the intermediate bus can be tolerated. Additionally, recent work has investigated alternate “third-port” topologies (e.g. [,]), which can control the voltage on the energy storage capacitor independent of the input and output voltages; the series-buffer-block converter presented in Chapter 2 belongs to this category.

The first converter topology considered places the energy storage buffer across the low voltage dc port, in parallel with the PV panel. This type of connection has a significant energy storage requirement, as fluctuation of the voltage across the panel impacts the peak-power tracking effectiveness of the converter, reducing system efficiency. The conversion from the low-voltage dc can be accomplished with a number of combinations of high-frequency inverters and rectification schemes, such as the flyback converter followed by an unfolding stage shown in Fig. 1.4, or a single-stage ac-link structure with cycloconverter output [] (not shown). Due to the location of the energy storage, the entire converter must process the full range of power into the line (e.g. $0 - 2P_{avg}$).

The second converter topology considered decouples the power flow from the low-voltage




Figure 1.5: Grid-connected inverters with an intermediate DC bus for primary energy storage. Implemented using a boost stage to feed the DC bus, and a full-bridge inverter across the line.

dc port and the line interface through the use of a shared intermediate dc bus. A dc-dc boost stage operates to isolate (if necessary), and scale the voltage up to the high-voltage bus, which is held within a voltage range above the peak of the ac line voltage. Interfacing to this intermediate dc bus to the line then is performed by a dc-ac converter, either in the form of a full-bridge inverter, as shown in Fig. 1.5, or using a buck converter with an unfolding bridge. In this topology, the second stage is required to process up to double the average power, however the first stage only needs to convert the constant power output from the panel.

A number of alternative topologies decouple the energy storage from both the input and output stages of the converter, using a actively controlled “third-port”. Two of these topologies [,], shown in Fig. 1.6, implement the storage port as a separate branch that is in parallel to the line and PV ports. This additional port is controlled to allow the capacitor voltage to vary independently from the input and output voltages, which can permit a substantial reduction in the energy storage compared to the topologies in Figs. 1.4 and 1.5.




Figure 1.6: Grid-connected inverters with a third port for primary energy storage. (a) Implemented using an isolated ac-link structure [1], and (b) implemented as a non-isolated current-fed converter [2].

1.2 Series-Buffer-Block Converter Topology




Figure 1.7: Block diagram of the series-buffer-block converter, illustrating the single-port nature of the buffer.




Figure 1.8: Schematic of proposed PV micro inverter, corresponding to the block diagram in Fig. 1.7.

1.2 Series-Buffer-Block Converter Topology

An additional third-port topology, which is the primary focus of this thesis, has been developed that places the energy storage in series with the input and output ports instead of parallel as in Fig. 1.6. The high-level block diagram and the schematic of the proposed converter are presented in Figs. 1.7 and 1.8. The dc-connected inverter transforms the dc source into high frequency ac, with the transformation stage providing both voltage gain and appropriate impedance shaping. The cycloconverter is controlled to modulate the transfer of the high frequency resonant current in response to the changing voltage of the ac port; the buffer-block acts in a similar manner, but is controlled to absorb or deliver power to the storage port to compensates for the power mismatch between the dc and ac ports.

Introduction

The proposed topology in Fig. 1.8 contains four low-voltage devices for the full-bridge inverter, four high-voltage devices for the bi-directional half-bridge cycloconverter, and two additional high-voltage devices for the half-bridge series buffer. The half-bridge buffer is positioned on the secondary side of the transformation stage, which substantially reduces the volt-second magnitude imposed on the transformer, and permits use of the higher energy density of high-voltage capacitors in the buffer. Alternatively, if improved energy storage and semiconductor devices are available at lower voltages, the buffer-block can be placed on the primary side of the transformer.

In comparison to existing designs outlined in Section 1.1.3, including the third-port topologies, this topology effectively places all major power processing blocks, (e.g. the high-frequency inverter, buffer-block, and cycloconverter) in a series path with respect to the high-frequency resonant current. This allows the power-flow to be modulated in each block by controlling the switching function relative to the current.

The placement of each block in series with the drive current seems, at first glance, to impose a heavy conduction loss penalty. However, the proposed approach provides means to mitigate this loss, in addition to presenting opportunities not found in previous designs. Using unipolar devices such as MOSFETs, and implementing zero-voltage switching (ZVS) for the primary switches, allows the semiconductor area to be scaled up to reduce conduction loss []. Devices such as IGBTs, SCRs, and diodes operate with a fixed on-state voltage drop, an intrinsic property of the p-n junction, which does not scale with device area.

MOSFET device figure-of-merit values have improved steadily since their introduction, and the recent use of charge-compensation principles has allowed high-voltage silicon MOSFETs to surpass the “silicon limit” [–] and become viable for voltage ranges once relegated to IGBT devices alone. Additionally, the emergence of wide-bandgap based devices, implemented in SiC and GaN, have the potential to dramatically reduce the on-state

resistance of devices even further while reducing undesirable parasitics [,]. This historical semiconductor device progress, combined with these and other anticipated future improvements, are a motivating factor in the elimination of p-n junction devices with this topology development.

1.3 Thesis Objectives and Organization

The primary objective of this thesis is to develop a method for implementing a high-efficiency grid-tied power converter, using the unexplored circuit topology of Fig. 1.8, including the control methods for single-phase grid interconnection. Additional functional goals for the operation of the converter include

- Independent control of the power buffering, allowing variable-voltage energy storage,
- Stable and controllable over wide input and output voltages, and output power levels,
- Bi-directional power transfer, including reactive power transfer capability,
- Scalability to future semiconductor device technology, voltage levels, and power requirements.

Following this introductory chapter, Chapter 2 develops the converter model, operating fundamentals, and control methodology. A proof-of-concept prototype is presented in Chapter 3, demonstrating the converter operation and performance results for single-phase operation. Chapter 4 presents a variation of the converter topology, as applied to a three-phase grid interface. The thesis is concluded in Chapter 5 with remarks on possible areas for future development.

Introduction

The appendices which follow the thesis include associated derivations referenced in the text, the developed computer codes used for converter simulation, the printed circuit board artwork, and digital controller implementation details.

Converter Operation and Control

2.1 Introduction

In the general form, operation of the converter requires control over the switching functions of each block relative to others. The combined voltage pattern of all active blocks, imposed on the transformation stage, is responsible for generating the resonant current that links the converter. In turn, the switching pattern of each block relative to this resonant current is what determines the average power delivery for that block. This results in a tightly-coupled non-linear relationship between the output voltage waveform of each block and their respective power deliveries.

To approach the control of the converter, given this initial complexity, it is broken down into a common switching sub-circuit, which is then analyzed and used to construct a generalized model of the converter operation. This model is then used to illustrate the development of the system control methods and a functional prototype design.

2.2 System Modeling

At the outset of the analysis, two reasonable assumptions are made about the converter's operation:

1. The voltage at each terminal of the converter (PV, buffer, and line) changes slowly enough, relative to the switching frequency, that they can be approximated as constant over a switching cycle. This effectively decouples the high-frequency switching model of the converter from the low-frequency power transfer model used over a line cycle.
2. The quality factor of the series resonant circuit is sufficiently high to approximate it as a sinusoidal current source operating at the switching frequency. This offers the opportunity to use of phasor analysis, and calculate equivalent impedances.

2.2.1 Power Transfer Modulation

The modulation of power through the blocks of the converter is accomplished by controlling the switching function of each block relative to the series resonant current. To quantify this operation, the canonical switching module of the converter is used for illustration. In its most general form, the canonical switch model shown in Fig. 2.1a is composed of a single pole, and two throws. A voltage source V_t is placed across the throws, and a current source I_r is connected between the pole and a single throw. The operation of the three-terminal switch prevents an open-circuit of the current source, and the short-circuit of the voltage source. The operation of the three-terminal switch can also be implemented with two complimentary operated two-terminal switches, as shown in Fig. 2.1b. For purposes of this analysis, we ignore the details of the switching transitions, including means providing zero-voltage switching in the actual converter.

The modulation of power between the current and voltage sources is determined by the values of these sources, and the function Q controlling the switch operation. The current in this switching module represents the resonant current through the converter, and the voltage source as one of the terminal voltages (e.g. cycloconverter or buffer-block), which can be written as




Figure 2.1: The standard switching module implemented with (a) a canonical single-pole-dual-throw switch, and (b) two complimentary single-pole-single-throw switches.

$$i_r(t) = I_r \sin(\omega_{sw} t), \quad (2.1)$$

$$v_t(t) = V_t. \quad (2.2)$$

The control of the switch, and its influence on operating waveforms, is most easily illustrated by waveforms in Fig. 2.2. The operation can be considered from the perspective of either the current or voltage source. During the time in which Q is on, the current source has a voltage V_t applied across it, with the voltage being otherwise zero; when Q is on, the voltage source is fed by a current $i_r(t)$, with the current being otherwise zero.

When average transfer of power *from* the current source can over a switching cycle be written as

$$P_r = \frac{1}{T_{sw}} \int_0^{T_{sw}} v_r(t)i_r(t)dt, \quad (2.3)$$

where the current $i_r(t)$ is defined to be sinusoidal in (2.1), and the voltage $v_r(t)$ is the product of $v_t(t)$ with the switching function $Q(t)$. The switching function for the module




Figure 2.2: The relationship between the series-path current and switching function determines the transfer of energy through the converter.

(as illustrated in Fig. 2.2) can be written with the conditional assignment

$$Q(t) = \begin{cases} 1, & \text{if } \frac{\omega_{\text{sw}}t}{2\pi} \in \left[\theta - \frac{\delta}{2}, \theta + \frac{\delta}{2}\right] \\ 0, & \text{else} \end{cases}, \quad (2.4)$$

and effectively provides a windowing effect. The above definitions can be used to find the cycle-averaged power transfer of (2.3) to be

$$P_r = \frac{V_t I_r}{2\pi} \int_{\theta - \frac{\delta}{2}}^{\theta + \frac{\delta}{2}} \sin(\omega_{\text{sw}} t) d\omega_{\text{sw}} t \quad (2.5)$$

$$P_r = \frac{V_t I_r}{\pi} \sin(\delta/2) \cos(\theta), \quad (2.6)$$

given the parameters δ and θ , expressed in (switching cycle) radians, that are the direct results of chosen switching function $Q(t)$.




Figure 2.3: Power transfer relationship for voltage phase-shift (θ), and pulse width (δ).

To visualize the power transfer of (2.6), Fig. 2.3 illustrates the normalized power transfer for the phase space of $\{\theta, \delta\} \in [-\pi, \pi]$, given $V_t > 0$. The result is symmetric along both $\theta = 0$ and $\delta = \pi$, providing multiple solutions for a given power transfer, if the set is not constrained further.

To address the continuum of parameter combinations, two specific switch modulation cases are considered: phase-shift modulation, and pulse-width modulation. The basis for the phase-shift modulation is to maintain a fixed pulse width, δ , and shift the phase of the switching function, θ , relative to the resonant current. Alternatively, in the pulse-width modulation (PWM) method, the pulse width, δ , is controlled such that the high side switch remains on for the duration required to obtain the required energy transfer at a chosen θ . In both cases, the turn-on and turn-off transitions for all devices can be selected such that they occur under zero-voltage conditions. The selection process is explored further in

Section 2.5.

The primary side full-bridge inverter is controlled by phase-shifting the two halves of the canonical switching modules in opposing directions relative to a reference, with each operating at a fixed one-half duty cycle. This phase shift is what controls the pulse width, seen at the output as a differential waveform. The average power transfer over a switching cycle can be found, using the same method in (2.3), to be

$$P_r = 2 \frac{V_t I_r}{\pi} \sin(\delta/4) \cos(\theta), \quad (2.7)$$

where δ denotes the pulse width, and the phase θ denotes the difference in phase between the output voltage waveform and the series resonant current, expressed in (switching cycle) radians.

2.2.2 Equivalent Impedance

The input impedance of the canonical switching module, as shown in Fig. 2.1, is important in the design of the converter, particularly the full-bridge inverter and transformation stage. The combination of the buffer-block and cycloconverter act as an effective load during the converter operation, and understanding how this load changes over time, or through changes in the control parameters, can significantly influence the implementation.

With the resonant current waveform $i_r(t)$ defined as a sinusoid in (2.1), the fundamental component of $v_r(t)$ can be used to calculate the effective input impedance of the switching block at the operating frequency ω_{sw} . Using phasors, $i_r(t)$ and $v_r(t)$ can be written (with the $e^{j\omega_{sw}t}$ factor omitted) as




Figure 2.4: The input impedance notation of the canonical switching module.

$$\bar{I}_r = I_r \quad (2.8)$$

$$\bar{V}_r = V_t \frac{2}{\pi} \sin(\delta/2) e^{j\theta}. \quad (2.9)$$

The impedance driven by the current source, as shown in Fig. 2.4, is written simply as

$$Z_r = \frac{\bar{V}_r}{\bar{I}_r} \quad (2.10)$$

$$Z_r = \frac{V_t}{I_r} \frac{2}{\pi} \sin(\delta/2) e^{j\theta}. \quad (2.11)$$

This result indicates that the canonical switching module can present a variable magnitude complex load based on the selection of control variables δ and θ .

Use of the current and voltage phasors in (2.8) and (2.9) can also be used to calculate the power transfer from the current source, yielding

$$P_r = \frac{1}{2} \operatorname{Re} \left\{ I_r V_t \frac{2}{\pi} \sin(\delta/2) e^{j\theta} \right\} \quad (2.12)$$

$$P_r = \frac{V_t I_r}{\pi} \sin(\delta/2) \operatorname{Re} \left\{ e^{j\theta} \right\} \quad (2.13)$$

$$P_r = \frac{V_t I_r}{\pi} \sin(\delta/2) \cos(\theta), \quad (2.14)$$

which matches the result found in (2.6).

2.2.3 Time-Dependent Analysis

The calculation of the time-averaged power transfer and effective load impedances in are useful for understanding the steady-state operation and driving requirements for the canonical module. However, the operation over time scales much longer than the switching period are also of interest, particularly when a sinusoidal (e.g. grid) voltage is present, or when power transfer requirements vary.

Provided that the rate at which the control variables and circuit parameters change allows them to be considered constant over the switching cycle, then the solution for the time-averaged power in (2.14) can directly augmented to make the expression time dependent

$$P(t) = \frac{V_t(t) I_r(t)}{\pi} \sin(\delta(t)/2) \cos(\theta(t)). \quad (2.15)$$

This same time dependence can be associated with other derivations, such as modeling the time dependent input impedance as

$$Z_r(t) = \frac{V_t(t)}{I_r(t)} \frac{2}{\pi} \sin(\delta(t)/2) e^{j\theta(t)}. \quad (2.16)$$

This simple extension to create time-dependent relationships is due to the use of time-averaged quantities over a switching cycle, eliminating the need for the switching details similar to time-dependent (dynamic) phasor methods [1].

One specific case of interest for the time-varying parameters is when a sinusoidal voltage source is present and a proportional current is desired, as is the case for single-phase power generation. This situation can be described by

$$V_t(t) = V_t \sin(\omega_l t) \quad (2.17)$$

$$I_t(t) = I_t \sin(\omega_l t) \quad (2.18)$$

$$P_t(t) = V_t \sin(\omega_l t) I_t \sin(\omega_l t), \quad (2.19)$$

where ω_l is the angular frequency of the waveforms (e.g., the line voltage angular frequency, such as $2\pi 60 \text{ Hz}$). If the above desired terminal power transfer $P_t(t)$ is equated to time-averaged result in (2.15),

$$V_t \sin(\omega_l t) I_t \sin(\omega_l t) = \frac{V_t \sin(\omega_l t) I_r(t)}{\pi} \sin(\delta(t)/2) \cos(\theta(t)) \quad (2.20)$$

$$I_t \sin(\omega_l t) = \frac{I_r(t)}{\pi} \sin(\delta(t)/2) \cos(\theta(t)) \quad (2.21)$$

an equivalency stating that the terminal current in (2.18) can be defined as a function of

the resonant current, $I_r(t)$, and the switching function parameters, $\theta(t)$ and $\delta(t)$. From this relationship, it is clear that there exists a minimum resonant current for which the expression remains true, and is at its lowest when the switching function pulse width is half of the period ($\delta = \pi$) and in phase with the resonant current ($\theta = 0$)

$$I_r(t) = \frac{\pi I_t \sin(\omega_l t)}{\sin(\delta(t)/2) \cos(\theta(t))} \quad (2.22)$$

$$I_r(t)_{\min} = \pi I_t \sin(\omega_l t). \quad (2.23)$$

2.2.4 Resonant-Current Envelope

The minimum resonant current magnitude defined in (2.23) from the previous section is valid for the single terminal constraint considered. If the power transfer constraints for both the cycloconverter and buffer block are defined as

$$P_C(t) = 2P_{avg} \sin^2(\omega_l t) \quad (2.24)$$

$$P_B(t) = P_{avg} \cos(2\omega_l t), \quad (2.25)$$

respectively, each will have its own time-dependent current required for operation. When both requirements are combined, a minimum current-magnitude envelope can be found that will satisfy both blocks' simultaneously. If the same process is followed which led to the result in (2.23), the resonant current required for each can be defined as

$$I_r(t)_C = \frac{\pi I_C \sin(\omega_l t)}{\sin(\delta_C(t)/2) \cos(\theta_C(t))} \quad (2.26)$$

$$I_r(t)_B = \frac{\pi I_B \cos(2\omega_l t)}{\sin(\delta_B(t)/2) \cos(\theta_B(t))}, \quad (2.27)$$

and the minimum resonant current defined to be

$$I_r(t)_{C,\min} = \pi I_C \sin(\omega_l t) \quad (2.28)$$

$$I_r(t)_{B,\min} = \pi I_B \cos(2\omega_l t), \quad (2.29)$$

where I_B and I_C are magnitudes of the buffer and cycloconverter terminal currents. An example of these constraints applied when $I_B=I_C$, can be seen in Fig. 2.5, which plots both blocks' minimum current magnitude, and the resulting envelope over a half-line cycle. Other envelopes magnitudes or shapes can be used, provided they are greater than the minimum. One such envelope to be considered is one with simply a constant magnitude maintained over the line cycle; the value being the maximum value of the minimum-current envelope.

The choice of current envelope has implications on the resulting control parameters for each block. If a phase-shift control is implemented (constant duty-cycle $\delta=\pi$), the expressions for the required resonant current in (2.26) and (2.27) can be expressed in terms of their phase shift solutions




Figure 2.5: The minimum resonant current magnitude requires for the buffer-block and line-connected cycloconverter are illustrated, with the bold line representing the combined minimum-current envelope.

$$\theta_C(t) = \pm \cos^{-1} \left(\frac{\pi I_C \sin(\omega_l t)}{I_r(t)} \right) \quad (2.30)$$

$$\theta_B(t) = \pm \cos^{-1} \left(\frac{\pi I_B \cos(2\omega_l t)}{I_r(t)} \right) \quad (2.31)$$

where each are connected by the same resonant current $I_r(t)$. With a constant current envelope, and $I_B=I_C$ (the two clocks B and C in electrical series, and thus having the same current), the resonant current is defined to be $I_r(t)=\pi I_C$. The solutions for the angles can then be evaluated to be

$$\theta_C(t) = \pm \cos^{-1} (\sin(\omega_l t)) \quad (2.32)$$

$$\theta_B(t) = \pm \cos^{-1} (\cos(2\omega_l t)) \quad (2.33)$$

These phase expressions result in two valid solutions for each of the angles. This is a byproduct of the even nature of the cosine function, and allows the choice to be made by an external constraint or preference (in this case, a desire for ZVS switching conditions). Additionally, the solutions are left in an unreduced state, as to avoid the need for multipart expressions.

The solution for the minimum current phase angles must be presented over multiple domains, corresponding to those of the minimum current envelope in Fig. 2.5. Over those domains, the block which defines the minimum current will maintain a constant phase relative to the current, while the other will vary in a non-linear manner. This can be expressed multipart form by

$$\theta_C(t) = \begin{cases} \pm \cos^{-1} \left(\frac{\pi I_C \sin(\omega_l t)}{I_B \cos(2\omega_l t)} \right) & \text{if } \omega_l t \in \left\{ \left[0, \frac{\pi}{6} \right], \left[\frac{5\pi}{6}, \pi \right] \right\}, \\ \pm \cos^{-1}(1), & \text{if } \omega_l t \in \left[\frac{\pi}{6}, \frac{5\pi}{6} \right] \end{cases}, \quad (2.34)$$

$$\theta_B(t) = \begin{cases} \pm \cos^{-1}(1), & \text{if } \omega_l t \in \left\{ \left[0, \frac{\pi}{6} \right], \left[\frac{5\pi}{6}, \pi \right] \right\}, \\ \pm \cos^{-1} \left(\frac{\pi I_B \cos(2\omega_l t)}{I_C \sin(\omega_l t)} \right) & \text{if } \omega_l t \in \left[\frac{\pi}{6}, \frac{5\pi}{6} \right] \end{cases}. \quad (2.35)$$

where the results of these solutions are plotted over a half-line cycle in Fig. 2.6 for both angles, and both the constant and minimum current envelopes.

Additionally, an evaluation of the differences between the minimum and constant envelope examples is apparent when the load impedance of the buffer-block and cycloconverter combination are considered. The impedance for the constant- and minimum-current profiles are evaluated and shown in Fig. 2.7, using the control variables found in (2.26), (2.33), (2.34), and (2.35).




Figure 2.6: the phase relationships for the cycloconverter and buffer blocks when operated in phase-shift modulation.

The lower reactive impedance for the minimum current envelope can be understood from the length of time the blocks' phase deviates from the current reference angle (0 or π). Minimum current always maintains one block in phase, while the constant current method is only in phase at three points over the cycle, increasing reactance. The variation of impedance over a line cycle has a direct effect on the design challenges for the full-bridge inverter and transformation network — large impedance variations reduce the opportunity for optimization, and can ultimately limit the useful operating range of the converter.

2.2.5 Transformation Stage Design

The purpose of the transformation stage is to take the effective load presented by the cycloconverter and buffer block and *transform* it to an impedance appropriate for the primary side driving circuit (e.g. a full bridge inverter). For a bridge converter to achieve zero-voltage switching transitions, the load it drives must appear inductive, or equivalently, present a positive reactive impedance. Additionally, the magnitude of the impedance must




Figure 2.7: The normalized complex impedance of the buffer-block and cycloconverter are shown to vary over a line cycle based on the constant- or minimum-current drive method. Both the (a) magnitude/phase and (b) real/reactive relationships are presented.

be such that the driving circuit can deliver the required power, or synthesize the appropriate waveforms.

The reactance presented by the cycloconverter and buffer-block combination, as illustrated in Fig. 2.8a, is capacitive. To offset this negative reactance, a series inductance is used to compensate, but this also acts to influence the overall impedance magnitude, as seen in Fig. 2.8b. In this case, the peak magnitude remains the same, however the pattern over the line cycle has changed substantially. If the magnitude of the compensated load impedance is not appropriate for the driving circuit, which is likely the case for an input voltage much lower than the output voltage, a transformer with an appropriate winding ratio may be required to match the two circuits.




Figure 2.8: The normalized load impedance presented to the full-bridge inverter by (a) the buffer-block, and cycloconverter stages, and (b) including the series-resonant tank. Without the inductance of the resonant tank, the reactance presented to the inverter prevents zero-voltage switching.

2.3 Control Parameter Solutions

The development of the control parameters in the previous section found phasor analysis to be an effective modeling tool. This is further developed and applied to model the full converter by approximating each switching block as a complex voltage source, and the transformation stage lumped into a single complex impedance $z_T=R+jX_T$. Fig. 2.9b illustrates the new equivalent circuit of the converter, where each block has been replaced by its phasor equivalent.

If the resonant current is defined in terms of the circuit voltages and tank impedance, then

$$\bar{I} = \frac{1}{Z_T e^{j\theta_Z}} \left(V_A e^{j\theta_A} + V_B e^{j\theta_B} + V_C e^{j\theta_C} \right), \quad (2.36)$$

and the power transfer through the source k is




Figure 2.9: The series buffer-block converter schematic in (a) is approximated using phasors (at the switching frequency) in (b). Each switching block is approximated by a sinusoidal source, and a complex impedance in place of the transformation stage.

$$\begin{aligned} P_k &= \frac{1}{2} \operatorname{Re} \{ \bar{V}_k \bar{I}^* \} \\ P_k &= \frac{1}{2} \operatorname{Re} \left\{ V_k e^{j\theta_k} \frac{(V_A e^{-j\theta_A} + V_B e^{-j\theta_B} + V_C e^{-j\theta_C})}{(Z e^{-j\theta_Z})} \right\}. \end{aligned} \quad (2.37)$$

In this formulation, it is clear that the voltage of each block influences both the magnitude and phase of the current, and this results in a coupled non-linear system of equations for power modulation as well.

The difficulty in applying classical feedback techniques to this type of relationship is greatly increased due to the number of control variables to the system and the lack of independence to the desired outputs. Therefore an open-loop strategy is initially pursued to precompute the control parameters needed obtain desired converter responses. This table of input-output relationships can then be used to compensate the system, which could then permit classical control methods to be implemented.

Calculating the power transfer for a single source, as defined by (2.37), requires seven parameters: the switching frequency and three magnitude/phase pairs for the voltage sources. However, the magnitude of the sources, as defined in (2.9), is itself dependent on two variables: the terminal voltage V_k , and the switching pulse width δ_k . This yields a total of ten variables.

The desired outputs of the converter, the power transfer through each source, are defined by




Figure 2.10: A multiple-input multiple-output model for the converter control.

$$P_A = -P_{avg} \quad (2.38)$$

$$P_B = P_{avg} \cos(2\omega_l t) \quad (2.39)$$

$$P_C = P_{avg}(1 - \cos(2\omega_l t)), \quad (2.40)$$

which only contain two independent constraints.

The remaining set of eight unconstrained variables can be reduced by defining the terminal voltages as pseudo-static external constraints, and by selecting θ_A as the reference phase for all angles. The remaining number of unknowns is reduced to six: the switching frequency f_{sw} , the two remaining phase shifts (θ_B, θ_C), the three duty cycles ($\delta_A, \delta_B, \delta_C$). The system control block for the converter model is shown in Fig. 2.10, where the control variables, externally applied constraints, and the desired outputs are grouped and enumerated.

Of these six remaining control parameters, only the switching frequency f_{sw} and full-bridge pulse-width δ_A are unrestricted by the choice of the power modulation methods in




Figure 2.11: Contour plots for the valid solution sets of two power transfer constraints over the (θ_B, θ_C) phase space. The intersection of the two contours yields a set of solutions that meet both of these requirements.

Section 2.2. The bounds placed on these variables also have physical implication on the implementation of the high-frequency inverter and transformation stages, and therefore they are chosen to remain independent. As for the four remaining control variables in the cycloconverter and buffer blocks, their use is dependent on the power modulation method chosen. Phase-shift modulation holds the values δ_B and δ_C constant, but the pulse-width modulation requires both δ and θ of each block if ZVS is to be maintained. For this reason, the phase-shift modulation is selected, leaving θ_B and θ_C as dependent variables (e.g. the unknowns), for which solutions are sought.

In determining solutions for the unknown control angles, each power transfer constraint from (2.37) is considered separately. This requires supplying values for the four external constraints, (V_A, V_B, V_C, P_{avg}) , two independent control values (f_{sw}, δ_A) , and desired output powers for the source of interest. To calculate a valid set of phase solutions for each source, a simple brute-force map of the solution-space (θ_B, θ_C) is performed, determining the resulting power transfer at each point; the locus of solutions provides a valid set for the single power




Figure 2.12: A map of valid solutions for varying combinations of switching frequency and full-bridge inverter duty-ratio. The smaller blue points indicate low resonant current magnitude, with larger red dots indicating larger currents. (Calculated for $P_{avg}=100\text{ W}$, $V_{buf}=170\text{ V}$, $V_{PV}=32\text{ V}$, $V_{line}=0\text{ V}$, given the converter matching the specifications in Table 3.2.)

transfer constraint. A valid solution is then found for each independent power transfer, and the intersection of these sets provides a new set representing solutions that meet the full set of constraints.

To visualize the valid-set intersections, Fig. 2.11 presents two contours in the phase-space that corresponds to P_{PV} and P_{Line} valid sets. In this example, the intersection results in two solutions, although other numbers of solutions may exist for different operating points. If the two sets do not intersect, then there is no solution for the inputs to the system, given the power transfer requirements.

With a procedure in place for finding the unknown phase angles, it is repeated for additional combinations of the independent control variables, f_{sw} and δ_A , until a map of solutions emerges. An example is shown in Fig. 2.12, which has been limited to include only solutions that provide zero-voltage switching transitions for all switching devices. A




Figure 2.13: Multiple solution maps created to cover the ranges of applied terminal voltages, and the constraints of desired power transfer constraints among the three ports, results in a multidimensional space of valid converter operating parameters.

number of the (f_{sw}, δ_A) points contain two valid solutions, each with a different (θ_B, θ_C) pair, and consequently different resonant current magnitudes. The large blue dots indicate the lowest resonant current magnitude relative to the small red points which are the largest.

The solution map presented is valid for the single operating condition defined by the applied terminal voltages and power transfer constraints, and therefore the process must be repeated for each operating condition of interest. The additional mappings required for changes in the applied external constraints significantly increases the size of the solution space that needs to be searched, particularly if a fine granularity is desired. Fig. 2.13 illustrates the additional dimensions created by varying V_{line} , V_{PV} , and P_{avg} .

2.4 Waveform Prediction

Up to this point, evaluation of the converter has relied on the sinusoidal approximation of waveforms, particularly for the resonant current. While this allows for the system to be described symbolically, it clearly lacks the higher order harmonics that are generated by the square-wave voltage excitations from the individual blocks' switching. These details are

critical to evaluating the fitness of a solution, such as for ZVS detection, resonant current harmonic analysis, and even accurate power transfer calculations.

Existing software packages, such as SPICE, piecewise-linear solvers (e.g. NL5, PLECS), and Mathworks' Simulink, are effective at modeling detailed behavior of circuits and systems, however, they must start from an initial condition and then converge to the steady-state solution. The alternative method implemented here is to directly solve for the steady-state operating waveforms, given ideal switches and linear passive components. A finite difference description of the system state equations is constructed, and periodic boundary conditions are applied

To start, a set of differential equations is constructed to describe the state variables of the system. The series connected topology of the circuit requires only a single equation describing the sum of voltages around its loop. This can be expressed in time domain form by

$$0 = v_T(t) + \underbrace{L \frac{di(t)}{dt}}_{v_L(t)} + \underbrace{Ri(t)}_{v_R(t)} + \underbrace{\frac{1}{C} \int_0^t i(t) dt}_{v_C(t)}, \quad (2.41)$$

where $v_T(t)$ is the superposition of the switching waveforms from the full-bridge, buffer, and cycloconverter. This result is rewritten into a fully differential form,

$$0 = \frac{dv_T(t)}{dt} + L \frac{d^2i(t)}{dt^2} + R \frac{di(t)}{dt} + \frac{1}{C} i(t), \quad (2.42)$$

and directly converted to the difference equation

$$0 = \frac{v_T[n] - v_T[n-1]}{\Delta t} + L \frac{i[n] - 2i[n-1] + i[n-2]}{\Delta t^2} + R \frac{i[n] - i[n-1]}{\Delta t} + \frac{1}{C} i[n], \quad (2.43)$$

where Δt is defined as the step size for which the difference equation will be solved; equivalently, $\Delta t = T_{sw}/N$ where T_{sw} is the switching period and N is the number of samples over the switching period. The periodic boundary condition is implemented such that $i[-k] = i[N - k]$ for $k < N$. Expanding (2.43) for each step n results in a set of equations that can be represented in matrix form as $\mathbf{A}x = b$, and solved as a standard set of linear equations []. The construction of the full \mathbf{A} matrix is illustrated as the sum of its constituent parts

$$\mathbf{A} = \underbrace{\begin{bmatrix} -2 & 1 & & & 1 \\ 1 & -2 & \ddots & & \\ & \ddots & \ddots & 1 & \\ & & 1 & -2 & 1 \\ 1 & & 1 & -2 \end{bmatrix}}_{\frac{dv_L(t)}{dt}} + \underbrace{\begin{bmatrix} -1 & 1 & & & \\ & -1 & 1 & & \\ & & \ddots & \ddots & \\ & & & -1 & 1 \\ 1 & & & & -1 \end{bmatrix}}_{\frac{dv_R(t)}{dt}} + \underbrace{\begin{bmatrix} 1 & & & & \\ & 1 & & & \\ & & \ddots & & \\ & & & 1 & \\ & & & & 1 \end{bmatrix}}_{\frac{dv_C(t)}{dt}},$$

and the vectors b and x constructed as

$$b = \underbrace{\begin{bmatrix} v[1] - v[0] \\ v[2] - v[1] \\ \vdots \\ v[N-1] - v[N-2] \\ v[0] - v[N-1] \end{bmatrix}}_{\frac{dv_T(t)}{dt}} \frac{1}{\Delta t} \quad x = \underbrace{\begin{bmatrix} i[0] \\ i[1] \\ \vdots \\ i[N-2] \\ i[N-1] \end{bmatrix}}_{i(t)}.$$

In addition, the system must constrain the resonant current to have a zero dc component, which can be implemented by

$$\sum_{t=0}^{N-1} i[n] = 0. \quad (2.44)$$

This constraint can be enforced by subtracting the mean of the resulting current once a solution is found, or by modifying the system that has been formulated. To modify the system of equations, the matrix \mathbf{A} and vectors b and x are rewritten in terms of their original construction

$$\mathbf{A} = \begin{bmatrix} [\mathbf{A}] & & 1 \\ & \vdots & \\ & & 1 \\ 1 & \dots & 1 & 0 \end{bmatrix}, \quad b = \begin{bmatrix} [v] \\ 0 \end{bmatrix}, \quad x = \begin{bmatrix} [i] \\ i_{dc} \end{bmatrix},$$

then the solution for the resonant current can then be found by solving for the vector x .

This approach is very efficient for fine time discretizations, as the formulation creates




Figure 2.14: A comparison of the calculated finite-difference waveform solution and measured in-circuit waveforms for a converter matching the specifications in Table 3.2 (operating with $P_{avg}=200$ W, $V_{buf}=170$ V, $V_{PV}=32$ V, $V_{line}=240$ V, $\delta_B=\delta_C=\pi$, $\delta_A=4\pi/5$, $f_{sw}=180$ kHz, $\theta_B=\pi/2$, $\theta_C=-\pi/2$).

banded sparse matrices, which have highly optimized solvers. The performance has been observed to provide a *significant* performance improvement for obtaining the steady-state operation for this converter, while providing sufficiently accurate solutions. An example showing the efficacy of a solution found using this method is shown in Fig. 2.14, where the components of the imposed voltage, $v_T(t)$, and calculated current, $i(t)$, are overlaid on in-circuit measured waveforms. Appendix B contains the code used to implement this finite difference solution method.

2.5 Refining Parameter Selection

In the preceding sections, tools to calculate the converter control parameters, and evaluate them accurately in the time-domain, have been presented. It can be inferred from Fig. 2.12,

based on resonant current magnitude alone, that most solutions generated are not necessarily desirable. Ideally, this allows an objective function to be written to rank the desirability of each solution (e.g. based on the lowest power loss) for a given set of constraints, with only a small subset that are likely to be of practical interest. Even if the number of solutions for a given map are substantially reduced, they may all be nearly equivalent, and the difference between them below the accuracy of the models used.

The goal is to limit the feasible operating point solutions to reduce the complexity of real-time operation. By selecting a single element from each solution map in Fig. 2.13, the dimensionality of the solution space is greatly reduced, and the relationship of operating conditions and corresponding operating parameters can be investigated in a tractable manner. Even if an objective function can be composed, based on the steady-state converter operation, there are additional factors to consider when evaluating the fitness of the solutions.

2.5.1 Path Definition

In the dynamic behavior of the converter, as its external constraints evolve, the *smoothness* of changes between adjacent solutions in the neighboring maps can impact stability and performance. For example, if the external constraints P_{avg} , V_{PV} , and V_{buf} are fixed, and the only dimension with adjacency is along V_{line} , the solutions along the steps of discretized line voltage should avoid sharp transitions in each of the control variables (e.g. f_{sw} , δ_A , θ_B , θ_C , δ_B , δ_C). A *cost* value can be assigned to each step, where the lowest cost path should be the most preferred.

Fig. 2.15 attempts to illustrate that at each step, a number of possible operating parameter solutions exist, and that a step can be made to any of the solutions in the next step in the sequence. As the number of steps increases, or the number of solutions at each step, the




Figure 2.15: The permutations of path selections along the discretized path of an external constraint.

total number of possible paths grows exponentially. To compare the desirability of possible paths, the cost associated with each step is defined as a measure of the change in each of the operating parameter solutions. These changes are then weighted and combined to form a single cost value for the transition.

To normalize the operating parameter changes, the change in each variable (f_{sw} , δ_A , θ_B , θ_C , δ_B , δ_C) is reduced down to a difference in phase. The greater the change in phase, the greater the step disturbance. These changes can be expressed as

$$k_f = f_{sw_1}/f_{sw_2} \quad (2.45)$$

$$\Delta_{f_{sw}} = 2\pi(1 - k_f) \quad (2.46)$$

$$\Delta_{\delta_A} = 2\pi[(1 - \delta_{A_1}) - (1 - \delta_{A_2})k_f] \quad (2.47)$$

$$\Delta_{\delta_B} = 2\pi[(1 - \delta_{B_1}) - (1 - \delta_{B_2})k_f] \quad (2.48)$$

$$\Delta_{\delta_C} = 2\pi[(1 - \delta_{C_1}) - (1 - \delta_{C_2})k_f] \quad (2.49)$$

$$\Delta_{\theta_B} = \theta_{B_1} - \theta_{B_2}k_f \quad (2.50)$$

and their differences then combined into a single cost function. A number of cost functions can be imagined, particularly if the variation in one parameter is more or less influential than others. A simple implementation is the 2-norm,

$$\text{Cost} = \sqrt{|\Delta_{f_{sw}}|^2 + |\Delta_{\delta_A}|^2 + |\Delta_{\delta_B}|^2 + |\Delta_{\delta_C}|^2 + |\Delta_{\theta_B}|^2 + |\Delta_{\theta_C}|^2}, \quad (2.51)$$

which is a reasonably appropriate choice, as this is effectively a vector norm applied across the dimensions of Δ .

2.5.2 Path Finding

If the search for the lowest cost path is approached by direct evaluation of each unique path, a total of N^k paths must be evaluated, if there are k steps along the path and N choices at each step. This brute-force method is functional, however extremely intensive for even few steps and choices. A number of formalized algorithms exist that provide elegant methods to evaluate the path-finding problem, most under the guise of network theory [1].

Two provable algorithms for finding the lowest-cost path in a graph are Dijkstra and A* (A-star). At the heart of the algorithms is the ability to prune sub-graphs from the search space as lower cost paths are discovered. The graph traversal problem posed here is quite simplistic and well defined in scope when compared to traditional applications in vehicular route planning. To evaluate the use of path finding for determining the trajectory through the operating points, the external constraints were held constant except for V_{line} , which was broken into 100 equally spaced voltage steps. At each of these steps, a solution map was created, as described in Section 2.3.

The initial graph construction involved selecting the 50 solutions with the lowest resonant




Figure 2.16: The step-costs associated with the path in Fig. 2.17, clearly illustrating the sharp transitions of the associated path, found by Dijkstra, to the increased step costs between 150–200 V.

current magnitude, a set with less than 2% difference at each step. The resulting path-cost through the parameter space, generated by the Dijkstra algorithm, is shown in Fig. 2.16. Unfortunately, the resulting path contains sharp transitions between 150–200 V, which can be seen in the path as overlaid on the parameter space in Fig. 2.16.

To improve upon the generated path, a slightly modified operating point selection method is employed. Instead of limiting the number of solutions per step to a fixed number, additional solutions are added to each step in proportion to the path cost leading into or out of that step. This process is performed iteratively, until either the path cost reaches its minimum or a predetermined level. Figs. 2.19 and 2.18 illustrate the resulting path and its cost progression for the improved solution. This new solution greatly improves the smoothness of the resulting path, however, portions of the path have increased resonant current magnitudes (thus power losses) than the original; incorporating the operating-point solution objective-function into the step-cost function can be used to weigh these trade-offs.




Figure 2.17: The path generated for operation over a line-cycle, with the 50 lowest resonant current magnitude solutions at each point. The path solution exhibits sharp transitions in all variables near $V_{line} = 170$ V.




Figure 2.18: The step costs associated with the path in Fig. 2.19, illustrating the uniform and low cost steps found by the Dijkstra algorithm.




Figure 2.19: The path generated for operation over a line-cycle, with a relaxed resonant current magnitude requirement compared with Fig. 2.17. The path solution eliminates the previous sharp transitions.

Prototype Design and Verification

3.1 Introduction

This chapter illustrates the performance and functionality of the series connected buffer-block topology described in this thesis. The control and design methodology presented in Chapter 2 is applied to an operational prototype, and the efficacy of the series buffer block converter is shown.

First, the target design constraints are presented for the prototype, as well as the high-level circuit design and implementation. Secondly, the testing methods employed, for both static and dynamic operation, are described along side the results from their measurements.

3.2 Reference Implementation

The target implementation for the prototype platform is for an input from a single 72-cell 200 W photovoltaic module, and an output to a single-phase 240 V_{ac} residential service. The operating requirements for the inverter are outlined in Table 3.1.

The prototype implementation considered in this chapter can be seen in Fig. 3.1, the FPGA and microcontroller control boards (not shown) are presented in Appendix C along with their associated code. The PCB is fabricated on FR4 with four 1 oz. copper layers, and

Table 3.1: Prototype converter target requirements.

Parameter	Value	
Input Voltage	25–40	V _{DC}
Output Voltage	240 ± 10%	V _{AC}
Input Power	0–200	W
Line Frequency	50–60	Hz

has outer dimensions of 7 inches by 4 inches. The PCB artwork and bill-of-materials can be found in Appendix A.

3.2.1 Converter Design

The converter's central design follows directly on the circuit topology shown in Fig. 3.2 (originally presented in Chapter 3). Each of the three active blocks contains additional supporting hardware such as gate-drives, communication hardware, power supplies, and protection circuits which are not shown in the figure. The three blocks' gate drive power and digital signals are each independently isolated, then connected externally to a common voltage source and digital-control development board. This provides added flexibility and safety to the circuit while under test. A full list of the converter components, and detailed schematic are located in Appendix A; a abridged listing of the primary circuit components and operating parameters is found in Table 3.2.

The design of the transformer is one key element that benefits from the presence and operation of the buffer-block; the turns ratio and secondary side volt-seconds are both reduced. In a directly comparable topology [1], implemented without the use of the series buffer, a turns ratio of 1:7.5 (of an ideal minimum 1:6.8) was used, while the implementation here uses a 1:5.0 ratio, with a lower limit below 1:4.8, depending on the switching modulation and current drive method selected.

The transformation stage design closely ties the impedance of the series-resonant tank




Figure 3.1: Photograph of the proof-of-concept implementation for the series buffer-block topology, not including measurement probes and digital control board.




Figure 3.2: Power-stage circuit topology for the prototype evaluated in this chapter.

Prototype Design and Verification

Table 3.2: Operating range and Component listing for proof-of-concept converter implementation. The resonant component values are listed as the values measured in-circuit.

Parameter	Value	
Switching Frequency	100–500	kHz
Buffer Voltage	170	V _{DC}
Buffer Capacitance	141	μF
Resonant Inductor	6.44 ¹	μH
Resonant Capacitance	0.60 ²	μF
Transformer	1:5 ³	
Full-bridge MOSFETs ⁴	60	V
	8.0	mΩ
Cycloconverter and Buffer-block MOSFETs ⁵	650	V
	299	mΩ

¹ Resonant Inductor — 9 turns, 325 strand 38 AWG litz; RM14-3F3 core, 3.8 mm center-post gap.

² Resonant Capacitors — 6 Murata 0.1 μF 50 V C0G, part number GCM31C5C1H104JA16L.

³ Transformer — Primary: 5 turns, 300 strand 40 AWG litz; Secondary: 25 turns, 100 strand 40 AWG litz; RM14-3F3 core, ungapped. Leakage Inductance (Primary): 0.288 μH, Magnetizing Inductance (Primary): 154.5 μH, Parallel Capacitance (Secondary): 23.9 pF.

⁴ NXP part number: PSMN8R5-60YS

⁵ STMicroelectronics part number: STD16N65M5

with the transformer turns ratio. The resonant inductor value was selected such that the full-bridge was presented with a low enough impedance to meet the highest power transfer requirement at the lowest input voltage, while also providing enough inductive energy to provide ZVS transitions at low loads. The transformer turns ratio was the selected to ensure voltage matching between the transformation stage and buffer/cycloconverter stages, as is detailed in Section 2.2.5.

The resonant inductance of the circuit includes both the discrete inductor and the leakage inductance of the transformer, totaling 6.76 μH. The resonant capacitance was selected such that its impedance was less than half of the impedance of inductance at the minimum frequency range (100 kHz). This resulted in a value of 0.6 μF, and placed the resonant frequency at 79 kHz.

3.3 Testing Methodology

Table 3.3: The power level and weighting values to calculate the CEC efficiency result.

Normalized Power	1.0	0.75	0.50	0.30	0.20	0.10
Weighting Factor	0.05	0.53	0.21	0.12	0.05	0.04

In determining the control parameters for the prototype converter, the direct search method outlined in Section 2.3 was implemented, including the path-finding methods defined in Section 2.5.

3.3 Testing Methodology

Efficiency for an inverter can be defined as power-out divided by power-in. The inverter efficiency will vary with ambient temperature, DC input voltage, and the average power delivery. As a result, defining inverter efficiency leaves a large space for interpretation. The California Energy Commission has created a “weighted” inverter test procedure [] in an attempt to distill these variations into a single number. This weighted inverter efficiency is known as the CEC inverter efficiency, which the parameters are shown in Table 3.3.

3.3.1 Static Measurements

To evaluate specifically defined operating conditions, such as discrete points over the line cycle, requires steady-state dc-dc operation. In this case, all three ports of the converter will be either sourcing or sinking power for the converter, therefore each block (including the buffer) are connected to a dc power supply having a parallel-connected ballast resistance, and series connected common-mode choke as shown in Fig. 3.3.

The three power supplies and associated ballast resistance used for the PV, Line, and Buffer are: KLP-150-16-1.2k with 50Ω , KLP-300-8-1.2k with 100Ω , and a KLP-600-4-1.2k with 250Ω respectively. The ballast resistance for each power supply is implemented




Figure 3.3: Illustration of the static dc-dc measurement setup. Each of the three ports must be supplied and measured, as the buffer-block will either continuously sink or source power at a single operating point.

using three parallel resistors with ratios of 1:2:2 which can be connected in combinations to obtain alternative resistances if necessary. The common-mode chokes are used to reduce the displacement-current flowing to ground through the capacitance of the power supplies and meters. The common-mode inductance used for all three voltage measurements is 60 mH, 30 mH for the Buffer and Line power supplies, and 5 mH for the PV power supply.

Measuring voltage and current for all three converter ports is implemented with a Keithley 2701 DMM, with a Model 7700 multiplexer module. When the converter is operated in steady-state at fixed dc operating points, the meter performs multiple high-resolution sequential readings for the three voltage and three current values, which are then used to calculate the power loss and efficiency results.

3.3.2 Dynamic Measurements

In contrast to the step-by-step static measurement method, the dynamic measurement method in Fig. 3.4 operates the converter with a continuous sinusoidal output voltage. Operation with the ac output voltage no longer requires the power supply connected to




Figure 3.4: Illustration of the dynamic dc-ac measurement setup. Only the input and output ports are supplied and measured, as the buffer-block state-of-charge is managed by the system control.

the Buffer, as operation of the converter under ac conditions ideal results in no net power transfer from the buffer.

The ac-line source comes from an HP/Agilent 6834B three-phase line simulator, of which a single phase is connected. The same ballast resistances, common-mode chokes, and power supply for the PV port as the static measurements in Section 3.3.1 are used. To measure the current and voltages for the dynamic operation, four synchronized Agilent 34410a DMMs sampling at 10 kHz are used. The waveform captures were preformed using a Tektronix 4054B oscilloscope, with P5250 high-voltage differential probes and TCP202 current probes.

3.4 Experimental Results

The operating point solutions for the static measurements were selected based on the simple metric of minimizing the resonant current, which is highly correlated with the converter losses. Three captured waveforms for a 32 V, 100 W input are shown in Figs. 3.5, 3.6, and 3.7 for a instantaneous line voltage of 0, 170, and 340 V respectively. These waveform captures clearly show the phase shift of the switching waveforms in each case, and the clean zero-voltage switching transitions for all devices.

The efficiency results for the 5 power levels (the 10% power level is not included) are given in Fig. 3.8 for 25, 32, and 40 V input voltages. The static testing was performed at




Figure 3.5: Operational prototype waveforms for $P_{avg}=100$ W, $V_{PV}=32$ V, $V_{buf}=170$ V, and $V_{line}=0$ V. CH1: Full Bridge, CH2: Resonant Current, CH3: Buffer-Block, CH4: Cycloconverter.




Figure 3.6: Operational prototype waveforms for $P_{avg}=100$ W, $V_{PV}=32$ V, $V_{buf}=170$ V, and $V_{line}=170$ V. CH1: Full Bridge, CH2: Resonant Current, CH3: Buffer-Block, CH4: Cycloconverter.




Figure 3.7: Operational prototype waveforms for $P_{avg}=100\text{ W}$, $V_{PV}=32\text{ V}$, $V_{buf}=170\text{ V}$, and $V_{line}=340\text{ V}$. CH1: Full Bridge, CH2: Resonant Current, CH3: Buffer-Block, CH4: Cycloconverter.

14 points over a quarter line-cycle. When these results are weighted according to Table 3.3, a CEC efficiency of 96.6% is calculated, minus the impact of gate-drive and digital control losses which were not accounted for. The gate-drive losses are highly frequency dependent, varying from 0.4 W at 100 kHz to 1.8 W at 500 kHz, which impacts the low power levels the most according to Fig. 3.9— weighted over the CEC measurements, this comes out to an approximately 0.75-1.25% additional loss in efficiency. The operating point parameters of the converter for each tested point are shown in Figs. 3.8– 3.11 for f_{sw} , δ_A , and (θ_B, θ_C) respectively. The frequency variation clearly shows an increase at lower power levels and higher input voltages, whereas the duty cycle and phase-shift parameters

Fig. 3.12 shows the power transfer for the three ports of the converter as plotted over a quarter line-cycle, along with the ideal target curves. The results illustrate the constant power from the PV port, sinusoidal power output to the line, and the bi-directional sinusoidal power transfer in the buffer-block. This verifies, at least for stepped static-operating modes, the proper operation of the topology with the predicted operating point solutions.




Figure 3.8: Static dc-dc efficiency measurements for input voltages of 25 V (top), 32 V (middle), and 40 V (bottom), for 14 steps over a quarter line-cycle, and five power levels.




Figure 3.9: Switching frequency for the static dc-dc operating points from Fig. 3.8. The plots correspond to the input voltages of 25 V (top), 32 V (middle), and 40 V (bottom), for 14 steps over a quarter line-cycle, and five power levels.




Figure 3.10: Full-bridge inverter duty-cycle for the static dc-dc operating points from Fig. 3.8. The plots correspond to the input voltages of 25 V (top), 32 V (middle), and 40 V (bottom), for 14 steps over a quarter line-cycle, and five power levels.




Figure 3.11: Buffer-block and cycloconverter phase-shift values for the static dc-dc operating points from Fig. 3.8. The plots correspond to the average power levels of 40 W, 60 W, 100 W, 150 W, and 200 W, for 14 steps over a quarter line-cycle, and three input voltages. In each plot, the cycloconverter datasets are represented by the dashed line, while the buffer-block datasets are solid lines.




Figure 3.12: Constant input power (blue,cyan) — Sinusoidal output power (red,yellow) — Bi-directional buffer-block power transfer (green,magenta)




Figure 3.13: A multiple-input multiple-output model for the converter control, with a feed-forward lookup table.

To eliminate the use of the auxiliary power supply attached to the buffer-block, and demonstrate stand-alone dc-ac conversion, the path-finding method described in Section 2.5 is used to populate a lookup table. The terminal parameters are measured in real-time and used to select the appropriate control parameters for the converter from the precomputed solutions, as shown in Fig. 3.13.

The captured switching waveforms of the converter running into an ac line are shown in Fig. 3.14 for 10 cycles. The scope screen-capture is of the full sampled waveform data, of which Fig. 3.15 shows a zoomed area at an ac-line zero-crossing. Both waveform captures show the repeating resonant current envelope, and full bi-polar ac operation, and clean zero-crossing behavior. In this case, the buffer-block capacitance was intentionally undersized to $94\ \mu F$, to verify the ac-power transfer through the buffer by inspecting the buffer voltage.

The voltage and current waveform measurements for the input and output of the converter are shown in Fig. 3.16. The ideal results would be a constant input voltage and current with a sinusoidal output current in phase with the output voltage, however the measured results deviate from this somewhat for two primary reasons.




Figure 3.14: Overview of switching waveforms for the series-buffer-block prototype converter running into an ac-line, with $P_{avg}=100$ W, $V_{PV}=32$ V, $V_{buf} \approx 170$ V. The waveforms are CH1: Resonant Current, CH2: Full Bridge, CH3: Buffer-Block, CH4: Cycloconverter.




Figure 3.15: Enlargement of a zero-crossing from the waveform in Fig. 3.14, for the series-buffer-block prototype converter running into an ac-line, with $P_{avg}=100$ W, $V_{PV}=32$ V, $V_{buf} \approx 170$ V. The waveforms are CH1: Resonant Current, CH2: Full Bridge, CH3: Buffer-Block, CH4: Cycloconverter.



Figure 3.16: The input and output, voltage and current, waveforms for the series-buffer-block prototype converter running into an ac-line, with $P_{avg}=100$ W, $V_{PV}=32$ V, $V_{buf}\approx 170$ V, $V_{ac}=240$ V_{rms}. The waveforms are CH1: Input Current, CH2: Output Current, CH3: Input Voltage, CH4: Output Voltage.

First, the operating point solutions were initially calculated with an assumption of a constant dc voltage on the buffer capacitor, but as seen in Fig. 3.14, a voltage ripple was permitted. This is only a small contributor to the input current ripple, as the variation will *slightly* skew the expected resonant current shape, and thus the current transferred. This contribution could be nearly eliminated with the addition of a larger buffer capacitor.

The second, and more significant impact on the non-ideal behavior, comes from the delay associated with the analog-to-digital measurement process and the update time of the converter operating parameters. The A/D and parameter update latency result in the

converter reacting with a non-negligible delay, and delivering a phase shifted current to the line. This phase shift between the current and voltage results in reactive power flow to the line, which is ultimately reflected back as input power ripple. It is worth noting that the precomputed lookup table could be compensated to account for this delay, removing this a source of error.

3.5 Conclusion

In this chapter, the operation of series buffer-block topology is clearly demonstrated, as is the efficacy of the converter model and associated parameter solution methods. The CEC efficiency demonstrated for the static measurements exceeds 96.5% for the power stage, and approximately 95.5% overall; the ac-connected test demonstrated 95.3% efficiency, all inclusive, for the input power and voltage tested.

For the results presented in this chapter, it should be noted that the operating point solutions used for the converter testing (both static, and dynamic), were calculated using the converter models, simulation techniques, and path finding algorithms presented in Chapter 2. There was no attempt to tune or hand-select any of the operating parameters, and it should be expected that small refinements to the parameter selection process, or the inclusion of non-ideal components in the converter models, should readily improve the upon these already successful results.

Chapter 4

Multi-Phase Grid Interface

4.1 Introduction

Interfacing to a three-phase system bypasses the issues of energy storage in the power converter. Even though each phase individually has a sinusoidal power transfer requirement, the sum of all three phases results in a constant power transfer. This effectively eliminates the need for the large energy storage buffer needed in the converters designed for single phase systems, as outlined in Chapter 1. For this reason, a three phase inverter is a substantial improvement over three single-phase inverters in a system where this configuration can be supported.

Even though the energy storage buffer can be eliminated, the basic approach of the series-buffer-block topology finds appropriate application. The original design can be extended by the use of additional series connected blocks, with the limitation being the synthesis of the resonant current through the circuit.

4.2 Balanced Three-Phase Operation

An ideal switch model of a series-connected three-phase converter output stage is illustrated in Fig. 4.1b. The operation of a balanced three phase voltage distribution system relies on sinusoidal voltages with equal phase distribution over the 2π interval, giving the terminal




Figure 4.1: A three-phase output, series-connected converter illustrated using (a) an example implementation with MOSFET devices, series-resonant tank, and an individual transformer for each output phase; (b) canonical switch models for applying the methods in Chapter 2.




Figure 4.2: Three-phase voltage waveforms, where each sinusoid is separated by $2\pi/3$ radians.

voltage constraints

$$V_i(t) = V_{pk} \sin(\omega_l t + \phi_i) \quad (4.1)$$

for $i \in \{1, 2, 3\}$, where $\phi_1=0$, $\phi_2=2\pi/3$, and $\phi_3=4\pi/3$ for V_1 , V_2 , and V_3 respectively. Fig. 4.2 plots these three sources over a line 2π cycle. For the delivery of power at unity power factor, the local average terminal current requirements over a switching cycle are proportional to the voltages

$$I_i(t) = I_{pk} \sin(\omega_l t + \phi_i) \quad (4.2)$$




Figure 4.3: The standard switching module implemented with (a) a canonical single-pole-dual-throw switch, and (b) two complimentary single-pole-single-throw switches.

These voltage and current relationships yield the expected sinusoidal power transfer to each source

$$P_i(t) = V_i(t)I_i(t) = P_{pk} \sin^2(\omega_l t + \phi_i) \quad (4.3)$$

4.3 Power Modulation

The modulation of power through the blocks of the converter is accomplished by controlling the switching function of each block relative to the series resonant current. The basic circuit models for a single block is presented in Fig. 4.3, and the accompanying switching waveforms are shown in Fig. 4.4.

The power transfer for the circuit block is defined by voltage and current magnitudes, as well as two control variables: the pulse width, δ , and the phase shift, θ . Modulation by use of θ is called phase-shift modulation, while the use of δ is referred to as pulse-width modulation (PWM). For the analysis presented here, phase-shift control is implemented, with the assumption that δ remains a constant.




Figure 4.4: The relationship between the series-path current, $i_r(t)$, and voltage switching function, $v_r(t)$, determines the transfer of energy through the converter.

The average transfer of power *from* the current source over a switching cycle can be written as the time-averaged product of the source's applied current and voltage waveforms,

$$P_r = \frac{1}{T} \int_0^T v_r(t) i_r(t) dt \quad (4.4)$$

$$P_r = \frac{V_t I_r}{\pi} \sin(\delta/2) \cos(\theta), \quad (4.5)$$

given the parameters δ and θ , expressed in radians. This solution supposes that the terminal voltage V_t , and resonant current magnitude I_r are constant. However, if these values are permitted to vary over time, but at a rate such that they can be considered constant over a switching cycle, the average power transfer over a switching cycle can be rewritten as

$$P(t) = \frac{V_t(t) I_r(t)}{\pi} \sin(\delta(t)/2) \cos(\theta(t)). \quad (4.6)$$

The expressions for power transfer for a single source in (4.3), and the power transfer for the switching model in (4.6), can be equated to obtain an expression for the control variable

θ , such that

$$V_{pk} \sin(\omega_l t + \phi_i) I_i(t) = \frac{V_{pk} \sin(\omega_l t + \phi_i) I_r(t)}{\pi} \sin(\delta(t)/2) \cos(\theta_i(t)) \quad (4.7)$$

$$I_i(t) = \frac{I_r(t)}{\pi} \sin(\delta(t)/2) \cos(\theta_i(t)) \quad (4.8)$$

$$\pm \cos^{-1} \left(\frac{\pi I_i(t)}{I_r(t) \sin(\delta(t)/2)} \right) = \theta_i(t), \quad (4.9)$$

where the sign of angle determines if the voltage switching waveform leads or lags the current — ultimately resulting in either a hard-switching or soft-switching condition. The desired sign can be derived from the sign of the terminal voltage, $V_i(t)$; zero-voltage switching is obtained for

$$\operatorname{sgn}(\theta_i(t)) = \operatorname{sgn}(-V_i(t)) \quad (4.10)$$

giving the proper solution for $\theta_i(t)$ to be

$$\theta_i(t) = \operatorname{sgn}(-V_i(t)) \cos^{-1} \left(\frac{\pi I_i(t)}{I_r(t) \sin(\delta(t)/2)} \right) \quad (4.11)$$

4.4 Effective Load Impedance

The waveforms in Fig. 4.4 can also be expressed and analyzed in terms of the phasors (with the implicit $e^{j\omega_l t}$ omitted)




Figure 4.5: The input impedance notation of the canonical switching module.

$$\bar{I}_r = I_r \quad (4.12)$$

$$\bar{V}_r = V_t \frac{2}{\pi} \sin(\delta/2) e^{j\theta}. \quad (4.13)$$

With phasors defined, an equivalent impedance for each block can be generated, as indicated in Fig. 4.5. The impedance driven by the current source, is written simply as

$$Z_r = \frac{\bar{V}_r}{\bar{I}_r} \quad (4.14)$$

$$Z_r = \frac{V_t}{I_r} \frac{2}{\pi} \sin(\delta/2) e^{j\theta}, \quad (4.15)$$

which indicates that the impedance is a variable magnitude complex load, based on the selection of control variables δ and θ . Additionally, the variables in (4.15) can be extended using time varying phasors to give the time varying impedance

$$Z_r(t) = \frac{V_t(t)}{I_r(t)} \frac{2}{\pi} \sin(\delta(t)/2) e^{j\theta(t)}. \quad (4.16)$$

To be clear, the expressions are "time dependant impedance", which is the impedance at the switching frequency as it varies in time (slowly) over a line cycle. Consequently, this does not represent an inappropriate admixture of time and frequency domains as may be suspected in expressing Z as a function of t . When written in terms of the an unknown line-interface voltage source $V_i(t)$, and the solution for the corresponding $\theta_i(t)$, the result in (4.16) can be expressed as

$$Z_i(t) = \frac{V_i(t)}{I_r(t)} \frac{2}{\pi} \sin(\delta_i(t)/2) [\cos(\theta_i(t)) + j \sin(\theta_i(t))] \quad (4.17)$$

$$Z_i(t) = \frac{V_i(t)}{I_r(t)} \frac{2}{\pi} \sin(\delta(t)/2) \left[\frac{\pi I_i(t)}{\sin(\delta/2) I_r(t)} - j \operatorname{sgn}(V_i(t)) \sqrt{1 - \left(\frac{\pi I_i(t)}{\sin(\delta/2) I_r(t)} \right)^2} \right], \quad (4.18)$$

resulting in an expression for the input impedance for the single block i . The effective impedance seen by the resonant current source in Fig. 4.1b, is the sum of the input impedances of the three series-connected blocks.

To find an expression for the sum of the three impedances over a line cycle, the expression must be broken up into multiple domains to account for the non-algebraic nature of the $\operatorname{sgn}()$ function in each expression. The sub-domains are delineated by the zero-crossings of the voltage sources. Additionally, the three-phase waveform sum is periodic over $[0, \pi/3]$, so redundant sections can be avoided, leaving this single domain with even symmetry.

The equivalent impedance of the three series-connected blocks is

$$\begin{aligned}
 Z(t) = & \frac{V_1(t)}{I_r(t)} \frac{2}{\pi} \sin(\delta(t)/2) \left[\frac{\pi I_1(t)}{\sin(\delta/2) I_r(t)} - j \sqrt{1 - \left(\frac{\pi I_1(t)}{\sin(\delta/2) I_r(t)} \right)^2} \right] \\
 & + \frac{V_2(t)}{I_r(t)} \frac{2}{\pi} \sin(\delta(t)/2) \left[\frac{\pi I_2(t)}{\sin(\delta/2) I_r(t)} + j \sqrt{1 - \left(\frac{\pi I_2(t)}{\sin(\delta/2) I_r(t)} \right)^2} \right] \\
 & + \frac{V_3(t)}{I_r(t)} \frac{2}{\pi} \sin(\delta(t)/2) \left[\frac{\pi I_3(t)}{\sin(\delta/2) I_r(t)} - j \sqrt{1 - \left(\frac{\pi I_3(t)}{\sin(\delta/2) I_r(t)} \right)^2} \right], \quad (4.19)
 \end{aligned}$$

which can be simplified by using only phase-shift modulation ($\delta=\pi$), and assuming a constant magnitude for the resonant current envelope, $I_r(t)=\pi I_{pk}$. This simplification gives

$$\begin{aligned}
 Z(t) = & \frac{V_{pk} \sin(\omega_l t)}{\pi I_{pk}} \frac{2}{\pi} \left[\sin(\omega_l t) - j \sqrt{1 - \sin^2(\omega_l t)} \right] \\
 & + \frac{V_{pk} \sin(\omega_l t + \frac{2\pi}{3})}{\pi I_{pk}} \frac{2}{\pi} \left[\sin\left(\omega_l t + \frac{2\pi}{3}\right) + j \sqrt{1 - \sin^2\left(\omega_l t + \frac{2\pi}{3}\right)} \right] \\
 & + \frac{V_{pk} \sin(\omega_l t + \frac{4\pi}{3})}{\pi I_{pk}} \frac{2}{\pi} \left[\sin\left(\omega_l t + \frac{4\pi}{3}\right) - j \sqrt{1 - \sin^2\left(\omega_l t + \frac{4\pi}{3}\right)} \right]. \quad (4.20)
 \end{aligned}$$

Of greatest interest are the real and imaginary components, which are orthogonal and can be treated independently. First, the real part gives

$$\text{Re}\{Z(t)\} = \frac{V_{pk}}{I_{pk}} \frac{2}{\pi^2} \left[\sin^2(\omega_l t) + \sin^2\left(\omega_l t + \frac{2\pi}{3}\right) + \sin^2\left(\omega_l t + \frac{4\pi}{3}\right) \right] \quad (4.21)$$

$$\text{Re}\{Z(t)\} = \frac{V_{pk}}{I_{pk}} \frac{3}{\pi^2}, \quad (4.22)$$

where the summation terms were reduced through traditional three-phase trigonometric

identities [1]. This constant valued result is notable, although unsurprising, as this is a byproduct of the constant-power aspect of balanced three-phase systems. The investigation of the imaginary part of the impedance in (4.20), begins by applying the substitutions $\cos x = \pm \sqrt{1 - \sin^2 x}$, and $\sin(2x) = 2\sin(x)\cos(x)$, which restricts the valid domain of $\omega_l t$ to $[0, \pi/6]$. These substitutions yield the much simpler result of

$$\text{Im}\{Z(t)\} = \frac{V_{pk}}{I_{pk}} \frac{2}{\pi^2} \left[-\frac{1}{2} \sin(2\omega_l t) + \frac{1}{2} \sin\left(2\omega_l t + 2\frac{2\pi}{3}\right) - \frac{1}{2} \sin\left(2\omega_l t + 2\frac{4\pi}{3}\right) \right], \quad (4.23)$$

which can be factored further (with the same limited domain) to

$$\text{Im}\{Z(t)\} = -\frac{V_{pk}}{I_{pk}} \frac{2}{\pi^2} \sin\left(2\left[\omega_l t + \frac{\pi}{6}\right]\right), \quad (4.24)$$

which is periodic about $\pi/6$ with even symmetry. The calculated real and reactive impedances of (4.22) and (4.24) are plotted in Fig. 4.6. The ratio of 1.5:1 for real to reactive impedance is very favorable when contrasted with the ratio of 1:1 (down to as low as 0.5:1) for the single-phase converter described in Sections 2.2.4 and 2.2.5.

4.5 Simulation Results

The circuit simulation schematic in Fig. 4.7 is constructed to implement the phase-shift modulation solution in (4.11) for the three phase converter. The sub-circuit X1, which provides the switching control signals for each block, is implemented as a “soft” digital controller, described by the following C code:




Figure 4.6: Real and reactive impedance waveforms for a three-phase-output series-connected inverter-cycloconverter system.

```

1 vlogic = 5;
2
3 vp1 = sin(wline*t - 0);
4 vp2 = sin(wline*t - 120);
5 vp3 = sin(wline*t - 240);
6
7 vt1 = (vp1>0) ? acos(vp1) : -acos(vp1);
8 vt2 = (vp2>0) ? acos(vp2) : -acos(vp2);
9 vt3 = (vp3>0) ? acos(vp3) : -acos(vp3);
10
11 vg1 = ( sin(wsw*t - vt1) >>0 ) ? vlogic : 0;
12 vg2 = ( sin(wsw*t - vt2) >>0 ) ? vlogic : 0;
13 vg3 = ( sin(wsw*t - vt3) >>0 ) ? vlogic : 0;

```

The resulting waveforms from the simulation are shown in Fig. 4.8, with the individual traces of the voltages and impedances labeled. Comparing these simulation waveforms with

those of the calculated results in Figs. 4.2 and 4.5 indicates that the relative magnitudes and periodicity match, validating the derivation. The sinusoidal power transfer constraint in (4.3) is verified by inspecting a single phase of the three phases in the circuit, also displayed in Fig. 4.8.

4.6 Conclusion

This chapter introduced an extension of the series-buffer topology to a balanced three-phase system. The power modulation and system control are derived using the same methodology as the single phase system in Chapter 2, and confirmed through the use of a simulation model.




Figure 4.7: Schematic of the circuit used to simulate the three-phase load impedance.




Figure 4.8: The resulting voltage and impedance waveforms for the circuit simulation of Fig. 4.7, for (a) all three phases and (b) a single phase of the circuit.

Chapter 5

Thesis Conclusions

5.1 Summary

The primary objective of this thesis was to develop a grid-tied power converter, with the goal of improving present-day efficiency, and provide a path for future improvements. The dc-ac inverter application was chosen due to the continued interest and rapid development in photovoltaic systems. In particular, the emergence of micro-inverters in the commercial space has illustrated the demand for high-efficiency and reliability of power converters in a small form factor.

The content of this thesis has provided tools and techniques for the development of a single-phase ultra-high efficiency grid-connected power converter, which

- provides independent control of the power buffering, allowing a reduced energy storage requirement,
- is stable and controllable over wide input and output voltages and output power levels,
- has bi-directional power transfer capability, including reactive power transfer,
- is scalable with future semiconductor device technology, voltage levels, and power requirements.

5.2 Future Work

There are a number of areas in this thesis where additional work and refinement can be identified, however there are four areas which I would have enjoyed spending additional time.

1. Evaluation of an alternative implementation of the high-frequency inverter and transformation stages, which may reduce the large operating frequency range or improve efficiency.
2. Further operational investigation into the reactive power compensation ability of the converter, particularly in regard to the robustness of the grid zero-crossing behavior and output distortion characteristics.
3. Parametric modeling of the path-finding solutions of the predictive control, particularly as the inclusion of additional dimensions precludes the use of a single, large, lookup-table.
4. Development of closed-loop control strategy for the converter, which is tolerant of measurement inaccuracies and component variations.

It is my hope that some of these areas may be approached at some point, either as an extension of the work already completed, or independently (perhaps unknowingly) by others in the future.

Appendix A

Converter Schematics, Bill-of-Materials, and PCB Artwork

A.1 Bill of Materials

Identifier	Description
C13, C20, C22, C36, C37	X7R Ceramic, 0603
C27, C28, C32, C77, C98	C-POL, E7,5-18
C17, C23, C26, C41, C95, C116, C117, C118	Panasonic D
C64	C225-108X168-SMD
C29, C42, C43, C44, C45, C46, C47, C54, C66, C100, C101, C104, C105, C106, C107, C108, C109, C110, C111, C112, C113, C114, C115	X7R Ceramic, 1206
C18, C21, C24, C25, C34, C35, C39, C48, C49, C50, C51, C52, C94, C99	X7R Ceramic, 1210
C9, C10, C11, C55, C56, C57, C58, C59, C69, C70, C71, C72, C73, C74, C75, C78, C79, C81, C82, C83, C96	X7R Ceramic, 1812
C19	Panasonic G
C86	0.1 μ F, X76, 0603
C40, C87, C88	0.1 μ F, X7R, 0805
C1, C5, C12, C30, C60	0.22 μ F, X7R, 0603
C3, C7, C38, C62	0.47 μ F, X7R, 0603
C4, C8, C33, C63, C65, C76, C97	2.2 μ F, X7R, 0603
C2, C6, C14, C15, C31, C61, C67, C68	2.2 μ F, X7R, 0805
D1, D2, D4, D5, D20	DIODE123
D9, D11	DIODE323
U6, U7, U9	FAN7390M
JP4	JUMPER
JP1, JP2, JP3, JP5, JP6, JP7	PINHD-2X5
R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17	Resistor, 0603
R22	1.0k Ω , 0603
L2	Coilcraft LLPS6235

Converter Schematics, Bill-of-Materials, and PCB Artwork

Identifier	Description
D3	11V Zener, SOD323
IC1, IC2, IC3, IC4, IC5	ADUM3210
CM1, CM4, CM5	Common-Mode Choke
LED1, LED2, LED3, LED4, LED5, LED6, LED7	LED, 0603
U10	LNK302
U1, U4	LTC4444
X1, X2, X5	MSTBV2
X4, X6, X7	MSTBV4
Q1, Q2, Q3, Q4, Q15, Q17	NFET-3
Q6, Q9, Q12, Q13	NFET-8
U\$1	OPTO1SOP4
X3, X8	RM14-FULL
U2, U3, U5, U8	TPS715
TP1, TP3, TP4, TP5, TP7, TP8	TPTHL
TP6, TP9	TPTHS
DCDC1, DCDC2, DCDC3, DCDC4	VBSD1SIP
C53	1206

A.2 Converter Main-Board

Table A.1: [[TODO: *Bill of Materials*]]

Part Designator(s)	Description	Manufacturer	Part Number
X1	User-Defined Part	MyCompany	A1234-67
X1	User-Defined Part	MyCompany	A1234-67

A.2 Converter Main-Board

Converter Schematics, Bill-of-Materials, and PCB Artwork




Figure A.1: Schematic of the converter (1/3).

A.2 Converter Main-Board




Figure A.2: Schematic of the converter (2/3).

Converter Schematics, Bill-of-Materials, and PCB Artwork




Figure A.3: Schematic of the converter (3/3).




Figure A.4: Top silk screen layer.




Figure A.5: Top solder mask layer.

A.2 Converter Main-Board




Figure A.6: Top copper (1) layer.




Figure A.7: Top inner copper (2) layer.




Figure A.8: Bottom inner copper (3) layer.




Figure A.9: Bottom copper (4) layer.




Figure A.10: Bottom solder mask layer




Figure A.11: Bottom silk screen layer.

A.3 Isolated Voltage Measurement




Figure A.12: Schematic of the isolated voltage measurement plug-in board.

A.3 Isolated Voltage Measurement




Figure A.13: Top silk screen layer.




Figure A.14: Top solder mask layer.




Figure A.15: Top copper (1) layer.



Figure A.16: Bottom copper (2) layer.




Figure A.17: Bottom solder mask layer.

Appendix B

Simulation Code

B.1 Converter Simulation

B.1.1 hepvmi/compensation.py

```
1 from math import pi
2 import numpy as np
3
4 # Return the argument that is numerically in the middle
5 def limit(a,b,c):
6     l = [a,b,c]
7     l.sort()
8     return l[1]
9
10 def calculate_deadtime(origop, s1qoss_func=None, s2qoss_func=None, uqoss_func=None,
11                         bqoss_func=None, mindt=0e-9):
12     op = dict(origop)
13
14     zero = lambda v: 0.0
15     if not s1qoss_func: s1qoss_func = zero
16     if not s2qoss_func: s2qoss_func = zero
17     if not uqoss_func: uqoss_func = zero
18     if not bqoss_func: bqoss_func = zero
19
20     # Calculate the fraction of the charge required to what's available, which
21     # is also the "bias", which indicate the shift of the rise/fall
22     # of the waveform from the ideal center location
23     biass1_lh = limit(1,0, (s1qoss_func(op["vi"]/op["N"])/op["N"]) / abs(op["zvs_qs1"][0]) )
24     biass2_lh = limit(1,0, (s2qoss_func(op["vi"]/op["N"])/op["N"]) / abs(op["zvs_qs2"][0]) )
25     biasu_lh = limit(1,0, ( uqoss_func(op["vl"]) ) / abs(op["zvs_qu" ][0]) )
26     biasb_lh = limit(1,0, ( bqoss_func(op["vc"]) ) / abs(op["zvs_qb" ][0]) )
27
28     biass1_hl = limit(1,0, (s1qoss_func(op["vi"]/op["N"])/op["N"]) / abs(op["zvs_qs1"][1]) )
29     biass2_hl = limit(1,0, (s2qoss_func(op["vi"]/op["N"])/op["N"]) / abs(op["zvs_qs2"][1]) )
30     biasu_hl = limit(1,0, ( uqoss_func(op["vl"]) ) / abs(op["zvs_qu" ][1]) )
31     biasb_hl = limit(1,0, ( bqoss_func(op["vc"]) ) / abs(op["zvs_qb" ][1]) )
32
33     #print uqoss_func(op["vl"]), bqoss_func(op["vc"])
34
35     # Correct the sign on the bias to indicate if the transition is shifted
36     # towards the rise or fall signal
37     # A negative bias value indicates that the first half of the transition
```

Simulation Code

```
37 # takes longer than the second half
38 biass1_lh = biass1_lh * np.sign(op["zvs_qs1"] [0]) * np.sign(op["zvs_ts1"] [0]-pi/2)
39 biass2_lh = biass2_lh * np.sign(op["zvs_qs2"] [0]) * np.sign(op["zvs_ts2"] [0]-pi/2)
40 biasu_lh = biasu_lh * np.sign(op["zvs_qu" ] [0]) * np.sign(op["zvs_tu" ] [0]-pi/2)
41 biasb_lh = biasb_lh * np.sign(op["zvs_qb" ] [0]) * np.sign(op["zvs_tb" ] [0]-pi/2)
42
43 biass1_hl = biass1_hl * np.sign(op["zvs_qs1"] [1]) * np.sign(op["zvs_ts1"] [1]-pi/2)
44 biass2_hl = biass2_hl * np.sign(op["zvs_qs2"] [1]) * np.sign(op["zvs_ts2"] [1]-pi/2)
45 biasu_hl = biasu_hl * np.sign(op["zvs_qu" ] [1]) * np.sign(op["zvs_tu" ] [1]-pi/2)
46 biasb_hl = biasb_hl * np.sign(op["zvs_qb" ] [1]) * np.sign(op["zvs_tb" ] [1]-pi/2)
47
48 #print biass1_lh, biass2_lh, biasu_lh, biasb_lh
49 #print biass1_hl, biass2_hl, biasu_hl, biasb_hl
50
51 # Use the fraction of charge to determine the corresponding percent transition time
52 mint = 2*pi*mindt*op['fsw']
53 as1_lh = max(mint, op["zvs_ts1"] [0]*biass1_lh)
54 as2_lh = max(mint, op["zvs_ts2"] [0]*biass2_lh)
55 au_lh = max(mint, op["zvs_tu" ] [0]*biasu_lh)
56 ab_lh = max(mint, op["zvs_tb" ] [0]*biasb_lh)
57
58 as1_hl = max(mint, op["zvs_ts1"] [1]*biass1_hl)
59 as2_hl = max(mint, op["zvs_ts2"] [1]*biass2_hl)
60 au_hl = max(mint, op["zvs_tu" ] [1]*biasu_hl)
61 ab_hl = max(mint, op["zvs_tb" ] [1]*biasb_hl)
62
63 #print as1_lh, as2_lh, au_lh, ab_lh
64 #print as1_hl, as2_hl, au_hl, ab_hl
65
66 # Calculate the dead time for the falling and rising signals (in that
67 # order) for both the low/high and high/low transitions
68 op["as1_lh"] = ( as1_lh*(0.5-0.25*biass1_lh), as1_lh*(0.5+0.25*biass1_lh) )
69 op["as2_lh"] = ( as2_lh*(0.5-0.25*biass2_lh), as2_lh*(0.5+0.25*biass2_lh) )
70 op["au_lh" ] = ( au_lh *(0.5-0.25*biasu_lh ), au_lh *(0.5+0.25*biasu_lh ) )
71 op["ab_lh" ] = ( ab_lh *(0.5-0.25*biasb_lh ), ab_lh *(0.5+0.25*biasb_lh ) )
72
73 op["as1_hl"] = ( as1_hl*(0.5-0.25*biass1_hl), as1_hl*(0.5+0.25*biass1_hl) )
74 op["as2_hl"] = ( as2_hl*(0.5-0.25*biass2_hl), as2_hl*(0.5+0.25*biass2_hl) )
75 op["au_hl" ] = ( au_hl *(0.5-0.25*biasu_hl ), au_hl *(0.5+0.25*biasu_hl ) )
76 op["ab_hl" ] = ( ab_hl *(0.5-0.25*biasb_hl ), ab_hl *(0.5+0.25*biasb_hl ) )
77
78 return op
79
80 def calculate_lag(origop, delays=None):
81     op = dict(origop)
82
83     if not delays:
84         delays = {}
85         delays["com"] = 0.0
86         delays["s1"] = 0.0
87         delays["s2"] = 0.0
88         delays["u"] = 0.0
89         delays["b"] = 0.0
```

```

90
91 op["lag_s1"] = (delays["com"]+delays["s1"]) * 2*pi*op["fsw"]
92 op["lag_s2"] = (delays["com"]+delays["s2"]) * 2*pi*op["fsw"]
93 op["lag_u" ] = (delays["com"]+delays["u" ]) * 2*pi*op["fsw"]
94 op["lag_b" ] = (delays["com"]+delays["b" ]) * 2*pi*op["fsw"]
95
96 return op

```

B.1.2 hepvmi/contourintersection.py

```

1 """
2 Created on Dec 6, 2009
3
4 @author: pierquet
5 """
6 import numpy as np
7 import matplotlib.pyplot as plt
8
9 def find_clusters(vlist, thresh):
10 # vlist = list(vlist)
11
12     # Clusters are found by taking the difference between the sorted points
13     # in each dimension
14     # The locations where the difference between the x or y locations is
15     # greater than thresh are assumed to be locations where a new cluster
16     # has begun/end. This requires the addition of the first and last
17     # locations to indicate the start of the first, and end of the last.
18
19     vlist.sort()
20     vdiff = np.diff(vlist) # take diff of x coords
21     #print "Vdiff:", vdiff
22     vclusterloc = ( abs(vdiff)>thresh ).nonzero()[0] # check for threshold
23     vclusterloc = np.concatenate(([0], vclusterloc+1, [len(vdiff)+1]))
24
25     # Generate a list of ranges for the clusters
26     clusterlist = []
27     for cl in range(len(vclusterloc)-1):
28         clusterpoints = vlist[vclusterloc[cl]:vclusterloc[cl+1]]
29         #print "Points in this cluster: ", len(clusterpoints)
30         pmin = np.min(clusterpoints)
31         pmax = np.max(clusterpoints)
32         ## print "Cluster bounded by: ", pmin,pmax
33         clusterlist.append([pmin,pmax])
34
35     return clusterlist
36
37 def intersection_by_contour(xyval1, zval1, xyval2, zval2):
38     # For both the desired source and line power, create a new contour plot
39     # with the only contour line being the power. The (x,y) values for the
40     # paths are extracted for all line segments

```

Simulation Code

```
41 ax = plt.Figure().gca()
42 c = ax.contour(xyval1, [zval1])
43 p = c.collections[0].get_paths()
44 xy1 = np.array([]).reshape((0,2))
45 for i in range(len(p)):
46     xy1 = np.concatenate( (xy1,p[i].vertices),0)
47
48 c = ax.contour(xyval2, [zval2])
49 p = c.collections[0].get_paths()
50 xy2 = np.array([]).reshape((0,2))
51 for i in range(len(p)):
52     xy2 = np.concatenate( (xy2,p[i].vertices),0)
53
54 # The (x,y) pairs are in the [0,domN] domain, but not necessarily
55 # integers. Each value is bounded to integers to ensure that an
56 # intersection point generates at least one common value.
57 # These sets are then intersected to find the common (x,y) pairs;
58 # there may be many of them around each intersection point due to the
59 # integer bounding
60 xy1_set = set( (tuple(x) for x in list(np.floor(xy1))) ) | set( (tuple(x) for x in list(
61     np.ceil(xy1))) )
62 xy2_set = set( (tuple(x) for x in list(np.floor(xy2))) ) | set( (tuple(x) for x in list(
63     np.ceil(xy2))) )
64 xy_set = xy1_set & xy2_set
65
66 #print "contour xy1 set: ", xy1
67 #print "Contour xy_set: ", xy_set
68 return xy_set
69
70 def bitmap_contour_points(xyval, zval):
71     A = (xyval>zval)
72     dA0 = np.diff(A, axis=0)
73     dA1 = np.diff(A, axis=1)
74     B=np.zeros(A.shape)
75     B[:-1,:,:]=dA0
76     B[ 1:,:,:]=dA0
77     B[:, :-1]=dA1
78     B[:,  1:]=dA1
79     B = np.transpose(B) # required for some reason to match the original contour version
80     xypoints = np.transpose(B.nonzero())
81
82     return xypoints
83
84 def intersection_by_bitmap(pxy1, zval1, pxy2, zval2):
85     xy1 = bitmap_contour_points(pxy1, zval1)
86     #print "bitmap xy1 set: ", xy1
87     xy2 = bitmap_contour_points(pxy2, zval2)
88
89     xy1_set = set( (tuple(x) for x in xy1.tolist()) )
90     xy2_set = set( (tuple(x) for x in xy2.tolist()) )
91     xy_set = xy1_set & xy2_set
92
93     #print "Threshold xy_set: ", xy_set
```

```

92     return xy_set
93
94 def estimate_contour_intersection(xy1, z1, xy2, z2, thresh=10):
95     #xy_set = intersection_by_contour(xy1, z1, xy2, z2)
96     xy_set = intersection_by_bitmap(xy1, z1, xy2, z2)
97     #print "Set differences: ", (xy_set - xy_set2)
98
99     # If there's no intersections, bail out now
100    if (len(xy_set)==0):
101        return np.array([]).reshape(0,2)
102
103    # Convert the resulting set of tuples to a list of lists, for simplicity
104    xy_list = [list(i) for i in xy_set]
105
106    # Assemble the set of possible xy clusters, checking them against the
107    # original xylist values to eliminate false intersections that occur
108    # from unintentional x,y overlaps
109    xclusters = find_clusters([xy[0] for xy in xy_list], thresh)
110    #print "x Clusters Found:", xclusters
111    yclusters = find_clusters([xy[1] for xy in xy_list], thresh)
112    #print "y Clusters Found:", yclusters
113
114    xyclusters = []
115    for xc in xclusters:
116        for yc in yclusters:
117            valid = False
118            for x,y in xy_list:
119                if (xc[0]<=x<=xc[1]) and (yc[0]<=y<=yc[1]):
120                    valid = True
121            if (valid==True):
122                xyclusters.append(xc+yc)
123            else:
124                #print "Removed Invalid Cluster"
125                pass
126
127    return xyclusters

```

B.1.3 hepmi/converteroperation.py

```

1 import numpy as np
2 import scipy.sparse as sparse
3 import scipy.linalg as linalg
4 import pylab
5 #from scipy import sparse.linalg
6 import math
7 from math import pi
8
9 import fpgacore as fpga
10
11 class ConverterWaveforms:

```

Simulation Code

```
12      """"
13  def __init__(self, converter, ideal):
14      self.timevar = "Time"
15      self.converter = converter
16      self.waves = {}
17      steps = converter.pwmcore.counter.terminal_count
18      Tout = 1/converter.pwmcore.counter.out_freq
19      dt = 1/converter.pwmcore.counter.count_freq
20      self.waves[self.timevar] = np.linspace(0, Tout - dt, steps)
21
22      chans = converter.pwmcore.channels.keys()
23      for ch in chans:
24          self.waves[ch] = self.createWaveform(converter.pwmcore.channels[ch].get_on_val()
25                                              ,
26                                              converter.pwmcore.channels[ch].get_off_val(),
27                                              ideal=ideal)
28
29      self.waves["vs1"] = (self.waves["i1B"])*converter.oppoint.params["vi"]
30      self.waves["vs2"] = (self.waves["i2B"])*converter.oppoint.params["vi"]
31      self.waves["vs"] = (self.waves["i2B"]-self.waves["i1B"])*converter.oppoint.params["vi"]
32
33      self.waves["vb"] = self.waves["bbB"]*converter.oppoint.params["vc"]
34      self.waves["vu"] = self.waves["cpB"]*converter.oppoint.params["vl"]
35      self.waves["vt"] = self.waves["vs"] + self.waves["vb"] - self.waves["vu"]
36      self.generateCurrentWaveform()
37
38  def createWaveform(self, onval, offval, ideal):
39      if ideal:
40          wave = np.zeros(self.waves[self.timevar].shape)
41          start = min(onval, offval)
42          stop = max(onval, offval)
43          wave[start:stop] = 1
44          if(onval<=offval):
45              # If on came before off, we did the right thing
46              pass
47          else:
48              # Off came before on, so we have to invert the waveform
49              wave = (wave==0)*1.0
50      else:
51          wave = []
52          if (onval<=offval):
53              wave = np.zeros(self.waves[self.timevar].shape)
54              wave[onval-2] = 0.05
55              wave[onval-1] = 0.20
56              wave[onval ] = 0.80
57              wave[onval+1] = 0.95
58              wave[onval+2:offval-2] = 1
59              wave[offval-2] = 0.95
60              wave[offval-1] = 0.80
61              wave[offval % len(wave)] = 0.20
62              wave[(offval+1) % len(wave)] = 0.05
63          else:
64              wave = np.ones(self.waves[self.timevar].shape)
```

```

63         wave[offval-2] = 0.95
64         wave[offval-1] = 0.80
65         wave[offval ] = 0.20
66         wave[offval+1] = 0.05
67         wave[offval+2:onval-2] = 0
68         wave[onval-2] = 0.05
69         wave[onval-1] = 0.20
70         wave[onval % len(wave)] = 0.80
71         wave[(onval+1) % len(wave)] = 0.95
72
73     return wave
74
75 def plot(self, *names):
76     if len(names)==0:
77         names = self.waves.keys()
78         names.remove(self.timevar)
79     for n in names:
80         pylab.plot(self.waves[self.timevar],self.waves[n])
81     pylab.grid(True)
82     pylab.draw()
83     pylab.show()
84
85 #scipy.sparse.linalg.spsolve(A, b, perm_c_spec=2)
86     def generateCurrentWaveform(self):
87         steps = int(self.converter.pwmcore.counter.terminal_count)
88         dt = 1/self.converter.pwmcore.counter.count_freq
89         L = self.converter.L
90         C = self.converter.C
91         R = self.converter.R
92
93         vals = [1]*2*steps
94         rows = range(steps) + [steps]*steps
95         cols = [steps]*steps + range(steps)
96         A = sparse.csr_matrix( (vals,(rows,cols)))
97
98         k = L/(dt**2)
99         A1 = sparse.lil_diags(([k]*(steps-1)+[0],
100                               [-2*k]*steps+[0],
101                               [k]*(steps-1)+[0],
102                               [k]+[0]*steps, [k]+[0]*steps,
103                               [-1,0,1,-(steps-1),steps-1], (steps+1, steps+1)).tocsr()
104
105     #
106     k = R/dt
107     Ar = sparse.lil_diags(([[-k]*(steps)+[0],
108                               [k]*(steps-1)+[0],
109                               [k,0]],
110                               [0,1,-(steps-1)], (steps+1, steps+1)).tocsr()
111
112     #
113     k = 1/C
114     Ac = sparse.lil_diags(([k]*steps+[0]), [0], (steps+1, steps+1)).tocsr()
115

```

Simulation Code

```
116      #
117      A = A + Al + Ar + Ac
118
119      # vt = vs + vb - vu
120      vt = self.waves["vt"]
121      #vt = vt-np.average(vt) # remove dc offset
122      b = np.zeros(steps+1)
123      b[:-1] = np.diff(np.concatenate( (vt, [vt[0]]) )) / dt
124
125      # extend solution to include sum(i_k)=0
126      sparse.linalg.use_solver(useUmfpack=False)
127      x = sparse.linalg.spsolve(A,b)
128      #x = x - np.average(x) # enforce zero dc current
129
130      self.waves["is"] = x[:-1]
131
132  def generateCurrentWaveform_old(self):
133      steps = self.converter.pwmcore.counter.terminal_count
134      dt = 1/self.converter.pwmcore.counter.count_freq
135      L = self.converter.L
136      C = self.converter.C
137      R = self.converter.R
138
139      A = np.ones((steps+1,steps+1))
140      #A[:, -1] = np.zeros(steps+1)
141      A[-1, -1] = 0
142      b = np.zeros(steps+1)
143
144      Al = ( np.diag(np.ones(steps-1),k=1) - 1*np.diag(np.ones(steps),k=0) )
145      Al[-1,0] = 1
146      Al = Al * L/(dt)
147      #
148      Ar = ( np.diag(np.ones(steps-1),k=1) )
149      Ar[-1,0] = 1
150      Ar = Ar * R
151      #
152      Ac = ( np.tril(np.ones((steps,steps)),k=1) )
153      Ac[-1,0] = 2
154      Ac = Ac * dt/C
155      #
156      A[:-1, :-1] = Al + Ar + Ac
157
158
159      # vt = vs + vb - vu
160      vt = self.waves["vt"]
161      #vt = vt-np.average(vt) # remove dc offset
162      b[:-1] = vt
163
164      # extend solution to include sum(i_k)=0
165
166      x = linalg.solve(A,b)
167      #x = x - np.average(x) # enforce zero dc current
168
```

```

169         self.waves["is"] = x[:-1]
170
171 class OperatingPoint:
172     """
173     def __init__(self, name="", valdict=None):
174         self.name = name
175
176         self.target = {}
177         self.target["pin"] = 0
178         self.target["pout"] = 0
179         self.target["pbuf"] = 0
180
181         self.params = {}
182         self.params["fsw"] = 1
183         # Inverter Parameters
184         self.params["vs"] = 0
185         self.params["ds"] = 0
186         # Buffer-Block Parameters
187         self.params["vc"] = 0
188         self.params["tb"] = 0
189         self.params["db"] = 0
190         # Cycloconverter Parameters
191         self.params["vl"] = 0
192         self.params["tu"] = 0
193         self.params["du"] = 0
194
195     if (valdict!=None):
196         self.params.update(valdict)
197
198     def generate_model(self, fclock=100e6):
199         clk = self.params.has_key('pwmclock') and self.params['pwmclock'] or fclock
200         self.model = ConverterModel(self, fclock=100e6)
201
202     def generate_waveforms(self, ideal=True):
203         self.waveforms = ConverterWaveforms(self.model, ideal=ideal)
204
205 class ConverterModel:
206     """
207     def __init__(self, op, fclock):
208         self.L = 1.0
209         self.C = 1.0
210         self.R = 1.0
211         self.L = op.params["L"]
212         self.C = op.params["C"]
213         self.R = op.params["R"]
214         self.oppoint = op
215         self.pwmcore = fpga.PWMModule(fpga.TimerCounter(fclock))
216
217         i1A = self.pwmcore.add_channel("i1A", 5)
218         i1B = self.pwmcore.add_channel("i1B", 6)
219         i2A = self.pwmcore.add_channel("i2A", 3)
220         i2B = self.pwmcore.add_channel("i2B", 4)
221

```

Simulation Code

```
222     bbA = self.pwmcore.add_channel("bbA", 1)
223     bbB = self.pwmcore.add_channel("bbB", 2)
224
225     cpA = self.pwmcore.add_channel("cpA", 7)
226     cpB = self.pwmcore.add_channel("cpB", 8)
227     cnA = self.pwmcore.add_channel("cnA", 9)
228     cnB = self.pwmcore.add_channel("cnB", 10)
229
230     self.pwmcore.counter.set_output_freq(op.params["fsw"])
231     bbB.theta = op.params["tb"]
232     bbA.theta = op.params["tb"] + pi
233     cpB.theta = op.params["tu"]
234     cpA.theta = op.params["tu"] + pi
235
236     i2_theta = -(1.0-op.params["ds"])/4 * 2*pi
237     i1_theta = -(1.0+op.params["ds"])/4 * 2*pi
238
239     i2B.theta = i2_theta
240     i2A.theta = i2_theta + pi
241     i1B.theta = i1_theta
242     i1A.theta = i1_theta + pi
243
244     # Don't generate any dead-time for the waveforms
245
246     # Set all on time values to 0.5
247     for (name, ch) in self.pwmcore.channels.iteritems():
248         ch.beta = 0.5
249
250 def cshift(l, offset):
251     offset %= len(l)
252     return np.concatenate((l[-offset:], l[:-offset]))
253
254 def gen_oppont(linepos=0, vlpk=0, pavg=0, theta=0):
255     '''Returns a skeleton operating point with the input and output
256     power targets, along with the grid voltage'''
257     dic = {}
258     dic["tl"] = linepos
259     dic["vl"] = vlpk*math.sin(linepos)
260     dic["pu"] = pavg*(math.cos(theta) - math.cos(2*linepos+theta))
261     dic["ps"] = -pavg
262     dic["pb"] = -dic["pu"]-dic["ps"]
263     return dic
264
265 def simop(op=None, opp=None, linewidth=2):
266     """
267     if (op!=None):
268         opp = OperatingPoint(valdict=op)
269         opp.generate_model()
270         opp.generate_waveforms(ideal=False)
271         convmodel = opp.model
272         convwaves = opp.waveforms
273
274     longtime = convwaves.waves["Time"]
```

```

275 longtime = np.concatenate((longtime,longtime[-1]+longtime[1]))
276
277 vt = convwaves.waves["vt"]
278 longvt = np.concatenate((vt,vt))
279 vs = convwaves.waves["vs"]
280 longvs = np.concatenate((vs,vs))
281 vb = convwaves.waves["vb"]
282 longvb = np.concatenate((vb,vb))
283 vu = convwaves.waves["vu"]
284 longvu = np.concatenate((vu,vu))
285 iss = convwaves.waves["is"]
286 longiss = np.concatenate((iss,iss))
287
288 pylab.plot(longtime, longvs, linewidth=linewidth)
289 pylab.plot(longtime, longvb, linewidth=linewidth)
290 pylab.plot(longtime, longvu, linewidth=linewidth)
291 pylab.plot(longtime, longiss*100, linewidth=linewidth)
292 pylab.grid(True)
293
294 ni = iss.shape[0]
295 ps = sum(vs*(-iss))/ni
296 pb = sum(vb*(-iss))/ni
297 pu = sum(vu*( iss))/ni
298 pt = sum(vt*( iss))/ni
299
300 print "ps: %.4f, pb: %.4f, pu: %.4f, err: %.4f" % (ps, pb, pu, pt)
301 return opp

```

B.1.4 hepvmi/fpgacore.py

```

1 import math
2
3 class TimerCounter:
4     """Describes the primary timer/counter operation for compare channels"""
5     def __init__(self, frequency):
6         self.count_freq = frequency
7         self.out_freq = 0
8         self.terminal_count = 0
9
10    def set_output_freq(self, ofreq):
11        self.out_freq = ofreq
12        self.terminal_count = math.floor(self.count_freq / self.out_freq)
13
14 class PWMChannel:
15     """ Contains parameterized description of a single cosine ref PWM Channel
16
17     N : maximum counter steps (0:255 = 256)
18     theta : phase shift of the waveform cos(wt+theta) [0:2*pi]
19     beta : the on time of the waveform, given zero dead-time [0:1]
20     alphar : dead-time (delay) for the turn-on edge of the waveform [0:1]

```

Simulation Code

```
21 alphaf : dead-time (advance) for the turn-off edge of the waveform [0:1]
22 """
23
24 def __init__(self, channel, counter):
25     self.channel = channel
26     self.counter = counter
27     self.theta = 0
28     self.beta = 0
29     self.alphar = 0
30     self.alphaf = 0
31     self.defstate = 0
32
33 def get_on_val(self):
34     self.onval = self.counter.terminal_count * \
35         (-self.theta/(2*math.pi) - (self.beta/2 - self.alphar))
36     return round(self.onval % self.counter.terminal_count)
37
38 def get_off_val(self):
39     self.offval = self.counter.terminal_count * \
40         (-self.theta/(2*math.pi) + (self.beta/2 - self.alphaf))
41     return round(self.offval % self.counter.terminal_count)
42
43 def get_default(self):
44     return self.defstate
45
46 class PWMModule:
47     """Encapsulates a TimerCounter and multiple associated PWMChannels"""
48     def __init__(self, counter=TimerCounter(0)):
49         self.channels = {}
50         self.counter = counter
51
52     def add_channel(self, key, num):
53         self.chan = PWMChannel(num, self.counter)
54         self.channels[key] = self.chan
55         return self.chan
56
57     def generate_program(self, disablebefore=True, runafter=True):
58         cmd = []
59         if disablebefore:
60             # Disable timer/counter
61             cmd.append("w0000000")
62
63             # Set the reset value for the counter
64             cmd.append("w001%04X" % self.counter.terminal_count)
65
66             # Process commands for each channel
67             for (name, ch) in self.channels.items():
68                 # Set the 'off' compare value
69                 cmd.append("w%02X1%04X" % (ch.channel, ch.get_off_val()))
70                 # Set the 'on' compare value
71                 cmd.append("w%02X2%04X" % (ch.channel, ch.get_on_val()))
72                 # Enable the channel
73                 if (ch.defstate==1):
```

```

74         cmdss.append("w%02X0%04X" % ( ch.channel, 3 ))
75     else:
76         cmdss.append("w%02X0%04X" % ( ch.channel, 1 ))
77 if runafter:
78     # Enable the main counter
79     cmdss.append("w0000001")
80
81 return cmdss

```

B.1.5 hepvmi/idealzvs.py

```

1 from converteroperation import OperatingPoint
2 from parameterestimation import estimate_currents
3 import numpy as np
4 from math import pi
5
6 def rms(data, axis=0):
7     return np.sqrt(np.mean(data ** 2, axis))
8
9 def minmagnitude(*l):
10    minp = np.min(l[l>0])
11    minn = np.max(l[l<0])
12    if abs(minp)<abs(minn):
13        return minp
14    else:
15        return minn
16
17 def calculate_zvsmargins(origop):
18     op = dict(origop)
19
20     opp = OperatingPoint(valdict=op)
21     opp.generate_model()
22     opp.generate_waveforms(ideal=True)
23     waves = opp.waveforms.waves
24
25     vs1 = waves["vs1"]
26     vs2 = waves["vs2"]
27     vu = waves["vu"]
28     vb = waves["vb"]
29     iss = waves["is"]
30
31     #
32     # Determine if the switching transitions occur under the proper
33     # current directions
34     # -1==nonzvs, 1=zvs
35     s2_cross = np.sign(-iss)*np.diff( np.sign( np.concatenate(([vs2[-1]],vs2)) ) )
36     s1_cross = np.sign( iss)*np.diff( np.sign( np.concatenate(([vs1[-1]],vs1)) ) )
37     u_cross = np.sign( iss)*np.diff( np.sign( np.concatenate(([vu[-1]],vu)) ) )
38     b_cross = np.sign(-iss)*np.diff( np.sign( np.concatenate(([vb[-1]],vb)) ) )
39     ii_cross = np.diff( np.sign( np.concatenate(([iss[-1]],iss)) ) )

```

Simulation Code

```
40
41     s2_cross = s2_cross[s2_cross.nonzero()]
42     s1_cross = s1_cross[s1_cross.nonzero()]
43     u_cross = u_cross[ u_cross.nonzero()]
44     b_cross = b_cross[ b_cross.nonzero()]
45     ii_cross = ii_cross[ ii_cross.nonzero()]
46
47     # Valid operation is when there are two zvs transitions
48     valid = 1
49     if len(ii_cross)>0!=2: valid = 0
50     if sum(s2_cross>0)!=2: valid = 0
51     if sum(s1_cross>0)!=2: valid = 0
52     if sum( b_cross>0)!=2: valid = 0
53     if sum( u_cross>0)!=2: valid = 0
54
55     # If the transitions are valid, then calculate the total charge transferred
56     # between the current crossing and switching time, the time for the
57     # half-charge transfer, along with the the delay between the current and
58     # switching
59     if valid:
60         #####
61         # Positive and negative values of resonant current
62         issn, issp = ( (iss<0)*iss, (iss>0)*iss )
63         dtheta = 2*pi/len(iss)
64         # Zero and Non-zero vectors of the voltages
65         vs1z, vs2z, vu_z, vb_z = ( (vs1==0), (vs2==0), (vu==0), (vb==0) )
66         vs1nz, vs2nz, vu_nz, vb_nz = ( (vs1!=0), (vs2!=0), (vu!=0), (vb!=0) )
67
68         #####
69         # The current at which the ideal switching waveform occurs is recorded
70         # in the case that it is needed moving forward for current-dependent
71         # device turn-on/off times
72         dvs1 = np.diff( np.sign( np.concatenate(([vs1[-1]],vs1)) ) )
73         dvs2 = np.diff( np.sign( np.concatenate(([vs2[-1]],vs2)) ) )
74         dvu = np.diff( np.sign( np.concatenate(([vu[-1]], vu)) ) )
75         dvb = np.diff( np.sign( np.concatenate(([vb[-1]], vb)) ) )
76
77         is1_ab = abs(iss[(dvs1>0).nonzero()[0]])[0]
78         is2_ab = abs(iss[(dvs2>0).nonzero()[0]])[0]
79         iu_ab = abs(iss[(dvy >0).nonzero()[0]])[0]
80         ib_ab = abs(iss[(dvb >0).nonzero()[0]])[0]
81
82         is1_ba = abs(iss[(dvs1<0).nonzero()[0]])[0]
83         is2_ba = abs(iss[(dvs2<0).nonzero()[0]])[0]
84         iu_ba = abs(iss[(dvy <0).nonzero()[0]])[0]
85         ib_ba = abs(iss[(dvb <0).nonzero()[0]])[0]
86
87         op.update({"zvs_is1":(is1_ab,is1_ba),
88                    "zvs_is2":(is2_ab,is2_ba),
89                    "zvs_iu":(iu_ab ,iu_ba ),
90                    "zvs_ib":(ib_ab ,ib_ba )})
91
92         #####
```

```

93     # "Time" is expressed as the phase shift from the reference of 0 for the
94     # zero crossing of the current
95     # "Time" (radians) available for commutation, low->high
96     ts1_ab = minmagnitude( -len(np.nonzero(vs1z *issp)[0]), len(np.nonzero(vs1nz*issp)
97                           [0]) ) * dtheta
98     ts2_ab = minmagnitude( -len(np.nonzero(vs2z *issn)[0]), len(np.nonzero(vs2nz*issn)
99                           [0]) ) * dtheta
100    tu_ab = minmagnitude( -len(np.nonzero(vuz *issp)[0]), len(np.nonzero(vunz *issp)[0])
101      ) * dtheta
102    tb_ab = minmagnitude( -len(np.nonzero(vbz *issn)[0]), len(np.nonzero(vbnz *issn)[0])
103      ) * dtheta
104
105    # "Time" (radians) available for commutation, high->low
106    ts1_ba = minmagnitude( -len(np.nonzero(vs1z*issn)[0]), len(np.nonzero(vs1z *issn)
107                           [0]) ) * dtheta
108    ts2_ba = minmagnitude( -len(np.nonzero(vs2nz*issp)[0]), len(np.nonzero(vs2z *issp)
109                           [0]) ) * dtheta
110    tu_ba = minmagnitude( -len(np.nonzero(vunz *issn)[0]), len(np.nonzero(vuz *issn)[0])
111      ) * dtheta
112    tb_ba = minmagnitude( -len(np.nonzero(vbnz *issp)[0]), len(np.nonzero(vbz *issp)[0])
113      ) * dtheta
114
115    op.update({ "zvs_ts1":(ts1_ab,ts1_ba),
116                "zvs_ts2":(ts2_ab,ts2_ba),
117                "zvs_tu": (tu_ab, tu_ba),
118                "zvs_tb": (tb_ab, tb_ba)})
119
120    #####
121    # The available charge is found by integrating the current over the
122    # time when the switch is off (low-high) or on (high-low). In the case
123    # where the increase in the amount of charge is slowing (current is
124    # decreasing, negative di/dt), a negative value is given to represent
125    # this.
126    dt = 1/float(opp.model.pwmcore.counter.count_freq)
127    # "Charge" transfer for low->high transition
128    qs1_ab = minmagnitude( abs(np.sum(vs1z *issp)), -abs(np.sum(vs1nz*issp)) ) * dt
129    qs2_ab = minmagnitude( abs(np.sum(vs2z *issn)), -abs(np.sum(vs2nz*issn)) ) * dt
130    qu_ab = minmagnitude( abs(np.sum(vuz *issp)), -abs(np.sum(vunz *issp)) ) * dt
131    qb_ab = minmagnitude( abs(np.sum(vbz *issn)), -abs(np.sum(vbnz *issn)) ) * dt
132    # "Charge" transfer for high->low transition
133    qs1_ba = minmagnitude( abs(np.sum(vs1z*issn)), -abs(np.sum(vs1z *issn)) ) * dt
134    qs2_ba = minmagnitude( abs(np.sum(vs2nz*issp)), -abs(np.sum(vs2z *issp)) ) * dt
135    qu_ba = minmagnitude( abs(np.sum(vunz *issn)), -abs(np.sum(vuz *issn)) ) * dt
136    qb_ba = minmagnitude( abs(np.sum(vbnz *issp)), -abs(np.sum(vbz *issp)) ) * dt
137
138    # Convert to actual value in Coulombs
139
140    op.update({ "zvs_qs1":(qs1_ab,qs1_ba),
141                "zvs_qs2":(qs2_ab,qs2_ba),
142                "zvs_qu": (qu_ab, qu_ba),
143                "zvs_qb": (qb_ab, qb_ba)})
144
145    #####

```

Simulation Code

```
138     # Calculate current rms and interpolated "phase"
139     iipk = np.max(iss)
140     iirms = rms(iss)
141     op.update({"iipk":iipk})
142     op.update({"iirms":iirms})
143     # Get the positive going zero crossing index
144     iizx = np.diff( np.sign(np.concatenate( ([iss[-1]], iss) ) ) )
145     iizx = np.transpose(iizx.nonzero())
146     iizxp = iizx[iss[iizx]>0]
147     # Calculate the coarse offset in the vector
148     tibase = iizxp-1
149     # Interpolate (linear) to get fractional offset increment
150     x1, x2 = 0.0, 1.0
151     y1, y2 = iss[iizxp-1], iss[iizxp]
152     m = (y1-y2)/(x1-x2)
153     b = y1
154     tiinc = -b/m
155     # Combine coarse offset and fractional estimation, and convert
156     # it to radians
157     tibase = tibase + tiinc
158     ti = -float(tibase)/(len(iss)-1) * 2*pi - pi/2
159     if ti<-pi: ti = ti+2*pi
160     if ti> pi: ti = ti-2*pi
161     op.update({"ti":ti})
162
163 else:
164     op = None
165
166 return op
167
168
169 def iszvs_estimate(op, thresh=0.31416, modifyop=False):
170     '''Quickly estimates whether an operating condition meets
171     ZVS constraints, using the impedance approximation.'''
172     valid = True
173     pow = estimate_currents(op)
174     ii = np.abs(pow[3])
175     ti = np.angle(pow[3])
176
177     ts2 = -pi/2*(1-op["ds"])
178     ts1 = -pi/2*(1+op["ds"])
179     tb = op["tb"]
180     tu = op["tu"]
181
182     if ((ti-ts2) > thresh): valid = False
183     if ((ti-ts1) < -thresh): valid = False
184     if ((ti-tb) > thresh): valid = False
185     if ((ti-tu) < -thresh): valid = False
186
187     if modifyop:
188         op['iipk'] = abs(pow[3])
189         op['iirms'] = abs(pow[4])
190
```

```
191     return valid
```

B.1.6 hepvmi/__init__.py

B.1.7 hepvmi/optimize.py

```

1 from math import pi
2 import numpy as np
3 import hepvmi.parameterestimation as paramest
4
5 #####
6
7 def minimize_powererror(op0, printstatus=False, fullreturn=False, maxiter=50, ftol=1e-3,
8     weights=[1,0,1]):
9     powerfunc = paramest.calculate_currents
10    ps = op0['ps']
11    pu = op0['pu']
12    pb = -op0['ps']-pu
13    powErrFunc = lambda p: weights[0]*abs(p[0]-ps) + \
14        weights[1]*abs(p[1]-pb) + \
15        weights[2]*abs(p[2]-pu)
16    objFunc = lambda o: powErrFunc([ii*v for (ii,v) in zip(powerfunc(o),[op0['vi'],op0['vc'],
17        ],op0['vl'])]) )
18
19    dxy = op0['fsw']/50e6*2*pi
20
21    ## For the first step choice, we evaluate the current and all adjacent steps
22    Ax = np.array([[-1, 0, 1],[-1, 0, 1],[-1, 0, 1]]) #np.array([-1,0,1]*3).reshape(3,3)
23    Ay = np.array([[ -1, -1, -1],[ 0, 0, 0],[ 1, 1, 1]]) #Ax.transpose()
24    # reshape the array to a list for ease of use
25    Ab = Ax.reshape(1,9)[0]
26    Au = Ay.reshape(1,9)[0]
27
28    # make a copy of the starting point
29    bestop = dict(op0)
30    orig = 4
31
32    if printstatus: print "Rounding angles to nearest multiple of resolution: %f" % (dxy,)
33    bestop['tb'] = round(bestop['tb']/dxy)*dxy
34    bestop['tu'] = round(bestop['tu']/dxy)*dxy
35
36    pows = powerfunc(bestop)
37    bestobj = powErrFunc(pows)
38    if printstatus: print "Ideal powers:", [ps,pb,pu]
39    if printstatus: print "Current powers:", pows[0:3]
40    if printstatus: print "Starting at: %.4f" % (bestobj,)
```

Simulation Code

```
40     finished = 0
41     iter = 0
42
43     while True:
44         # Create the list of steps to evaluate
45         opup = [dict({'tb':atb*dxy+bestop['tb'], 'tu':atu*dxy+bestop['tu']}) for (atb,atu)
46             in zip(Ab,Au)]
47         # Evaluate each step
48         evalops = [dict(bestop.items()+dop.items()) for dop in opup]
49         objvals = [objFunc(o) for o in evalops]
50
51         # Make a copy of the step that gives the lowest objective
52         curridx = np.argmin(objvals,0)
53         currobj = objvals[curridx]
54         currop = evalops[curridx]
55
56         # Test for stopping conditions
57         if currobj >= bestobj: finished = 1 # Finished normally
58         if abs(currobj-bestobj) < ftol: finished = 2 # No more steps below tolerance
59         if iter > maxiter: finished = 3 # Exceeded iterations
60         if abs(currobj)>np.max(np.abs([ps,pb,pu]))/2: finished = 4 # Initial error is too
61             high
62
63         if finished:
64             if printstatus: print "Finished (",finished,")."
65             if fullreturn:
66                 # return (op,{'retval':finished,'iter':iter})
67                 return (bestop, bestobj, finished, iter)
68             else:
69                 return bestop
70         else:
71             dab = Ab[curridx]
72             dau = Au[curridx]
73             if printstatus: print "(%d) Improved objective %.4f->%.4f ... [tb: %f (%+.4f),
74                 tu: %f (%+.4f)]" % (iter, bestobj,currobj, bestop['tb'],dab*dxy, bestop['tu'],
75                 ],dau*dxy)
76             iter = iter + 1
77             # Create new list of steps to evaluate based on the most recent step
78             if dab==0:
79                 Au = [dau, dau, dau]
80                 Ab = [-1,0,1]
81             elif dau==0:
82                 Ab = [dab, dab, dab]
83                 Au = [-1,0,1]
84             else:
85                 Ab = [dab, dab, dab, 0 , -dab]
86                 Au = [-dau, 0, dau, dau, dau]
87                 #Ab = [dab, dab, 0 ]
88                 #Au = [ 0, dau, dau ]
89
90             Ab = np.array(Ab)
91             Au = np.array(Au)
92             bestop =dict(currop)
```

89 bestobj=currobj

B.1.8 hepvmi/parameterestimation.py

```
1 #!/usr/bin/env python
2
3 from math import pi
4 from math import sqrt
5 import math
6 import cmath
7 import numpy as np
8 import scipy.optimize as optim
9 import matplotlib.pyplot as plt
10
11 from converteroperation import *
12 from contourintersection import *
13
14 def rms(data, axis=0):
15     return np.sqrt(np.mean(data ** 2, axis))
16
17 def estimate_currents(vars):
18     fsw = vars["fsw"]
19     ds = vars["ds"]
20     tb = vars["tb"]
21     tu = vars["tu"]
22     vi = vars["vi"]
23     vc = vars["vc"]
24     vl = vars["vl"]
25     R = vars["R"]
26     L = vars["L"]
27     C = vars["C"]
28
29     w = 2*pi*fsw
30     # Resonant Tank Impedance
31     zt = 1j*w*L + 1/(1j*w*C) + R
32     # Generate Voltages
33     db = du = 0.5
34     vs = 4/pi*(vi )*np.sin(pi*ds/2) * np.exp(1j* 0)
35     vb = 4/pi*(vc/2)*np.sin(pi*db ) * np.exp(1j*tb)
36     vu = 4/pi*(vl/2)*np.sin(pi*du ) * np.exp(1j*tu)
37     vt = vs+vb-vu
38     # Generate Current
39     ii = 1/(zt)*vt
40
41     # Define Constraint Equations
42     ias = (1/2.)*( vs*(-ii.conjugate()) ).real/(vi)
43     iab = (1/2.)*( vb*(-ii.conjugate()) ).real/(vc)
44     iau = (1/2.)*( vu*( ii.conjugate()) ).real/(vl)
45
46     # Alternative Formulation, equivalent results
```

Simulation Code

```
47     #z = cmath.polar(zt)[0]
48     #tz = cmath.polar(zt)[1]
49     #vi = 4/pi*vi *np.sin(pi*ds/2)
50     #vc = 4/pi*vc/2*np.sin(pi*db )
51     #vl = 4/pi*vl/2*np.sin(pi*du )
52     #ps = (1/2.)* vi*(np.cos(tz-tu )*vl-np.cos(tz )*vi-np.cos(tz-tb )*vc)/(z)
53     #pu = (1/2.)*-vl*(np.cos(tz )*vl-np.cos(tz+tu)*vi-np.cos(tz+tu-tb)*vc)/(z)
54     #pb = (1/2.)* vc*(np.cos(tz-tu+tb)*vl-np.cos(tz+tb)*vi-np.cos(tz )*vc)/(z)
55
56     return [ias, iab, iau, ii, ii/sqrt(2)]
57
58 def calculate_currents(vars):
59     opp = OperatingPoint(valdict=vars)
60     opp.generate_model()
61     opp.generate_waveforms()
62     convmodel = opp.model
63     convwaves = opp.waveforms
64
65     vt = convwaves.waves["vt"]
66     vvs = convwaves.waves["vs"]/opp.params['vi']
67     vvb = convwaves.waves["vb"]/opp.params['vc']
68     vvu = convwaves.waves["vu"]/opp.params['vl']
69     iss = convwaves.waves["is"]
70
71     ni = iss.shape[0]
72     ias = sum(vvs*(-iss))/ni
73     iab = sum(vvb*(-iss))/ni
74     iau = sum(vvu*( iss))/ni
75     pt = sum(vt*( iss))/ni
76
77
78     ## Get the positive going zero crossing index
79     iizz = np.diff( np.concatenate( ([iss[-1]], iss) ) )
80     iizz = np.transpose(iizz.nonzero())
81     if len(iizz)>2:
82         iipk = np.NAN
83         iirms = np.NAN
84     else:
85         iipk = np.max(iss)
86         iirms = rms(iss)
87
88     # else:
89     # ### Calculate current rms and interpolated "phase"
90     # iiv= iss
91     # ii = rms(iiv)
92
93     # iizxp = iizz[iiv[iizz]>0]
94     # # Calculate the coarse offset in the vector
95     # tibase = iizxp-1
96     # # Interpolate (linear) to get fractional offset increment
97     # x1, x2 = 0.0, 1.0
98     # y1, y2 = iiv[iizxp-1], iiv[iizxp]
99     # m = (y1-y2)/(x1-x2)
```

```

100 # b = y1
101 # tiinc = -b/m
102 # # Combine coarse offset and fractional estimation, and convert
103 # # it to radians
104 # tibase = tibase + tiinc
105 # ti = -float(tibase)/(len(iiv)-1) * 2*pi
106
107 #iii = ii*math.sqrt(2)*cmath.exp(1j*ti)
108 return [ias, iab, iau, iipk, iirms]
109
110 def calculate_current_array(vars, debugprint=False):
111     # ## "calculated power" equivalent of "estimated power" with matrix angles
112     # ## for
113     tba = vars['tb']
114     tua = vars['tu']
115
116     op = dict(vars)
117     ias = np.zeros(tba.shape)
118     iab = np.zeros(tba.shape)
119     iau = np.zeros(tba.shape)
120     iipk = np.zeros(tba.shape)
121     iirms = np.zeros(tba.shape)
122     if debugprint: print ps.shape
123     for x in xrange(tba.shape[0]):
124         for y in xrange(tba.shape[1]):
125             if debugprint: print "p",
126             op.update({"tb":tba[x,y], "tu":tua[x,y]})
127             ias[x,y], iab[x,y], iau[x,y], iipk[x,y], iirms[x,y] = calculate_currents(op)
128
129     return [ias, iab, iau, iipk, iirms]
130
131 def remap_domain(values=np.array([]), dom=[0,0], npoints=1):
132     return values*(dom[1]-dom[0])/float(npoints)+dom[0]
133
134 def estimate_angles_intersection(opvars, N=101, thresh=10, domain=[-pi,pi,-pi,pi], samples=[]
135     , recurse=True, recurse_res=0.01, use_waveforms=False, debugprint=False):
136     ## print "entering estimate_angles:", N, thresh, domain, samples, recurse, recurse_res
137     if (len(samples)!=2):
138         samples = [N, N]
139
140     Nx = samples[0]
141     Ny = samples[1]
142     domainx = [domain[0],domain[1]]
143     domainy = [domain[2],domain[3]]
144
145     # Setup the domain to brute force
146     domx = np.linspace(domainx[0], domainx[1], Nx)
147     domy = np.linspace(domainy[0], domainy[1], Ny)
148     t0a = np.outer(np.ones(domy.shape), domx) #x
149     t1a = np.outer(domy, np.ones(domx.shape)) #y
150
151     # Duplicate the operating params to assign the search domain

```

Simulation Code

```
152 # Estimate the resulting power; returns matrices with full result
153 op = opvars
154 op.update({"tu":t1a, "tb":t0a})
155
156 if debugprint: print "Mapping domain"
157 if use_waveforms:
158     if debugprint: print "Using PWL waveforms"
159     ias, iab, iau, iipk, iirms = calculate_current_array(op)
160 else:
161     if debugprint: print "Using sinusoidal approximation"
162     ias, iab, iau, iipk, iirms = estimate_currents(op)
163
164 # Find the intersection estimates: returns a list of bounds for each
165 if debugprint: print "Estimating Contour Intersection"
166 xyclusters = estimate_contour_intersection(iab*op['vc'], op["pb"], iau*op['vl'], op["pu"],
167     ", thresh=thresh)
168
169 # Now step through each of the clusters and see if the resolution
170 # requirement has been met, or if we're recursing without progress
171 # * this could be put into the above nested loop, but brought out for clarity
172 if debugprint: print "Processing %d clusters" % len(xyclusters)
173 isectsdom = []
174 for cl in xyclusters:
175     # Calculate the uncertainty in the original domain
176     pminx, pmaxx = remap_domain(np.array((cl[0]-1,cl[1]+1)),domainx, Nx)
177     pminy, pmaxy = remap_domain(np.array((cl[2]-1,cl[3]+1)),domainy, Ny)
178     reserrx = abs(pminx-pmaxx)
179     reserry = abs(pminy-pmaxy)
180     reserr = max(reserrx, reserry)
181
182     # Set a new domain that bounds the cluster, and check it against
183     # the previous domain to ensure that we're making progress
184     newdomain = [pminx, pmaxx, pminy, pmaxy]
185     domdelta = abs(np.array(domain)-np.array(newdomain))
186     domdelta = max(domdelta)
187
188     # If either of the errors is greater than the requested resolution,
189     # and recursion is requested, shrink the search domain around this
190     # new domain and try again
191     #print "Reserr:",reserr, "Domdelta:", domdelta, "Recurse:", recurse
192     if (reserr>recurse_res) and (domdelta>recurse_res) and (recurse==True):
193         if debugprint: print "Recursing (resx=%e, resy=%e, delta=%e)" % (reserrx,
194             reserry, domdelta)
195         isects = estimate_angles_intersection(opvars, domain=newdomain, samples=[Nx,Ny],
196             recurse=recurse, recurse_res=recurse_res,
197             use_waveforms=use_waveforms, debugprint=
198                 debugprint)
199         for i in isects:
200             isectsdom.append(list(i))
201 else:
202     # Accept the uncertainty of of this intersection, and take the
203     # point at the center of the intersection bounds
204     isectdom = [ (pminx+pmaxx)/2.0, (pminy+pmaxy)/2.0 ]
```

```

202     isectsdom.append(isectdom)
203     if debugprint: print "Found solution:", isectdom
204     #print "Found Solution:", isectdom
205     # With all clusters investigated and intersects collected, convert to an
206     # array and return. If the result list was empty, return a zero length
207     # 2d array
208     isectsdom = np.array(isectsdom)
209     if min(isectsdom.shape)==0: isectsdom = np.zeros((0,2))
210     return isectsdom
211
212 def estimate_angles_intersection_wrap(x, debugprint, use_waveforms):
213     #print "**Estimating Angle"
214     return estimate_angles_intersection(x, domain=[-pi,pi,-pi,pi], N=21,
215                                         recurse_res=0.02, recurse=True,
216                                         debugprint=debugprint, use_waveforms=use_waveforms)
217
218 def get_angles(op, usewaves=False, debugprint=False, printstatus=True):
219     finalops = []
220
221     #if statusprint: print ".", #dict(op).setdefault('serial',0),
222     if printstatus: print "\n** initial op\n", op
223     #Estimate the angles through intersection method
224     # Returns a list of arrays
225     #----- print "Initial intersection estimation..."
226     isolns = estimate_angles_intersection_wrap(dict(op), debugprint=debugprint,
227                                                 use_waveforms=usewaves)
228     if printstatus: print "** initial solns: ", [np.array(x) for x in isolns]
229
230     #----- print "Creating full operating point list..."
231     # Put the all estimated solutions into complete operating points
232     allops = []
233     for sol in isolns:
234         newop = dict(op)
235         newop.update({"tb": sol[0], "tu": sol[1]}) 
236         allops.append(newop)
237
238     return allops

```

B.1.9 extract-ops.py

```

1 import operator
2 import os.path
3 from math import pi
4 import hepmi.idealzvs as zvs
5 import hepmi.compensation as comp
6 import mosfet_parameters as mosdev
7 import pickle
8 import loadsav
9 import sys
10

```

Simulation Code

```
11 saveAsPickle = True
12 saveAsOps = False
13
14 fb_mosfet = mosdev.BSC042NE7NS3
15 bb_mosfet = mosdev.STx13NM60
16 cc_mosfet = mosdev.STx13NM60
17
18 delays = {}
19 delays["com"] = 40e-9
20 delays["s1"] = 80e-9
21 delays["s2"] = 80e-9
22 delays["u"] = 180e-9
23 delays["b"] = 180e-9
24
25
26 def isgoodzvs2(op):
27     # old function, but semi-valid, used as comparison agains isgoodzvs for sanity
28     s1c, s2c = 2e-9/36, 2e-9/36
29     s1qv_func = lambda v: s1c*v
30     s2qv_func = lambda v: s2c*v
31     uqv_func = lambda v: (v<50) and (3.043e-9*v**0.585) or ((1.026e-9*(v-50)**1.375)/v +
32         1.5e-6/50)
33     bqv_func = lambda v: uqv_func(v)
34
35     qs1 = s1qv_func(op["vi"]/op['N'])
36     qs2 = s2qv_func(op["vi"]/op['N'])
37     qu = uqv_func(op["vl"])
38     qb = bqv_func(op["vc"])
39
40     goodzvs = True
41     goodzvs = goodzvs and ( qs1 < abs(min(op["zvs_qs1"])) )
42     goodzvs = goodzvs and ( qs2 < abs(min(op["zvs_qs2"])) )
43     goodzvs = goodzvs and ( qu < abs(min(op["zvs_qu"])) )
44     goodzvs = goodzvs and ( qb < abs(min(op["zvs_qb"])) )
45
46     return goodzvs
47
48 def isgoodzvs(op):
49     qs1 = 2*mosdev.get_output_charge( device=fb_mosfet, voltage=op["vi"]/op['N'] ) / op["N"]
50     qs2 = 2*mosdev.get_output_charge( device=fb_mosfet, voltage=op["vi"]/op['N'] ) / op["N"]
51     qu = 2*mosdev.get_output_charge( device=cc_mosfet, voltage=op["vl"] )
52     qb = 2*mosdev.get_output_charge( device=bb_mosfet, voltage=op["vc"] )
53
54     goodzvs = True
55     goodzvs = goodzvs and ( qs1 < abs(min(op["zvs_qs1"])) )
56     goodzvs = goodzvs and ( qs2 < abs(min(op["zvs_qs2"])) )
57     goodzvs = goodzvs and ( qu < abs(min(op["zvs_qu"])) )
58     goodzvs = goodzvs and ( qb < abs(min(op["zvs_qb"])) )
59
60
61
62 #-----
```

```

63
64
65 # Load the data
66 #zvsops = pickle.load(file('zvsops.pickle'))
67 if len(sys.argv) == 2:
68     filename = sys.argv[1]
69 else:
70     sys.exit(2)
71
72 # define the voltage-charge functions
73 qfuncs = {}
74 qfuncs["s1qoss_func"] = lambda v: 2*mosdev.calculate_qoss( device=mosdev.BSC042NE7NS3,
    voltage=v)
75 qfuncs["s2qoss_func"] = lambda v: 2*mosdev.calculate_qoss( device=mosdev.BSC042NE7NS3,
    voltage=v)
76 qfuncs[ "uqoss_func"] = lambda v: 1.75*mosdev.get_output_charge( device=mosdev.STx13NM60,
    voltage=v)
77 qfuncs[ "bqoss_func"] = lambda v: 1.75*mosdev.get_output_charge( device=mosdev.STx13NM60,
    voltage=v)
78
79 #zvsops = pickle.load(file('200w32v15d0.pickle'))
80 zvsops = pickle.load(file(filename))
81 #zvsops = [zvs.calculate_zvsmargins(o) for o in zvsops if o]
82 zvsops = [comp.calculate_deadtime(o, mindt=30e-9, **qfuncs) for o in zvsops if o]
83 zvsops = [comp.calculate_lag(o,delay=delays) for o in zvsops if o]
84
85
86 badzvs = [x for x in zvsops if not isgoodzvs(x)]
87 goodzvs = [x for x in zvsops if isgoodzvs(x)]
88
89 # not necessary, but useful for comparison with bad/good zvs
90 badzvs2 = [x for x in zvsops if not isgoodzvs2(x)]
91 goodzvs2 = [x for x in zvsops if isgoodzvs2(x)]
92
93
94 #sort the good ops by the quality factor, and select the top few
95 goodzvs.sort(key=lambda x: x['Q'], reverse=False)
96 bestQops = []#goodzvs[:20]
97 goodzvs.sort(key=lambda x: x['iirms'], reverse=False)
98 bestIops = goodzvs[:50]
99
100 #write out the top oppoints to separate files, ready to be used
101 fname = os.path.split(filename)[1]
102 if saveAsPickle:
103     pickle.dump(bestQops+bestIops,open(fname[:11]+"_x.pickle" , "w" ))
104
105 if saveAsOps:
106     for n,o in enumerate(bestQops+bestIops):
107         loadsave.savevar(filename[:10]+str(n)+'.op', o)

```

B.1.10 gen_sweeplist.py

```
1 def gen_listpermutations(varlist, sweepvarlist, n):
2     """
3         Takes two lists of tuples (from a dict().items() for example),
4         and then creates a generator that iterates over all possible
5         combinations of the sweepvarlist entries.
6
7     Example:
8     Args: varlist=[('a',1)],
9           sweepvarlist=[ ('b',xrange(2)), ('c', xrange(2)) ]
10    Generator result: [[('a', 1), ('b', 0), ('c', 0)],
11                      [ ('a', 1), ('b', 0), ('c', 1)],
12                      [ ('a', 1), ('b', 1), ('c', 0)],
13                      [ ('a', 1), ('b', 1), ('c', 1)]]
14
15    ...
16    # Check end-of-recursion for when we're done augmenting the list
17    try:
18        sweepvar, sweepvals = sweepvarlist[0]
19    except IndexError, ie:
20        yield varlist
21    else:
22        # Ensure that sweepvals is an iterable
23        try:
24            iter(sweepvals)
25        except TypeError, te:
26            sweepvals = [sweepvals]
27        # For each value for the var, augment the list, and dive down
28        # recursively
29        for val in sweepvals:
30            newvarlist = varlist + [(sweepvar, val)] + [('serial',n)]
31            for x in gen_listpermutations(newvarlist, sweepvarlist[1:],n):
32                n += 1
33                yield x+['serial',n]
34
35
36 def opp_expander(op):
37     listperms = gen_listpermutations(op.items(),op.items(),0)
38     return [ dict(perm) for perm in listperms ]
```

B.1.11 loadsave.py

```
1 import json
2
3 def loadvar(file):
4     return json.load(open(file,'r'))
5
6 def savevar(file, var):
7     json.dump(var, open(file,'w'), indent=1)
```

```

8 def loadsave(file, var=None):
9     if var==None:
10         return loadvar(file)
11     else:
12         savevar(file, var)
13

```

B.1.12 mosfet_parameters.py

```

1 # MOSFET capacitance parameters specified in pF (1e-12) units
2
3 STx13NM60 = {}
4 STx13NM60['_name'] = "STx13NM60"
5 STx13NM60['_desc'] = ""
6 STx13NM60['c_oss'] = [5500, 3800, 1500, 950, 400, 61, 55, 49, 44, 38, 33, 32, 31, 30 ]
7 STx13NM60['v_oss'] = [0, 1, 10, 20, 30, 40, 60, 80, 100, 200, 300, 400, 500, 600]
8
9 IPP60R250CP = {}
10 IPP60R250CP['_name'] = "IPP60R250CP"
11 IPP60R250CP['_desc'] = ""
12 IPP60R250CP['c_oss'] = [8000, 2500, 1500, 1000, 120, 75, 58, 50, 45, 42, 40, 39 ]
13 IPP60R250CP['v_oss'] = [0, 12.5, 25, 37.5, 50, 75, 100, 125, 150, 200, 350, 500]
14
15 BSC042NE7NS3 = {}
16 BSC042NE7NS3['_name'] = "BSC042NE7NS3"
17 BSC042NE7NS3['_desc'] = ""
18 BSC042NE7NS3['c_oss'] = [3500, 2000, 1700, 1400, 950, 700, 550, 500]
19 BSC042NE7NS3['v_oss'] = [0, 5, 10, 15, 30, 45, 60, 75 ]
20
21 PSMN8R5 = {}
22 PSMN8R5['_name'] = "PSMN8R5"
23 PSMN8R5['_desc'] = ""
24 PSMN8R5['c_oss'] = [2000, 1100, 580, 430, 350, 310, 280, 260]
25 PSMN8R5['v_oss'] = [0, 1, 5, 10, 20, 30, 40, 50 ]
26
27 PSMN5R5 = {}
28 PSMN5R5['_name'] = "PSMN8R5"
29 PSMN5R5['_desc'] = ""
30 PSMN5R5['c_oss'] = [2900, 1900, 830, 650, 510, 440, 410, 400]
31 PSMN5R5['v_oss'] = [0, 1, 5, 10, 20, 30, 40, 50 ]
32
33 #-----
34 def calculate_qoss(device=None, C=None, V=None, voltage=0):
35     return get_output_charge(device=device, C=C, V=V, voltage=voltage)
36
37 def get_output_charge(device=None, C=None, V=None, voltage=0):
38     # If the device is specified, pull out the parameters
39     if device:
40         C = device['c_oss']
41         V = device['v_oss']

```

Simulation Code

```
42
43     # Check to see if cap and volt vectors were passed
44     if (C==None) or (V==None):
45         return -1
46     # Check if
47     if (voltage>V[-1]): return -1
48
49
50     ## Integrate the complete segments first
51     i = 0
52     Q = 0
53     while (voltage>V[i+1]):
54         # Trapezoidal Integration for single step
55         Qttmp1 = (V[i+1]-V[i])*min(C[i+1],C[i]) # rectangular base
56         Qttmp2 = 0.5*(V[i+1]-V[i])*abs(C[i+1]-C[i]) # triangle top
57         Q = Q+Qttmp1+Qttmp2
58         i = i+1
59
60     ## integrate remaining fractional portion
61     # perform interpolation
62     m = (C[i+1]-C[i]) / float(V[i+1]-V[i])
63     b = C[i]
64     Vend = voltage
65     Cend = m*(voltage-V[i])+b
66
67     Qttmp1 = (Vend-V[i])*min(Cend,C[i]) # rectangular base
68     Qttmp2 = 0.5*(Vend-V[i])*abs(Cend-C[i]) # triangle top
69     Q = Q+Qttmp1+Qttmp2
70
71     return Q*1e-12
```

B.1.13 sweep-main.py

```
1
2 import sys
3 import time
4 import pickle
5 import numpy as np
6 import hepmi.parameterestimation as paramest
7 import hepmi.converteroperation as conv
8 import hepmi.idealzvs as zvs
9 import hepmi.optimize as optim
10 from gen_sweplist import *
11 from math import pi
12
13 #from hepmi.converteroperation import OperatingPoint
14 #from hepmi.operatingpoints import simop
15
16 def get_angles_wrap(x):
17     try:
```

```

18     #print x['serial'], "",  
19     rval = paramest.get_angles(x, usewaves=False, debugprint=False, printstatus=False)  
20     return rval  
21 except:  
22     print "***** EXCEPTION *****"  
23     print te  
24 print "*****"  
25 print x  
26     print "*****"  
27     return []  
28  
29 def fmin_wrap(x):  
30     return optim.minimize_powererror(x,fullreturn=True,printstatus=False)  
31  
32 #-----  
33 #-----  
34 #-----  
35 def usage():  
36     sys.stderr.write("\n")  
37     sys.stderr.write("Usage: <thisscript.py> [file]\n")  
38     sys.stderr.write("\n")  
39     sys.stderr.write("[file] defines the variables for the sweep, using python syntax.\n")  
40     sys.stderr.write("An example [file] contents would be:\n")  
41     sys.stderr.write("\n")  
42  
43     sys.stderr.write(" outputfilename = '200w32v45d0.pickle'\n")  
44     sys.stderr.write(" N = 6.05\n")  
45     sys.stderr.write(" op = {\n")  
46     sys.stderr.write(" 'C': 23.93e-09,\n")  
47     sys.stderr.write(" 'L': 169.2e-6,\n")  
48     sys.stderr.write(" 'R': 1.5,\n")  
49     sys.stderr.write(" 'N': N,\n")  
50     sys.stderr.write(" 'ds': 0.8,\n")  
51     sys.stderr.write(" 'vc': 170.0,\n")  
52     sys.stderr.write(" 'vi': np.array([32])*N,\n")  
53     sys.stderr.write(" 'fsw': np.arange(100e3, 500e3, 5e3),\n")  
54     sys.stderr.write(" 'ds': np.arange(0.6, 1.0, .05),\n")  
55     sys.stderr.write(" 'tl': np.array([45])*pi/180,\n")  
56     sys.stderr.write(" 'pavg': np.array([200]) }\n")  
57     sys.stderr.write("\n")  
58     sys.exit(2)  
59  
60  
61 if __name__ == "__main__":  
62     USESMP = True  
63     SAVE_RESULTS = True  
64     SAVE_WITH_PICKLE = True  
65     printstatus = True  
66     printdebug = False  
67  
68     REDUCE_SET_USING_ZVS = False  
69     REDUCE_SET_USING_Q = False  
70     MAXIMUM_Q = 10

```

Simulation Code

```
71 CONVERGE_USING_PWL = False
72 CALCULATE_ZVS_MARGINS = False
73
74 #sys.setrecursionlimit(50000)
75
76 if len(sys.argv) != 2:
77     usage()
78 else:
79     outputfilename = None
80     op = None
81     # the execfile loads the variables from the file
82     execfile(sys.argv[1])
83     if (not outputfilename) or (not op):
84         usage()
85
86 # outputfilename = "200w32v45d0.pickle"
87 # op = \
88 # {'C': 23.93e-09,
89 # 'L': 169.2e-6,
90 # 'R': 1.5,
91 # 'N': 6.0,
92 # 'ds': 0.8,
93 # 'vc': 170.0,
94 # 'vi': np.array([32])*6.05,
95 # 'fsw': np.arange(100e3, 500e3, 5e3),
96 # 'ds': np.arange(0.6, 1.0, .05),
97 # 'tl': np.array([45])*pi/180,#np.arange(1e-12,91,10)*pi/180,
98 # 'pavg': np.array([200])
99 # }
100
101 numops = 1
102 for v in op.values():
103     try:
104         numops = numops * len(v)
105     except TypeError, te:
106         pass
107 if printstatus: print "%d Operating points will be constructed" % numops
108
109
110 #-----
111 #-----
112 if USESMP:
113     from multiprocessing import Pool, cpu_count
114     cpus = cpu_count()
115     p = Pool(processes=cpus)
116     if printstatus: print "Using SMP with %d CPUs" % cpus
117     mymap = lambda x,y: p.map(x,y,chunksize=numops/128+1)
118 else:
119     mymap = map
120 #-----
121 timefirststart = time.time()
122 #-----
```

```

124 if printstatus: print "Constructing operating points ...",
125 timestart = time.time()
126 allops = opp_expander(op)
127 allops = [ dict( o.items() + conv.gen_oppoint(linepos=o["tl"],theta=o.get('theta',0.0),
128 vlpk=340, pavg=o["pavg"]).items() )
129         for o in allops ]
130 if printstatus: print "Time elapsed:", (time.time()-timestart)
131 if printstatus: print " ** Initial points: ", len(allops)
132 #-----
133 if printstatus: print "Calculating Results ...",
134 timestart = time.time()
135 if len(allops)>0:
136     allops = mymap(get_angles_wrap,allops)
137 else:
138     allops = []
139 if printstatus: print "Time elapsed:", (time.time()-timestart)
140
141 #-----
142 # Flatten the list of lists that are generated, ignoring the empty ones;
143 flatten = lambda it: [ y for x in it for y in x if x ]
144 #if printstatus: print "Flattening Results ...",
145 #timestart = time.time()
146 allops = flatten(allops)
147 if printstatus: print " ** Initial solutions: ", len(allops)
148 #if printstatus: print "Time elapsed:", (time.time()-timestart)
149 zvsops = allops
150
151 #-----
152 if REDUCE_SET_USING_ZVS:
153 timestart = time.time()
154     if printstatus: print "Reducing solution set with ZVS approximation ...",
155 if len(allops)>0:
156     zvsstatus = mymap(zvs.iszvs_estimate,allops)
157     zvsops = [op for (op, iszvs) in zip(allops,zvsstatus) if iszvs]
158 else:
159     zvsops = []
160
161     if printstatus: print "Time elapsed:", (time.time()-timestart)
162     if printstatus: print " ** Reduced solutions: ", len(zvsops)
163
164 #-----
165 if REDUCE_SET_USING_Q:
166 timestart = time.time()
167     if printstatus: print "Reducing solution set by limiting loaded Q ...",
168     maxQ = MAXIMUM_Q
169     if len(zvsops)>0:
170         filtops = []
171         for op in zvsops:
172             vals = paramest.estimate_currents(op)
173             iipk = abs(vals[3])
174             Q = 2*pi*op['fsw']/2*op['L']*iipk**2/max([op['pu'],op['pavg']])
175             if Q<maxQ:

```

Simulation Code

```
176         filtops.append(op)
177     op['Q'] = Q
178     zvsops = filtops
179     else:
180         zvsops = []
181
182     if printstatus: print "Time elapsed:", (time.time()-timestart)
183     if printstatus: print " ** Reduced solutions:", len(zvsops)
184
185 #-----
186     if CONVERGE_USING_PWL:
187         if printstatus: print "Converging Angles to PWL Solutions ...",
188         timestart = time.time()
189         if len(zvsops)>0:
190             zvsopsfull = mymap(fmin_wrap,zvsops)
191             for (op,rank,code,iter) in zvsopsfull:
192                 op.update({'optim_eval':rank, 'optim_cond':code, 'optim_iters':iter})
193             zvsops = zip(*zvsopsfull)[0]
194         else:
195             zvsops = []
196
197         if printstatus: print "Time elapsed:", (time.time()-timestart)
198
199 #-----
200     if CALCULATE_ZVS_MARGINS:
201         if printstatus: print "Calculating ZVS Margins ...",
202         timestart = time.time()
203     if len(zvsops)>0:
204         zvsops = mymap(zvs.calculate_zvsmargins, zvsops)
205     else:
206         zvsops = []
207         zvsops = [o for o in zvsops if o]
208         #for i in range(zvsops.count(None)):
209         #    zvsops.remove(None)
210
211     if printstatus: print "Time elapsed:", (time.time()-timestart)
212     if printstatus: print " ** Valid ZVS solutions:", len(zvsops)
213
214 #-----
215     if SAVE_RESULTS:
216         timestart = time.time()
217         if printstatus: print "Saving Results to: ", outputfilename
218         if SAVE_WITH_PICKLE:
219             if printstatus: print "Using Pickle..."
220             pickle.dump(zvsops,open( outputfilename, "w" ))
221         else:
222             f = open(outputfilename,"w")
223             for o in zvsops: f.write(o.__repr__().__str__())
224             f.close()
225         if printstatus: print "Time elapsed:", (time.time()-timestart)
226
227 #-----
228     if printstatus: print "Finished:", (time.time()-timefirststart)
```

Appendix C

Digital Control Hardware Code

C.1 FPGA PWM Implementation

C.1.1 `clocking.v`

```
1 //////////////////////////////////////////////////////////////////
2 // Copyright (c) 1995-2009 Xilinx, Inc. All rights reserved.
3 //////////////////////////////////////////////////////////////////
4 // _____
5 // / \ / /
6 // /___\ / Vendor: Xilinx
7 // \ \ \ Version : 11.1
8 // \ \ Application : xaw2verilog
9 // / Filename : clocking.v
10 // /___\ / Timestamp : 08/31/2010 11:29:58
11 // \ \ /
12 // \___\/\___\
13 //
14 //Command: xaw2verilog -intstyle Z:/fpga-20100830/hepvmi-pwm-controller/ipcore_dir/clocking
15 .xaw -st clocking.v
16 //Design Name: clocking
17 //Device: xc3s700a-4fg484
18 //
19 // Module clocking
20 // Generated by Xilinx Architecture Wizard
21 // Written for synthesis tool: XST
22 `timescale 1ns / 1ps
23
24 module clocking(CLKIN_IN,
25                   RST_IN,
26                   CLKIN_IBUFG_OUT,
27                   CLK0_OUT,
28                   CLK2X_OUT,
29                   LOCKED_OUT);
30
31   input CLKIN_IN;
32   input RST_IN;
33   output CLKIN_IBUFG_OUT;
34   output CLK0_OUT;
35   output CLK2X_OUT;
36   output LOCKED_OUT;
```

```

37   wire CLKFB_IN;
38   wire CLKIN_IBUFG;
39   wire CLK0_BUF;
40   wire CLK2X_BUF;
41   wire GND_BIT;
42
43   assign GND_BIT = 0;
44   assign CLKIN_IBUFG_OUT = CLKIN_IBUFG;
45   assign CLK2X_OUT = CLKFB_IN;
46   IBUFG CLKIN_IBUFG_INST (.I(CLKIN_IN),
47                           .O(CLKIN_IBUFG));
48   BUFG CLK0_BUFG_INST (.I(CLK0_BUF),
49                       .O(CLK0_OUT));
50   BUFG CLK2X_BUFG_INST (.I(CLK2X_BUF),
51                       .O(CLKFB_IN));
52   DCM_SP DCM_SP_INST (.CLKFB(CLKFB_IN),
53                       .CLKIN(CLKIN_IBUFG),
54                       .DSSEN(GND_BIT),
55                       .PSCLK(GND_BIT),
56                       .PSEN(GND_BIT),
57                       .PSINCDEC(GND_BIT),
58                       .RST(RST_IN),
59                       .CLKDV(),
60                       .CLKFX(),
61                       .CLKFX180(),
62                       .CLK0(CLK0_BUF),
63                       .CLK2X(CLK2X_BUF),
64                       .CLK2X180(),
65                       .CLK90(),
66                       .CLK180(),
67                       .CLK270(),
68                       .LOCKED(LOCKED_OUT),
69                       .PSDONE(),
70                       .STATUS());
71   defparam DCM_SP_INST.CLK_FEEDBACK = "2X";
72   defparam DCM_SP_INST.CLKDV_DIVIDE = 2.0;
73   defparam DCM_SP_INST.CLKFX_DIVIDE = 1;
74   defparam DCM_SP_INST.CLKFX_MULTIPLY = 4;
75   defparam DCM_SP_INST.CLKIN_DIVIDE_BY_2 = "FALSE";
76   defparam DCM_SP_INST.CLKIN_PERIOD = 20.000;
77   defparam DCM_SP_INST.CLKOUT_PHASE_SHIFT = "NONE";
78   defparam DCM_SP_INST.DESKEW_ADJUST = "SYSTEM_SYNCHRONOUS";
79   defparam DCM_SP_INST.DFS_FREQUENCY_MODE = "LOW";
80   defparam DCM_SP_INST.DLL_FREQUENCY_MODE = "LOW";
81   defparam DCM_SP_INST.DUTY_CYCLE_CORRECTION = "TRUE";
82   defparam DCM_SP_INST.FACTORY_JF = 16'hC080;
83   defparam DCM_SP_INST.PHASE_SHIFT = 0;
84   defparam DCM_SP_INST.STARTUP_WAIT = "FALSE";
85 endmodule

```

C.1.2 counters.v

```
1 module counter_ce_sc(CLK, CLR, CE, Q);
2
3 parameter WIDTH = 16;
4
5 input CLK, CE, CLR;
6 output [WIDTH-1:0] Q;
7 reg [WIDTH-1:0] Q;
8
9 always @(posedge CLK)
10 begin
11   if (CLR)
12     Q <= 16'b0;
13   else
14     if (CE)
15       Q <= Q + 1'b1;
16   end
17
18 endmodule
```

C.1.3 hexascii.v

```
1 //////////////////////////////////////////////////////////////////
2 // Company:
3 // Engineer:
4 //
5 // Create Date: 15:42:18 08/04/2009
6 // Design Name:
7 // Module Name: hex2ascii
8 // Project Name:
9 // Target Devices:
10 // Tool versions:
11 // Description:
12 //
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // Additional Comments:
18 //
19 //////////////////////////////////////////////////////////////////
20 module bin2asciihex(
21   input [3:0] bin,
22   output reg [7:0] ascii
23 );
24
25 // Continuous decoding of binary values into hex chars
26 always @ (bin)
27 begin
```

```
28    case (bin)
29        4'h0: ascii = 8'h30;
30        4'h1: ascii = 8'h31;
31        4'h2: ascii = 8'h32;
32        4'h3: ascii = 8'h33;
33        4'h4: ascii = 8'h34;
34        4'h5: ascii = 8'h35;
35        4'h6: ascii = 8'h36;
36        4'h7: ascii = 8'h37;
37        4'h8: ascii = 8'h38;
38        4'h9: ascii = 8'h39;
39        4'hA: ascii = 8'h41;
40        4'hB: ascii = 8'h42;
41        4'hC: ascii = 8'h43;
42        4'hD: ascii = 8'h44;
43        4'hE: ascii = 8'h45;
44        4'hF: ascii = 8'h46;
45    default: ascii = 8'h3F; // "?"
46 endcase
47 end
48
49
50 endmodule
51
52 module asciihex2bin(
53     input [7:0] ascii,
54     output reg ishexchar,
55     output reg [3:0] bin
56 );
57
58 // Continuous decoding of ascii hex chars into binary values
59 always @(ascii)
60 case (ascii)
61     8'h30: bin = 4'h0;
62     8'h31: bin = 4'h1;
63     8'h32: bin = 4'h2;
64     8'h33: bin = 4'h3;
65     8'h34: bin = 4'h4;
66     8'h35: bin = 4'h5;
67     8'h36: bin = 4'h6;
68     8'h37: bin = 4'h7;
69     8'h38: bin = 4'h8;
70     8'h39: bin = 4'h9;
71     8'h41: bin = 4'hA;
72     8'h42: bin = 4'hB;
73     8'h43: bin = 4'hC;
74     8'h44: bin = 4'hD;
75     8'h45: bin = 4'hE;
76     8'h46: bin = 4'hF;
77     default: bin = 4'h0;
78 endcase
79
80 // Continuous decoding of ascii hex chars into binary values
```

```

81    always @(ascii)
82        case (ascii)
83            8'h30: ishexchar = 1'b1;
84            8'h31: ishexchar = 1'b1;
85            8'h32: ishexchar = 1'b1;
86            8'h33: ishexchar = 1'b1;
87            8'h34: ishexchar = 1'b1;
88            8'h35: ishexchar = 1'b1;
89            8'h36: ishexchar = 1'b1;
90            8'h37: ishexchar = 1'b1;
91            8'h38: ishexchar = 1'b1;
92            8'h39: ishexchar = 1'b1;
93            8'h41: ishexchar = 1'b1;
94            8'h42: ishexchar = 1'b1;
95            8'h43: ishexchar = 1'b1;
96            8'h44: ishexchar = 1'b1;
97            8'h45: ishexchar = 1'b1;
98            8'h46: ishexchar = 1'b1;
99            default: ishexchar = 1'b0;
100        endcase
101    endmodule
102

```

C.1.4 input_protocol_decode.v

```

1 //////////////////////////////////////////////////////////////////
2 // Company:
3 // Engineer:
4 //
5 // Create Date: 10:31:18 07/30/2009
6 // Design Name:
7 // Module Name: input_protocol_decode
8 // Project Name:
9 // Target Devices:
10 // Tool versions:
11 // Description:
12 //
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // Additional Comments:
18 //
19 //////////////////////////////////////////////////////////////////
20 module input_protocol_decode(
21     input CLK,
22     input CLR,
23     input DIN_TICK,
24     input [7:0] DIN,
25     output reg CMDOUT, // low for read cmd, high for write

```

```

26   output reg [15:0] DOUT,
27   output reg [11:0] AOUT,
28   output reg DECODED
29 );
30
31   reg[3:0] state;
32   parameter IDLE=4'b0000,
33     RWAIT=4'b0001,
34     CMD=4'b1000,
35     ADDR1=4'b1001,
36     ADDR2=4'b1010,
37     ADDR3=4'b1011,
38     DATA1=4'b1100,
39     DATA2=4'b1101,
40     DATA3=4'b1110,
41     DATA4=4'b1111;
42
43
44 // Continuous decoding of incoming data for CMD characters
45 parameter CMD_WR=1'b1;
46 parameter CMD_RD=1'b0;
47 reg iscmdchar;
48 reg decodedcmdchar;
49 always @ (DIN)
50 begin
51   case (DIN)
52     8'h72: {iscmdchar,decodedcmdchar} = {1'b1,CMD_RD};
53     8'h77: {iscmdchar,decodedcmdchar} = {1'b1,CMD_WR};
54     default: {iscmdchar,decodedcmdchar} = {1'b0,1'b0};
55   endcase
56 end
57
58 // Continuous decoding of incoming data for DATA/ADDR characters
59 wire ishexchar;
60 wire [3:0] decodedhexchar;
61 asciihex2bin input_decode(
62   .ascii(DIN),
63   .ishexchar(ishexchar),
64   .bin(decodedhexchar)
65 );
66
67
68 // State transitions
69 // -> occur only on DIN_TICK events (which are sync with CLK)
70 always @ (posedge CLK or posedge CLR)
71 begin
72   if (CLR == 1)
73     state <= IDLE;
74   else
75     if (DIN_TICK)
76       case(state)
77         IDLE: if(iscmdchar) state <= CMD;
78         else state <= IDLE;

```

```

79      CMD: if(ishexchar) state <= ADDR1;
80          else state <= IDLE;
81      ADDR1: if(ishexchar) state <= ADDR2;
82          else state <= IDLE;
83      ADDR2: if(ishexchar) state <= ADDR3;
84          else state <= IDLE;
85      ADDR3: if(ishexchar) state <= DATA1;
86          else state <= IDLE;
87      DATA1: if(ishexchar) state <= DATA2;
88          else state <= IDLE;
89      DATA2: if(ishexchar) state <= DATA3;
90          else state <= IDLE;
91      DATA3: if(ishexchar) state <= DATA4;
92          else state <= IDLE;
93      DATA4: state <= IDLE;
94
95      default state <= IDLE;
96  endcase
97
98  else
99      case(state)
100        ADDR3: if(CMDOUT==CMD_RD) state <= IDLE;
101        DATA4: state <= IDLE;
102        default: state <= state;
103    endcase
104
105
106 // State Outputs
107 always @ (posedge CLK)
108 begin
109     case(state)
110       CMD: AOUT[11:8] <= decodedhexchar;
111       ADDR1: AOUT[7:4] <= decodedhexchar;
112       ADDR2:
113           begin
114               AOUT[3:0] <= decodedhexchar;
115           end
116       ADDR3:
117           begin
118               DOUT[15:12] <= decodedhexchar;
119               DECODED <= (CMDOUT==CMD_RD) ? 1'b1 : 1'b0;
120           end
121       DATA1: DOUT[11:8] <= decodedhexchar;
122       DATA2: DOUT[7:4] <= decodedhexchar;
123       DATA3: DOUT[3:0] <= decodedhexchar;
124       DATA4: DECODED <= 1'b1;
125       default: // includes IDLE
126           begin
127               CMDOUT <= decodedcmdchar;
128               AOUT <= AOUT;
129               DOUT <= DOUT;
130               DECODED <= 1'b0;
131           end

```

```

132      endcase
133  end
134
135 /* // State Outputs
136 always @ (posedge CLK)
137   if (state==CMD) CMDOUT <= decodedcmdchar;
138
139 always @ (state or decodedhexchar)
140   if (state==ADDR1) AOUT[11:8] = decodedhexchar;
141   else AOUT[11:8] = AOUT[11:8];
142
143 always @ (state or decodedhexchar)
144   if (state==ADDR2) AOUT[7:4] = decodedhexchar;
145   else AOUT[7:4] = AOUT[7:4];
146
147 always @ (state or decodedhexchar)
148   if (state==ADDR3) AOUT[3:0] = decodedhexchar;
149   else AOUT[3:0] = AOUT[3:0];
150
151 always @ (state)
152   if (state==RWAIT | state==DATA4) DECODED = 1'b1;
153   //else DECODED = 1'b0;
154
155 always @ (state or decodedhexchar)
156   if (state==DATA1) DOUT[15:12] = decodedhexchar;
157   else DOUT[15:12] = DOUT[15:12];
158
159 always @ (state or decodedhexchar)
160   if (state==DATA2) DOUT[11:8] = decodedhexchar;
161   else DOUT[11:8] = DOUT[11:8];
162
163 always @ (state or decodedhexchar)
164   if (state==DATA3) DOUT[7:4] = decodedhexchar;
165   else DOUT[7:4] = DOUT[7:4];
166
167 always @ (state or decodedhexchar)
168   if (state==DATA4) DOUT[3:0] = decodedhexchar;
169   else DOUT[3:0] = DOUT[3:0];
170 */
171 endmodule

```

C.1.5 pwm_root_controller.v

```

1 //////////////////////////////////////////////////////////////////
2 // Company:
3 // Engineer:
4 //
5 // Create Date: 13:30:39 08/01/2009
6 // Design Name:
7 // Module Name: pwm_config_interface

```

```

8 // Project Name:
9 // Target Devices:
10 // Tool versions:
11 // Description:
12 //
13 // Dependencies:
14 //
15 // Revision:
16 // Revision 0.01 - File Created
17 // Additional Comments:
18 //
19 /////////////////////////////////
20 module pwm_root_controller #(
21     parameter PWM_CHANNELS = 25,
22     parameter CHAN_REGISTERS = 3,
23     parameter PWM_CHAN_A_BITS = 5, // Num of bits to address PWM_CHANNELS+1
24     parameter CHAN_REG_A_BITS = 2, // Num of bits to address channel regs, 4 max
25
26     parameter REG_STATUS = 3'h0,
27     parameter REG_CMP_OFF = 3'h1,
28     parameter REG_CMP_ON = 3'h2,
29     parameter BIT_EN = 4'h0,
30     parameter BIT_RST = 4'hF,
31     parameter BIT_DEF = 4'h1
32 );
33 (
34     input CLK,
35     input RST,
36     input [11:0] AIN, //11:4 are PWM channel, 3:0 are internal PWM register
37     input [15:0] DIN,
38     input CMD,
39     input EXECUTE,
40     input EN,
41     output [15:0] DOUT,
42     output [PWM_CHANNELS:0] PWMOUT,
43     output PWMCNT_EN
44 );
45
46 // Address breakdowns for pwm channel and internal mem
47 wire [PWM_CHAN_A_BITS-1:0] a_chan;
48 wire [CHAN_REG_A_BITS-1:0] a_reg;
49 assign a_chan = AIN[4+PWM_CHAN_A_BITS-1:4]; // AIN[15:4] is for PWM channel
50 assign a_reg = AIN[0+CHAN_REG_A_BITS-1:0]; // AIN[3:0] is for channel registers
51
52 ///////////////////
53 // Start RAM definition; address registers to ensure a sync-read ram
54 reg [15:0] ram[PWM_CHANNELS:0][CHAN_REGISTERS-1:0];
55 reg [PWM_CHAN_A_BITS-1:0] read_a_chan;
56 reg [CHAN_REG_A_BITS-1:0] read_a_reg;
57
58 wire we;
59 assign we = CMD & EXECUTE;
60

```

```

61 // RAM access
62 always @(posedge CLK)
63 begin
64     if (we) ram[a_chan][a_reg] <= DIN;
65     read_a_chan <= a_chan;
66     read_a_reg <= a_reg;
67 end
68 assign DOUT = ram[read_a_chan][read_a_reg];
69 // End RAM definition
70 ///////////////////
71
72 parameter REG_CNTMAX = 8'h1;
73 parameter REG_CLKDIV = 8'h2;
74 parameter CHAN_ROOT = 8'h0;
75 wire [15:0] PWMCNT_Q;
76 wire PWMCNT_TC;
77 //wire PWMCNT_EN;
78 wire [15:0] CLKDIV_Q;
79 wire [15:0] CLKDIV_BIT;
80 assign CLKDIV_BIT = ram[CHAN_ROOT][REG_CLKDIV];
81 assign CLKDIV_RST = ram[CHAN_ROOT][REG_CLKDIV][BIT_RST];
82 assign PWMCNT_TC = (PWMCNT_Q==ram[CHAN_ROOT][REG_CNTMAX]);
83 assign PWMCNT_EN = EN & ram[CHAN_ROOT][REG_STATUS][BIT_EN];
84 assign PWMCNT_RST = CLKDIV_RST | ram[CHAN_ROOT][REG_STATUS][BIT_RST];
85
86 // Clock divider
87 wire PWMCNT_CE;
88 counter_ce_sc clock_divider (
89     .CLK(CLK),
90     .CLR(RST|CLKDIV_RST|PWMCNT_CE),
91     .CE(1'b1),
92     .Q(CLKDIV_Q)
93 );
94
95 assign PWMCNT_CE = CLKDIV_BIT[0] ? CLKDIV_Q[CLKDIV_BIT[7:4]] : 1'b1;
96
97 // Shared counter for PWM channels
98 counter_ce_sc counter (
99     .CLK(CLK),
100    .CLR(RST|PWMCNT_TC|PWMCNT_RST),
101    .CE(PWMCNT_EN&PWMCNT_CE),
102    .Q(PWMCNT_Q)
103 );
104
105
106 // Output assignments and dynamic PWM module instantiation
107 assign PWMOUT[0] = PWMCNT_TC;
108 generate
109     genvar i;
110     for (i=1; i <= PWM_CHANNELS; i=i+1) begin : PWMCHANS
111         set_reset_pwm_gen pwmch (
112             .CLK(CLK),
113             .EN(ram[i][REG_STATUS][BIT_EN]&PWMCNT_EN),

```

```

114      .DEF_VAL(ram[i][REG_STATUS][BIT_DEF]),
115      .COUNTER(PWMCNT_Q),
116      .CMP_ON_IN(ram[i][REG_CMP_ON]),
117      .CMP_OFF_IN(ram[i][REG_CMP_OFF]),
118      .Q(PWMOUT[i]));
119  end
120 endgenerate
121
122 endmodule
123
124 // wire[1:0] pwmout;
125
126 // genvar i;
127 // generate
128 //  for (i=0; i < PWM_CHANNELS; i=i+1) begin : PWMCHAN
129 //    set_reset_pwm_gen pwm (.CLK(CLK), .EN(~RST), .VALUE_DISABLED(1'b1), .COUNTER(16'b0),
130 //    CMP_ON_IN(16'hFFFF), .CMP_OFF_IN(16'hFFFE), .Q(pwmout[i]));
131 //  end
132 // endgenerate
133
134 //generate
135 // genvar i;
136 // for (i = 0; i < 4; i=i+1) begin : namedblock
137 // assign out[i*8+7 -: 8] = in[i];
138 //endgenerate

```

C.1.6 serial_async_receiver.v

```

1 // RS-232 RX module
2 // (c) fpga4fun.com KNJN LLC - 2003, 2004, 2005, 2006
3
4 module serial_async_receiver(clk, RxD, RxD_data_ready, RxD_data, RxD_endofpacket, RxD_idle)
5   ;
6 input clk, RxD;
7 output RxD_data_ready; // one clock pulse when RxD_data is valid
8 output [7:0] RxD_data;
9
10 //parameter ClkFrequency = 25000000; // 25MHz
11 //parameter Baud = 115200;
12 parameter ClkFrequency = 100000000; // 50MHz
13 parameter Baud = 115200;
14
15 // We also detect if a gap occurs in the received stream of characters
16 // That can be useful if multiple characters are sent in burst
17 // so that multiple characters can be treated as a "packet"
18 output RxD_endofpacket; // one clock pulse, when no more data is received (RxD_idle is
19   going high)
20 output RxD_idle; // no data is being received

```

```

20 // Baud generator (we use 8 times oversampling)
21 parameter Baud8 = Baud*8;
22 parameter Baud8GeneratorAccWidth = 16;
23 wire [Baud8GeneratorAccWidth:0] Baud8GeneratorInc = ((Baud8<<(Baud8GeneratorAccWidth-7))+(  

    ClkFrequency>>8))/(ClkFrequency>>7);
24 reg [Baud8GeneratorAccWidth:0] Baud8GeneratorAcc;
25 initial Baud8GeneratorAcc = 0;
26 always @ (posedge clk) Baud8GeneratorAcc <= Baud8GeneratorAcc[Baud8GeneratorAccWidth-1:0] +  

    Baud8GeneratorInc;
27 wire Baud8Tick = Baud8GeneratorAcc[Baud8GeneratorAccWidth];
28
29 /////////////////////////////////
30 reg [1:0] RxD_sync_inv;
31 initial RxD_sync_inv = 0;
32 always @ (posedge clk) if(Baud8Tick) RxD_sync_inv <= {RxD_sync_inv[0], ~RxD};
33 // we invert RxD, so that the idle becomes "0", to prevent a phantom character to be  

    received at startup
34
35 reg [1:0] RxD_cnt_inv;
36 reg RxD_bit_inv;
37 initial RxD_bit_inv = 0;
38 initial RxD_cnt_inv = 0;
39
40 always @ (posedge clk)
41 if(Baud8Tick)
42 begin
43     if( RxD_sync_inv[1] && RxD_cnt_inv!=2'b11)
44         RxD_cnt_inv <= RxD_cnt_inv + 2'h1;
45     else
46         if(~RxD_sync_inv[1] && RxD_cnt_inv!=2'b00)
47             RxD_cnt_inv <= RxD_cnt_inv - 2'h1;
48
49     if(RxD_cnt_inv==2'b00)
50         RxD_bit_inv <= 1'b0;
51     else
52         if(RxD_cnt_inv==2'b11)
53             RxD_bit_inv <= 1'b1;
54 end
55
56 reg [3:0] state;
57 reg [3:0] bit_spacing;
58 initial state = 0;
59 initial bit_spacing = 0;
60
61 // "next_bit" controls when the data sampling occurs
62 // depending on how noisy the RxD is, different values might work better
63 // with a clean connection, values from 8 to 11 work
64 wire next_bit = (bit_spacing==4'd10);
65
66 always @ (posedge clk)
67 if(state==0)
68     bit_spacing <= 4'b0000;
69 else

```

```

70 if(Baud8Tick)
71   bit_spacing <= {bit_spacing[2:0] + 4'b0001} | {bit_spacing[3], 3'b000};
72
73 always @(posedge clk)
74 if(Baud8Tick)
75 case(state)
76   4'b0000: if(RxD_bit_inv) state <= 4'b1000; // start bit found?
77   4'b1000: if(next_bit) state <= 4'b1001; // bit 0
78   4'b1001: if(next_bit) state <= 4'b1010; // bit 1
79   4'b1010: if(next_bit) state <= 4'b1011; // bit 2
80   4'b1011: if(next_bit) state <= 4'b1100; // bit 3
81   4'b1100: if(next_bit) state <= 4'b1101; // bit 4
82   4'b1101: if(next_bit) state <= 4'b1110; // bit 5
83   4'b1110: if(next_bit) state <= 4'b1111; // bit 6
84   4'b1111: if(next_bit) state <= 4'b0001; // bit 7
85   4'b0001: if(next_bit) state <= 4'b0000; // stop bit
86   default: state <= 4'b0000;
87 endcase
88
89 reg [7:0] RxD_data;
90 initial RxD_data = 8'hFF;
91 always @(posedge clk)
92 if(Baud8Tick && next_bit && state[3]) RxD_data <= {~RxD_bit_inv, RxD_data[7:1]};
93
94 reg RxD_data_ready, RxD_data_error;
95 always @(posedge clk)
96 begin
97   RxD_data_ready <= (Baud8Tick && next_bit && state==4'b0001 && ~RxD_bit_inv); // ready
         only if the stop bit is received
98   RxD_data_error <= (Baud8Tick && next_bit && state==4'b0001 && RxD_bit_inv); // error if
         the stop bit is not received
99 end
100
101 reg [4:0] gap_count;
102 initial gap_count = 0;
103 always @(posedge clk) if (state!=0) gap_count<=5'h00; else if(Baud8Tick & ~gap_count[4])
104   gap_count <= gap_count + 5'h01;
105 assign RxD_idle = gap_count[4];
106 reg RxD_endofpacket; always @(posedge clk) RxD_endofpacket <= Baud8Tick & (gap_count==5'h0F
107   );
108
109 endmodule

```

C.1.7 serial_async_transmitter.v

```

1 // RS-232 TX module
2 // (c) fpga4fun.com KNJN LLC - 2003, 2004, 2005, 2006
3
4 //`define DEBUG // in DEBUG mode, we output one bit per clock cycle (useful for faster
     simulations)

```

```

5
6 module serial_async_transmitter(clk, TxD_start, TxD_data, TxD, TxD_busy);
7 input clk, TxD_start;
8 input [7:0] TxD_data;
9 output TxD, TxD_busy;
10
11 parameter ClkFrequency = 100000000; // 50MHz
12 parameter Baud = 115200;
13 parameter RegisterInputData = 1; // in RegisterInputData mode, the input doesn't have to
      stay valid while the character is been transmitted
14
15 // Baud generator
16 parameter BaudGeneratorAccWidth = 16;
17 reg [BaudGeneratorAccWidth:0] BaudGeneratorAcc;
18 initial BaudGeneratorAcc = 0;
19 `ifndef DEBUG
20 wire [BaudGeneratorAccWidth:0] BaudGeneratorInc = 17'h10000;
21 `else
22 wire [BaudGeneratorAccWidth:0] BaudGeneratorInc = ((Baud<<(BaudGeneratorAccWidth-4))+
      ClkFrequency>>5))/(ClkFrequency>>4);
23 `endif
24
25 wire BaudTick = BaudGeneratorAcc[BaudGeneratorAccWidth];
26 wire TxD_busy;
27 always @ (posedge clk) if(TxD_busy)
28   BaudGeneratorAcc <= BaudGeneratorAcc[BaudGeneratorAccWidth-1:0] + BaudGeneratorInc;
29
30 // Transmitter state machine
31 reg [3:0] state;
32 initial state = 0;
33 wire TxD_ready = (state==0);
34 assign TxD_busy = ~TxD_ready;
35
36 reg [7:0] TxD_dataReg;
37 always @ (posedge clk)
38   if(TxD_ready & TxD_start) TxD_dataReg <= TxD_data;
39
40 wire [7:0] TxD_dataD = RegisterInputData ? TxD_dataReg : TxD_data;
41
42 always @ (posedge clk)
43 case(state)
44   4'b0000: if(TxD_start) state <= 4'b0001;
45   4'b0001: if(BaudTick) state <= 4'b0100;
46   4'b0100: if(BaudTick) state <= 4'b1000; // start
47   4'b1000: if(BaudTick) state <= 4'b1001; // bit 0
48   4'b1001: if(BaudTick) state <= 4'b1010; // bit 1
49   4'b1010: if(BaudTick) state <= 4'b1011; // bit 2
50   4'b1011: if(BaudTick) state <= 4'b1100; // bit 3
51   4'b1100: if(BaudTick) state <= 4'b1101; // bit 4
52   4'b1101: if(BaudTick) state <= 4'b1110; // bit 5
53   4'b1110: if(BaudTick) state <= 4'b1111; // bit 6
54   4'b1111: if(BaudTick) state <= 4'b0010; // bit 7
55   4'b0010: if(BaudTick) state <= 4'b0011; // stop1

```

```

56 4'b0011: if(BaudTick) state <= 4'b0000; // stop2
57  default: if(BaudTick) state <= 4'b0000;
58 endcase
59
60 // Output mux
61 reg muxbit;
62 always @(*)
63 case(state[2:0])
64 3'd0: muxbit <= TxD_dataD[0];
65 3'd1: muxbit <= TxD_dataD[1];
66 3'd2: muxbit <= TxD_dataD[2];
67 3'd3: muxbit <= TxD_dataD[3];
68 3'd4: muxbit <= TxD_dataD[4];
69 3'd5: muxbit <= TxD_dataD[5];
70 3'd6: muxbit <= TxD_dataD[6];
71 3'd7: muxbit <= TxD_dataD[7];
72 endcase
73
74 // Put together the start, data and stop bits
75 reg TxD;
76 always @(posedge clk) TxD <= (state<4) | (state[3] & muxbit); // register the output to
    make it glitch free
77
78 endmodule

```

C.1.8 serial_to_pwm.v

```

1 `timescale 1ns / 100ps
2
3 ///////////////////////////////////////////////////////////////////
4 // Company:
5 // Engineer:
6 //
7 // Create Date: 18:50:11 07/30/2009
8 // Design Name: input_protocol_decode
9 // Module Name: C:/fpga/serial_to_pwm/input_protocol_decode_tb.v
10 // Project Name: serial_to_pwm
11 // Target Device:
12 // Tool versions:
13 // Description:
14 //
15 // Verilog Test Fixture created by ISE for module: input_protocol_decode
16 //
17 // Dependencies:
18 //
19 // Revision:
20 // Revision 0.01 - File Created
21 // Additional Comments:
22 //
23 ///////////////////////////////////////////////////////////////////

```

```
24
25 module serial_to_pwm(
26     input CLK_IN,
27     input CLR,
28     input SPI_ENABLE,
29     input UART_RXD,
30     input SPI_SSEL,
31     input SPI_MOSI,
32     input SPI_SCK,
33     input ENLEVEL,
34     input HALT,
35     output UART_TXD,
36     output SPI_MISO,
37     output [25:0] PWMOUT,
38     output PWMSYNC,
39     output HALTED_LED,
40     output RXD_LED,
41     output TXD_LED,
42     output FPGA_INIT_B,
43     output STATUS_LED,
44     output DCM_LOCKED_OUT
45 );
46 wire EN;
47 wire CLK;
48 wire CLK0;
49 wire count_en;
50 assign STATUS_LED = count_en;
51 assign FPGA_INIT_B = 1;
52 assign RXD_LED = SPI_ENABLE ? (SPI_MOSI&SPI_SCK) : ~UART_RXD;
53 assign TXD_LED = SPI_ENABLE ? (SPI_MISO&SPI_SCK) : ~UART_TXD;
54 assign CLKOUT = CLK;
55
56 wire deser_rx_data_valid;
57 wire SPI_deser_rx_data_valid;
58 wire UART_deser_rx_data_valid;
59
60 wire [7:0] deser_rx_data;
61 wire [7:0] SPI_deser_rx_data;
62 wire [7:0] UART_deser_rx_data;
63
64 assign deser_rx_data_valid = SPI_ENABLE ? SPI_deser_rx_data_valid :
65     UART_deser_rx_data_valid;
66 assign deser_rx_data = SPI_ENABLE ? SPI_deser_rx_data : UART_deser_rx_data;
67
68 reg HALTED;
69 assign HALTED_LED = HALTED;
70 always @(posedge CLK0)
71 begin
72     if (CLR)
73         HALTED <= 1'b0;
74     else
75         if (HALT)
76             HALTED <= 1'b1;
```

```

76    end
77    assign EN = ENLEVEL & ~HALTED;
78
79    assign PWMSYNC = PWMOUT[0];
80
81    // Instantiate the serial port receiver
82    serial_async_receiver deserail(
83        .clk(CLK),
84        .RxD(UART_RXD),
85        .RxD_data_ready(UART_deser_rx_data_valid),
86        .RxD_data(UART_deser_rx_data),
87        .RxD_endofpacket(),
88        .RxD_idle()
89    );
90
91    // Instantiate the SPI interface
92    SPI_slave spi(
93        .clk(CLK),
94        .MOSI(SPI_MOSI),
95        .SCK(SPI_SCK),
96        .SSEL(SPI_SSEL),
97        .RX_DRDY(SPI_deser_rx_data_valid),
98        .RX_DATA(SPI_deser_rx_data)
99    );
100
101   // Instantiate the clock doubler (DCM)
102   clocking instance_name (
103       .CLKIN_IN(CLK_IN),
104       .CLKIN_IBUFG_OUT(),
105       .CLKO_OUT(CLKO),
106       .RST_IN(CLR & ~DCM_LOCKED_OUT),
107       .CLK2X_OUT(CLK),
108       .LOCKED_OUT(DCM_LOCKED_OUT)
109   );
110
111   wire instr_cmd;
112   wire [15:0] instr_data;
113   wire [11:0] instr_addr;
114   wire instr_valid;
115
116   // Instantiate the protocol decoder
117   input_protocol_decode instr_decode (
118       .CLK(CLK),
119       .CLR(CLR),
120       .DIN_TICK(dser_rx_data_valid),
121       .DIN(dser_rx_data),
122       .CMDOUT(instr_cmd),
123       .DOUT(instr_data),
124       .AOUT(instr_addr),
125       .DECODED(instr_valid)
126   );
127
128

```

```
129 wire [7:0] tx_fifo_din;
130 wire [15:0] readback_data;
131 reg [2:0] readback_nibble_state;
132 reg [3:0] readback_nibble;
133 wire[7:0] readback_nibble_encoded;
134 reg readback_nibble_en;
135 reg [3:0] readback_data1;
136 reg [3:0] readback_data2;
137 reg [3:0] readback_data3;
138 reg [3:0] readback_data4;
139
140 // Instantiate the PWM root controller
141 pwm_root_controller pwm_control (
142     .CLK(CLK),
143     .RST(CLR),
144     .AIN(instr_addr),
145     .DIN(instr_data),
146     .CMD(instr_cmd),
147     .EXECUTE(instr_valid),
148     .EN(EN),
149     .DOUT(readback_data),
150     .PWMOUT(PWMOUT),
151     .PWMCNT_EN(count_en)
152 );
153
154 //assign tx_fifo_din = readback_data[7:0];
155
156 wire [7:0] tx_data;
157 wire tx_fifo_empty;
158 wire tx_busy;
159 // Instantiate the serial port transmit FIFO
160 sync_fifo tx_fifo (
161     .din(tx_fifo_din),
162     .wr_en(tx_fifo_we),
163     .rd_en(~tx_busy&~tx_fifo_empty),
164     .dout(tx_data),
165     .full(),
166     .empty(tx_fifo_empty),
167     .clk(CLK),
168     .reset(CLR)
169 );
170
171 //reg tx_send;
172 // Instantiate the transmit serializer
173 serial_async_transmitter serout (
174     .clk(CLK),
175     .TxD_start(~tx_fifo_empty),
176     .TxD_data(tx_data),
177     .TxD(UART_TXD),
178     .TxD_busy(tx_busy)
179 );
180
181 // State machine-esque block to chop a 16bit number into 4 4-bit values
```

```

182 // which are then translated into asciihex for serial transmission
183 always @(posedge CLK)
184   case(readback_nibble_state)
185     3'b100: readback_nibble_state <= 3'b011;
186     3'b011: readback_nibble_state <= 3'b010;
187     3'b010: readback_nibble_state <= 3'b001;
188     3'b001: readback_nibble_state <= 3'b000;
189   default:
190     if(instr_valid & (instr_cmd==1'b0))
191       readback_nibble_state <= 3'b100;
192     else
193       readback_nibble_state <= 3'b000;
194   endcase
195
196 always @(posedge CLK)
197   case(readback_nibble_state)
198     3'b100:
199       begin
200         readback_nibble <= readback_data4;
201         readback_nibble_en <= 1'b1;
202       end
203     3'b011: readback_nibble <= readback_data3;
204     3'b010: readback_nibble <= readback_data2;
205     3'b001: readback_nibble <= readback_data1;
206   default:
207     begin
208       {readback_data4, readback_data3, readback_data2, readback_data1} <= readback_data;
209       readback_nibble <= 4'h0;
210       readback_nibble_en <= 1'b0;
211     end
212   endcase
213
214 bin2ascihex output_encode(
215   .bin(readback_nibble),
216   .ascii(readback_nibble_encoded)
217 );
218
219 // Enabled Local Echo
220 // assign tx_fifo_we = (readback_nibble_en | deser_rx_data_valid);
221 // assign tx_fifo_din = (readback_nibble_en) ? readback_nibble_encoded : deser_rx_data;
222
223 // Disabled Local Echo
224 assign tx_fifo_we = readback_nibble_en;
225 assign tx_fifo_din = readback_nibble_encoded;
226
227 endmodule

```

C.1.9 set_reset_pwm_gen.v

1 //

```
2 // Company:
3 // Engineer:
4 //
5 // Create Date:
6 // Design Name:
7 // Module Name: set_reset_pwm
8 // Project Name:
9 // Target Devices:
10 // Tool versions:
11 // Description: Output is a PWM generated from ON and OFF values compared
12 // against the counter. When the enable is brought low, the
13 // output state is assigned DISABLED_STATE
14 //
15 // Dependencies:
16 //
17 // Revision:
18 // Revision 0.01 - File Created
19 // Additional Comments:
20 //
21 /////////////////////////////////
22
23 module set_reset_pwm_gen(
24     input CLK,
25     input EN,
26     input DEF_VAL,
27     input [15:0] COUNTER,
28     input [15:0] CMP_ON_IN,
29     input [15:0] CMP_OFF_IN,
30     output reg Q
31 );
32
33 wire SET_ON;
34 wire SET_OFF;
35
36 reg [15:0] CMP_ON;
37 reg [15:0] CMP_OFF;
38
39 always @ (posedge CLK) //
40     if (SET_OFF)
41         begin
42             CMP_OFF <= CMP_OFF_IN;
43             if (EN) Q <= 1'b0;
44             else Q <= DEF_VAL;
45         end
46     else
47         if (SET_ON)
48             begin
49                 CMP_ON <= CMP_ON_IN;
50                 if (EN) Q <= 1'b1;
51                 else Q <= DEF_VAL;
52             end
53     else
54         if (~EN)
```

```

55      begin
56          Q <= DEF_VAL;
57          CMP_OFF <= CMP_OFF_IN;
58          CMP_ON <= CMP_ON_IN;
59      end
60  else
61      Q <= Q;
62
63 assign SET_OFF = COUNTER==CMP_OFF;
64 assign SET_ON = COUNTER==CMP_ON;
65
66 endmodule

```

C.1.10 spi_slave.v

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 08:32:38 08/10/2010
7 // Design Name:
8 // Module Name: spi_slave
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 module SPI_slave(clk, SCK, MOSI, MISO, SSEL, RX_DRDY, RX_DATA);
23     input clk;
24
25     input SCK, SSEL, MOSI;
26     output MISO, RX_DRDY;
27     output [7:0] RX_DATA;
28
29     reg [7:0] RX_DATA;
30     reg RX_DRDY;
31
32     //// Synchronization ////
33     // sync SCK to the FPGA clock using a 3-bits shift register
34     reg [2:0] SCKr; always @ (posedge clk) SCKr <= {SCKr[1:0], SCK};
35     wire SCK_risingedge = (SCKr[2:1]==2'b01); // now we can detect SCK rising edges

```

```
36 wire SCK_fallingedge = (SCKr[2:1]==2'b10); // and falling edges
37
38 // same thing for SSEL
39 reg [2:0] SSELr; always @ (posedge clk) SSELr <= {SSELr[1:0], SSEL};
40 wire SSEL_active = ~SSELr[1]; // SSEL is active low
41 wire SSEL_startmessage = (SSELr[2:1]==2'b10); // message starts at falling edge
42 wire SSEL_endmessage = (SSELr[2:1]==2'b01); // message stops at rising edge
43
44 // and for MOSI
45 reg [1:0] MOSIr; always @ (posedge clk) MOSIr <= {MOSIr[0], MOSI};
46 wire MOSI_data = MOSIr[1];
47
48
49 //// Reception /////
50 // we handle SPI in 8-bits format, so we need a 3 bits counter to count the bits as they
51 // come in
52 reg [2:0] bitcnt;
53
54 reg byte_received; // high when a byte has been received
55 reg [7:0] byte_data_received;
56
57 always @ (posedge clk)
58 begin
59   if (~SSEL_active)
60     bitcnt <= 3'b000;
61   else
62     if (SCK_risingedge)
63       begin
64         bitcnt <= bitcnt + 3'b001;
65
66         // implement a shift-left register (since we receive the data MSB first)
67         byte_data_received <= {byte_data_received[6:0], MOSI_data};
68       end
69     end
70
71 always @ (posedge clk) byte_received <= SSEL_active && SCK_risingedge && (bitcnt==3'b111);
72 always @ (posedge clk)
73 begin
74   if (byte_received)
75     begin
76       RX_DRDY <= byte_received;
77       RX_DATA <= byte_data_received;
78     end
79   else
80     begin
81       RX_DRDY <= byte_received;
82       RX_DATA <= RX_DATA;
83     end
84   end
85
86 //// Transmission /////
87 reg [7:0] byte_data_sent;
```

```

88
89 reg [7:0] cnt;
90 always @(posedge clk) if(SSEL_startmessage) cnt<=cnt+8'h1; // count the messages
91
92 always @(posedge clk)
93 if(SSEL_active)
94 begin
95   if(SSEL_startmessage)
96     byte_data_sent <= cnt; // first byte sent in a message is the message count
97   else
98     if(SCK_fallingedge)
99     begin
100       if(bitcnt==3'b000)
101         byte_data_sent <= 8'h00; // after that, we send 0s
102       else
103         byte_data_sent <= {byte_data_sent[6:0], 1'b0};
104     end
105   end
106
107 assign MISO = byte_data_sent[7]; // send MSB first
108 // we assume that there is only one slave on the SPI bus
109 // so we don't bother with a tri-state buffer for MISO
110 // otherwise we would need to tri-state MISO when SSEL is inactive
111
112 endmodule

```

C.1.11 sync_fifo.v

```

1 ///////////////////////////////////////////////////////////////////
2 // Author: Deepak (28/03/2009 08:54)
3 // Module: fifo.v
4 // Project:
5 // Description: Synchronous FIFO
6 // data output (dout) is un-registered.
7 // Version: 1.1 (not icarus verilog compatible)
8 //
9 ///////////////////////////////////////////////////////////////////
10
11 module sync_fifo #(
12   parameter DATA_WIDTH = 8,
13   parameter DEPTH = 16,
14   parameter ADDR_WIDTH = log2(DEPTH)
15 )
16 (
17   input [DATA_WIDTH-1:0] din,
18   input wr_en,
19   input rd_en,
20   output [DATA_WIDTH-1:0] dout,
21   output reg full,
22   output reg empty,

```

```
23
24     input clk,
25     input reset
26 );
27
28 function integer log2;
29     input integer n;
30 begin
31     log2 = 0;
32     while(2**log2 < n) begin
33         log2=log2+1;
34     end
35 end
36 endfunction
37
38 reg [ADDR_WIDTH : 0] rd_ptr; // note MSB is not really address
39 reg [ADDR_WIDTH : 0] wr_ptr; // note MSB is not really address
40 wire [ADDR_WIDTH-1 : 0] wr_loc;
41 wire [ADDR_WIDTH-1 : 0] rd_loc;
42 reg [DATA_WIDTH-1 : 0] mem[DEPTH-1 : 0];
43
44 assign wr_loc = wr_ptr[ADDR_WIDTH-1 : 0];
45 assign rd_loc = rd_ptr[ADDR_WIDTH-1 : 0];
46
47 always @(posedge clk) begin
48     if(reset) begin
49         wr_ptr <= 'h0;
50         rd_ptr <= 'h0;
51     end // end if
52     else begin
53         if(wr_en & (~full))begin
54             wr_ptr <= wr_ptr+1;
55         end
56         if(rd_en & (~empty))
57             rd_ptr <= rd_ptr+1;
58     end //end else
59 end//end always
60
61 //empty if all the bits of rd_ptr and wr_ptr are the same.
62 //full if all bits except the MSB are equal and MSB differes
63 always @(rd_ptr or wr_ptr)begin
64     //default catch-all
65     empty <= 1'b0;
66     full <= 1'b0;
67     if(rd_ptr[ADDR_WIDTH-1:0]==wr_ptr[ADDR_WIDTH-1:0])begin
68         if(rd_ptr[ADDR_WIDTH]==wr_ptr[ADDR_WIDTH])
69             empty <= 1'b1;
70         else
71             full <= 1'b1;
72     end//end if
73 end//end always
74
75 always @(posedge clk) begin
```

```

76      if (wr_en)
77          mem[wr_loc] <= din;
78      end //end always
79
80      //comment if you want a registered dout
81      assign dout = rd_en ? mem[rd_loc]:'h0;
82      //uncomment if you want a registered dout
83      //always @(posedge clk) begin
84      // if (reset)
85      // dout <= 'h0;
86      // else if (rd_en)
87      // dout <= mem[rd_ptr];
88      //end
89 endmodule

```

C.2 Microcontroller Implementation

C.2.1 dac.c

```

1 #include "stm32f10x_conf.h"
2 #include "dac.h"
3
4 void DAC_OUT_Init(void)
5 {
6
7     /* Enable peripheral clocks -----*/
8     /* DAC Periph clock enable */
9     RCC_APB1PeriphClockCmd(DAC_CLK, ENABLE);
10    /* DAC GPIO(A) Periph clock enable */
11    RCC_APB2PeriphClockCmd(DAC_GPIO_CLK, ENABLE);
12
13    /* ----- Configure GPIO ----- */
14    GPIO_InitTypeDef GPIO_InitStructure;
15
16    GPIO_InitStructure.GPIO_Pin = DAC_PIN;
17    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
18    GPIO_Init(DAC_GPIO, &GPIO_InitStructure);
19
20    /* ----- Configure SPI ----- */
21    DAC_InitTypeDef DAC_InitStructure;
22
23    DAC_InitStructure.DAC_Trigger = DAC_Trigger_Software;
24    DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
25    //DAC_InitStructure.DAC_LFSRUnmask_TriangleAmplitude = DAC_TriangleAmplitude_2047;
26    DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Disable;
27    DAC_Init(DAC_Channel, &DAC_InitStructure);
28
29    /* Enable DAC Channel1: Once the DAC channel1 is enabled, PA.04 is
30        automatically connected to the DAC converter. */

```

```
31     DAC_Cmd(DAC_Channel, ENABLE);  
32 }  
33  
34 void DAC_OUT_Write(uint16_t Data)  
35 {  
36     DAC_SetChannel1Data(DAC_Align_12b_L, Data);  
37     DAC_SoftwareTriggerCmd(DAC_Channel_1, ENABLE);  
38 }
```

C.2.2 dac.h

```
1 #ifndef DAC_H_  
2 #define DAC_H_  
3  
4 #include "stm32f10x_gpio.h"  
5  
6 /* Define the STM32F10x hardware depending on the used evaluation board */  
7 #define DAC_Channel DAC_Channel_1  
8 #define DAC_CLK RCC_APB1Periph_DAC  
9 #define DAC_GPIO GPIOA  
10 #define DAC_GPIO_CLK RCC_APB2Periph_GPIOA  
11 #define DAC_PIN GPIO_Pin_4  
12  
13 void DAC_OUT_Write(uint16_t Data);  
14 void DAC_OUT_Init(void);  
15  
16#endif /* DAC_H_ */
```

C.2.3 leds.c

```
1 /*  
2 * leds.c  
3 *  
4 * Created on: Jun 13, 2010  
5 * Author: pierquet  
6 */  
7  
8 #include "leds.h"  
9  
10/**  
11 * @brief Configures LED GPIO.  
12 * @param Led: Specifies the Led to be configured.  
13 * This parameter can be one of following parameters:  
14 * @arg LED1  
15 * @arg LED2  
16 * @arg LED3  
17 * @arg LED4  
18 * @retval None
```

```
19  /*
20
21 void LEDInit()
22 {
23     GPIO_InitTypeDef GPIO_InitStructure;
24
25     /* Enable the GPIO_LED Clock */
26     RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOF, ENABLE);
27
28     /* Configure the GPIO_LED pin */
29     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
30     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
31
32     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
33     GPIO_Init(GPIOF, &GPIO_InitStructure);
34
35     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
36     GPIO_Init(GPIOF, &GPIO_InitStructure);
37
38     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
39     GPIO_Init(GPIOF, &GPIO_InitStructure);
40
41     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
42     GPIO_Init(GPIOF, &GPIO_InitStructure);
43 }
44
45 void LEDOn(uint8_t n)
46 {
47     switch (n) {
48     case 0:
49         GPIOF->BSRR = GPIO_Pin_6;
50         break;
51     case 1:
52         GPIOF->BSRR = GPIO_Pin_7;
53         break;
54     case 2:
55         GPIOF->BSRR = GPIO_Pin_8;
56         break;
57     case 3:
58         GPIOF->BSRR = GPIO_Pin_9;
59         break;
60     }
61 }
62
63 void LEDOff(uint8_t n)
64 {
65     switch (n) {
66     case 0:
67         GPIOF->BRR = GPIO_Pin_6;
68         break;
69     case 1:
70         GPIOF->BRR = GPIO_Pin_7;
71         break;
```

```
72 case 2:  
73     GPIOF->BRR = GPIO_Pin_8;  
74     break;  
75 case 3:  
76     GPIOF->BRR = GPIO_Pin_9;  
77     break;  
78 }  
79 }  
80  
81 void LEDToggle(uint8_t n)  
82 {  
83     switch (n) {  
84     case 0:  
85         GPIOF->ODR ^= GPIO_Pin_6;  
86         break;  
87     case 1:  
88         GPIOF->ODR ^= GPIO_Pin_7;  
89         break;  
90     case 2:  
91         GPIOF->ODR ^= GPIO_Pin_8;  
92         break;  
93     case 3:  
94         GPIOF->ODR ^= GPIO_Pin_9;  
95         break;  
96     }  
97 }
```

C.2.4 leds.h

```
1 /*  
2 * leds.h  
3 *  
4 * Created on: Jun 13, 2010  
5 * Author: pierquet  
6 */  
7  
8 void LEDInit(void);  
9 void LEDOn(uint8_t n);  
10 void LEDOff(uint8_t n);  
11 void LEDToggle(uint8_t n);
```

C.2.5 main.c

```
1 /*  
2 *  
3 *  
4 *  
5 *
```

```
6  *
7  *
8  */
9
10
11
12 #define SYSCLK_FREQ_72MHz
13 // #define USE_DAC
14 #define VERBOSE
15 // #define DEBUG
16 // #define DEBUG_VERBOSE
17 // #define DEBUG_ADC
18 // #define DEBUG_ERROR
19
20 #define VOLTAGE_SCALING 1
21 #define ADC_READINGS 2
22 #include "stm32f10x.h"
23 #include "usart.h"
24 #include "leds.h"
25 #include "spi_fpga.h"
26 #include "spi_adc.h"
27
28 #include "oplist_ops_for.h"
29 #include "oplist_ops_rev.h"
30 #include "oplist_adc_for.h"
31 #include "oplist_adc_rev.h"
32 #include "oplist_fsw_for.h"
33 #include "oplist_fsw_rev.h"
34
35 #define oplist_adc oplist_adc_for
36 #define oplist_fsw oplist_fsw_for
37
38 #ifdef USE_DAC
39 #include "dac.h"
40#endif
41
42 void MAIN_Initialize_Peripherals(void);
43
44 void sleep(uint32_t cnt);
45 void MAIN_Print_Usage(void);
46 void MAIN_Print_Status(void);
47 uint32_t MAIN_Calculate_Op_Index(uint32_t);
48 uint8_t MAIN_Calculate_Op_Update(void);
49 void MAIN_ADC_ReadStore(void);
50 void MAIN_FPGA_Initialize(void);
51 void MAIN_FPGA_Program_Nonblock(void);
52 void MAIN_FPGA_Program_Wait(void);
53 void MAIN_FPGA_Enable(void);
54 void MAIN_FPGA_Disable(void);
55 void MAIN_FPGA_CC_Negative(void);
56 void MAIN_FPGA_CC_Positive(void);
57 void MAIN_FPGA_CC_Bypass(void);
58 void MAIN_FPGA_CC_Full(void);
```

```

59
60 uint8_t compileStamp[] = "(_ _DATE__ ", " _TIME__ ")";
61 uint8_t authorName[] = "Brandon J. Pierquet -- pierquet@alum.mit.edu";
62
63 uint32_t len_op = 168;
64 uint32_t len_opcmd = 8;
65 uint32_t len_opstring = 176;
66 uint32_t len_opslist = sizeof(oplist_adc)/sizeof(*oplist_adc);
67
68 // Enable All active Channels
69 uint8_t enableString[] = "w0E00001w0D00001w0C00001w0B00001w1400001w1300001w1200001w1100001
70           ";
71 uint32_t enableString_len = 64;
72
72 uint32_t opPoint_adc;
73 uint32_t opPoint_adc_last;
74 uint32_t opPoint_fsw;
75 uint32_t opPoint_fsw_last;
76 uint32_t opPoint_idx;
77 uint32_t opPoint_idx_last;
78 uint32_t opPoint_sgn;
79 uint32_t opPoint_sgn_last;
80 uint32_t adcVoltage;
81 uint32_t adcVoltage_pos;
82 uint32_t adcVoltage_neg;
83 uint8_t* opPoint_addr=oplist_ops_for;
84
85 /*
86 *
87 */
88 void MAIN_Print_Usage(void)
89 {
90
91     usartx_puts((uint8_t*) "+-----+\r\n");
92     usartx_puts((uint8_t*) "HEPVM Controller: ");
93     usartx_puts((uint8_t*) compileStamp);
94     usartx_puts((uint8_t*) "\r\n");
95     usartx_puts((uint8_t*) "Author: ");
96     usartx_puts((uint8_t*) authorName);
97     usartx_puts((uint8_t*) "\r\n");
98     usartx_puts((uint8_t*) "+-----+\r\n");
99     usartx_puts((uint8_t*) "(i) _I_nititalize FPGA Operation\r\n");
100    usartx_puts((uint8_t*) "(r) _R_ead and store voltage from SPI ADC\r\n");
101    usartx_puts((uint8_t*) "(p) _P_rogram FPGA using stored voltage\r\n");
102    usartx_puts((uint8_t*) "(w) _W_rite arbitrary data to FPGA\r\n");
103    usartx_puts((uint8_t*) "\r\n");
104    usartx_puts((uint8_t*) "(u) _U_pdate FPGA operation: (r) then (p)\r\n");
105    usartx_puts((uint8_t*) "(e) _E_nable FPGA operation\r\n");
106    usartx_puts((uint8_t*) "(d) _D_isable FPGA operation\r\n");
107    usartx_puts((uint8_t*) "(o) _O_ne cycle operation\r\n");
108    usartx_puts((uint8_t*) "(a) _A_utonomously operate\r\n");
109    usartx_puts((uint8_t*) "\r\n");
110 }

```

```

111
112 /*
113 *
114 *
115 */
116 */
117 void MAIN_Print_Status(void)
118 {
119     usartx_puts((uint8_t*) "\r\n");
120     usartx_puts((uint8_t*) "Status: \r\n");
121     usartx_puts((uint8_t*) "\r\n");
122 }
123
124 /*
125 *
126 *
127 */
128 */
129 uint32_t MAIN_Calculate_Op_Index(uint32_t voltage)
130 {
131     uint32_t idx = 0;
132
133 #ifdef DEBUG_VERBOSE
134     uint32_t up;
135     uint32_t down;
136     usartx_puts((uint8_t*) "\r\n * MAIN_Calculate_Op_Index *\r\n");
137 #endif
138
139     /* Locate the new opPoint index based on ADC reading;
140      * Implement hysteresis: The table entry is only updated if
141      * the measured value steps up or down a full entry in either
142      * direction.
143      */
144 //idx = len_opslist/2;
145 idx = opPoint_idx_last;
146
147 #ifdef DEBUG_VERBOSE
148     usartx_puts((uint8_t*) " Volts : ");
149     uart_puti((uint32_t)voltage);
150     usartx_puts((uint8_t*) "\r\n Idx : ");
151     uart_puti((uint32_t)idx);
152 #endif
153
154     /* If the measured voltage is less than the next step down from where
155      * we're operating now, the decrement until we're one step above the
156      * measured voltage
157      */
158     if (opPoint_idx_last>0)
159         if (voltage <= oplist_adc[opPoint_idx_last-1])
160             {
161 #ifdef DEBUG_VERBOSE
162                 usartx_puts((uint8_t*) "\r\n V_Idx- : ");
163                 uart_puti((uint32_t)oplist_adc[idx-1]);

```

```
164 #endif
165     while ( (voltage <= oplist_adc[idx-1]) && (idx>0) )
166     {
167         idx--;
168     }
169 #ifdef DEBUG_VERBOSE
170     uart_puti((uint32_t)oplist_adc[idx-1]);
171 #endif
172 }
173 /* If the measured voltage is more than the next step up from where
174 * we're operating now, the increment until we're one step below the
175 * measured voltage
176 */
177 if (opPoint_idx_last<(len_opslist-1))
178     if ( (voltage > oplist_adc[opPoint_idx_last+1]) )
179     {
180 #ifdef DEBUG_VERBOSE
181     usartx_puts((uint8_t*) "\r\n V_Idx+ : ");
182     uart_puti((uint32_t)oplist_adc[idx+1]);
183 #endif
184     while ( (voltage >= oplist_adc[idx+1]) && (idx<len_opslist-1) )
185     {
186         idx++;
187     }
188 #ifdef DEBUG_VERBOSE
189     uart_puti((uint32_t)oplist_adc[idx+1]);
190 #endif
191 }
192
193 #ifdef DEBUG_VERBOSE
194     up = oplist_adc[idx+1]-voltage;
195     down = voltage-oplist_adc[idx-1];
196
197     usartx_puts((uint8_t*) "\r\n Iidx : ");
198     uart_puti((uint32_t)opPoint_idx_last);
199     usartx_puts((uint8_t*) " -> ");
200     uart_puti((uint32_t)idx);
201     usartx_puts((uint8_t*) "\r\n Up : ");
202     uart_puti((uint32_t)up);
203     usartx_puts((uint8_t*) "\r\n Down : ");
204     uart_puti((uint32_t)down);
205     usartx_puts((uint8_t*) "\r\n");
206 #endif
207
208 #ifdef DEBUG_VERBOSE
209     usartx_puts((uint8_t*) " * ----- *\r\n");
210 #endif
211
212     return idx;
213 }
214
215 /*
216 *
```

```

217 *
218 */
219 uint8_t MAIN_Calculate_Op_Update(void)
220 {
221     uint32_t offset = 0;
222     uint8_t update=0;
223
224 #ifdef DEBUG_VERBOSE
225     usartx_puts((uint8_t*) "\r\n * MAIN_Calculate_Op_Update *\r\n");
226 #endif
227
228     opPoint_idx_last = opPoint_idx;
229     opPoint_fsw_last = opPoint_fsw;
230     opPoint_adc_last = opPoint_adc;
231     // OpPoint_sgn_last = updated in MAIN_ADC_ReadStore()
232
233     opPoint_idx = MAIN_Calculate_Op_IndexadcVoltage);
234     // opPoint_sgn = updated in MAIN_ADC_ReadStore()
235     opPoint_fsw = oplist_fsw[opPoint_idx];
236     opPoint_adc = oplist_adc[opPoint_idx];
237
238     offset = len_opstring*opPoint_idx;
239
240     if (opPoint_fsw<opPoint_fsw_last)
241         offset += len_opcmd;
242
243     if (opPoint_adc<opPoint_adc_last)
244         opPoint_addr = oplist_ops_rev+offset;
245     else
246         opPoint_addr = oplist_ops_for+offset;
247
248
249     if (opPoint_idx != opPoint_idx_last)
250     {
251
252 #ifdef DEBUG_VERBOSE
253     usartx_puts((uint8_t*) " Adc : ");
254     uart_puti(adcVoltage);
255     usartx_puts((uint8_t*) " => ");
256     uart_puti(opPoint_adc);
257     usartx_puts((uint8_t*) "\r\n");
258     if (opPoint_fsw<opPoint_fsw_last)
259         usartx_puts((uint8_t*) " FswCmp : Decrease\r\n");
260     else
261         usartx_puts((uint8_t*) " FswCmp : Increase\r\n");
262
263     usartx_puts((uint8_t*) "\r\n Idx : ");
264     uart_puti((uint32_t)opPoint_idx);
265     usartx_puts((uint8_t*) "\r\n IdxAdc : ");
266     uart_puti((uint32_t)opPoint_adc);
267     usartx_puts((uint8_t*) "\r\n Addr : ");
268     uart_puthex_addr((uint32_t)opPoint_addr);
269 
```

```
270     usartx_puts((uint8_t*) "\r\n");
271 #endif
272
273 #ifdef DEBUG_VERBOSE
274     usartx_puts((uint8_t*) "Idx: ");
275     uart_puti((uint32_t)opPoint_idx_last);
276     usartx_puts((uint8_t*) "->");
277     uart_puti((uint32_t)opPoint_idx);
278     usartx_puts((uint8_t*) "\r\n");
279 #endif
280
281     update=1;
282
283 #ifdef DEBUG_VERBOSE
284     usartx_puts((uint8_t*) "\r\n String: ");
285     USART_putsn(opPoint_addr, len_op);
286     usartx_puts((uint8_t*) "\r\n");
287 #endif
288
289 }
290 else
291 {
292     update=0;
293 }
294
295 #ifdef USE_DAC
296 //DAC_OUT_Write(opPoint_fsw);
297 DAC_OUT_Write((uint16_t)opPoint_fsw);
298#endif
299
300 #ifdef DEBUG_VERBOSE
301     usartx_puts((uint8_t*) " * ----- *\r\n");
302#endif
303     return update;
304 }
305
306
307 /*
308 *
309 *
310 */
311 int main(void)
312 {
313     uint8_t rxdat;
314
315     MAIN_Initialize_Peripherals();
316     usartx_puts((uint8_t*) "\r\n");
317     LEDOn(0);
318
319     MAIN_FPGA_Initialize();
320     MAIN_Print_Usage();
321
322     while (1)
```

```

323 {
324     rxdat = usartx_getc();
325     if (rxdat != 255)
326     {
327         /* Read ADC and store voltage */
328         if (rxdat=='i')
329         {
330             MAIN_FPGA_Initialize();
331             MAIN_FPGA_CC_Full();
332         }
333
334         /* Read ADC and store voltage */
335         if (rxdat=='r')
336         {
337             MAIN_ADC_ReadStore();
338             uart_puti(adcVoltage_pos);
339             usartx_putc(',');
340             uart_puti(adcVoltage_neg);
341             usartx_puts((uint8_t*)"\\r\\n");
342         }
343
344
345         /* Program FPGA using stored voltage */
346         if (rxdat=='p')
347         {
348             MAIN_Calculate_Op_Update();
349             MAIN_FPGA_Program_Nonblock();
350             MAIN_FPGA_Program_Wait();
351         }
352
353
354         /* Write arbitrary data to FPGA */
355         if (rxdat=='w')
356             usartx_puts((uint8_t*)"\\r\\n * Not Implemented! *\\r\\n");
357
358
359         /* Update state: read then program */
360         if (rxdat=='u')
361         {
362             MAIN_ADC_ReadStore();
363             MAIN_Calculate_Op_Update();
364             MAIN_FPGA_Program_Nonblock();
365             MAIN_FPGA_Program_Wait();
366         }
367
368
369         /* Enable the FPGA */
370         if (rxdat=='e')
371         {
372             MAIN_FPGA_Enable();
373         }
374
375

```

```

376  /* Disable the FPGA */
377  if (rxdat=='d')
378  {
379      MAIN_FPGA_Disable();
380  }
381
382
383  /* One cycle auto operation */
384  if (rxdat=='o')
385  {
386      /* Setup the initial programming */
387      uint32_t CCbypassThreshold = 0;
388      uint8_t exit=USART_EMPTY_READ;
389      uint8_t state=0;
390      uint32_t runcounter=0;
391      uint32_t programcounter=0;
392
393      MAIN_FPGA_Initialize();
394      /* State machine of sorts... */
395      while ( (exit==USART_EMPTY_READ) && (runcounter<=20) && (programcounter<3000))
396      {
397          exit = usartx_getc();
398          if (state==0) // Setup Trigger
399          {
400              MAIN_FPGA_Disable();
401              MAIN_FPGA_CC_Bypass();
402              // Wake up the ADCs
403              MAIN_ADC_ReadStore();
404              MAIN_ADC_ReadStore();
405              MAIN_ADC_ReadStore();
406              MAIN_ADC_ReadStore();
407              state=1;
408          }
409          else if (state==1) // Wait for Trigger
410          {
411 #ifdef DEBUG
412             usartx_putc('1');
413 #endif
414             // Calculate operating point update
415             MAIN_ADC_ReadStore();
416             MAIN_Calculate_Op_Update();
417             /*
418             * If there is a transition from negative output voltage
419             * to positive, trigger has occurred:
420             * Program the converter and enable it
421             */
422 #ifdef DEBUG
423             usartx_putc('(');
424             if (opPoint_sgn==ADC_POS) usartx_putc('+'); else usartx_putc('-');
425             if (opPoint_sgn_last==ADC_POS) usartx_putc('+'); else usartx_putc('-');
426             usartx_putc(')');
427 #endif
428             if ( (opPoint_sgn==ADC_POS) && (opPoint_sgn_last==ADC_NEG) )

```

```

429         //if ( (opPoint_adc<CCbypassThreshold) && (opPoint_adc>opPoint_adc_last) && (
430             opPoint_sgn==ADC_POS) )
431     {
432         state=2;
433         MAIN_FPGA_Program_Nonblock();
434         programcounter++;
435         MAIN_ADC_ReadStore();
436         MAIN_FPGA_Program_Wait();
437         MAIN_FPGA_Enable();
438     }
439     else if (state==2) // Running under threshold
440     {
441 #ifdef DEBUG
442         usartx_putc('2');
443 #endif
444         // Next state occurs when above threshold
445         if (adcVoltage>CCbypassThreshold)
446         {
447             state=3;
448             runcounter++;
449             if (opPoint_sgn==ADC_POS)
450                 MAIN_FPGA_CC_Positive();
451             else
452                 MAIN_FPGA_CC_Negative();
453
454             MAIN_ADC_ReadStore();
455         }
456         else
457         {
458             // check if the operating point needs updating, and
459             // if so start sending the program.
460             if (MAIN_Calculate_Op_Update())
461             {
462                 MAIN_FPGA_Program_Nonblock();
463                 programcounter++;
464             }
465             // If the fpga is being programmed, this allows the ADC reads
466             // to be pipelined, otherwise the read is done to update values
467             // needed to check for a needed update
468             MAIN_ADC_ReadStore();
469             // Wait for the DMA engine SPI Tx if necessary
470             MAIN_FPGA_Program_Wait();
471         }
472     }
473     else if (state==3) // Normal operation above threshold
474     {
475 #ifdef DEBUG
476         usartx_putc('3');
477 #endif
478
479         if (opPoint_sgn!=opPoint_sgn_last)
480

```

```
481     {
482         // Next state occurs at a change of sign
483         state=2;
484     }
485     else if (adcVoltage<CCbypassThreshold)
486     {
487         // Next state occurs at a drop below threshold
488         state=2;
489         MAIN_FPGA_CC_Bypass();
490     }
491     else
492     {
493         // Reprogram FPGA registers if an update is needed
494         if (MAIN_Calculate_Op_Update())
495         {
496             MAIN_FPGA_Program_Nonblock();
497             programcounter++;
498         }
499         // Pipeline the adc reads, then wait for a DMA transfer to
500         // finish, if there was one
501         MAIN_ADC_ReadStore();
502         MAIN_FPGA_Program_Wait();
503     }
504 }
505 }
506
507 MAIN_FPGA_CC_Bypass();
508 MAIN_FPGA_Disable();
509 MAIN_FPGA_Disable();
510
511 #ifdef VERBOSE
512     usartx_puts((uint8_t*) "\r\n ** One-Cycle updates: ");
513     uart_puti(programcounter);
514     usartx_puts((uint8_t*) "\r\n");
515 #endif
516
517 }
518
519
520 /* Autonomously operate */
521 if (rxdat=='a')
522 {
523     /* Setup the initial programming */
524     MAIN_FPGA_Initialize();
525     MAIN_FPGA_CC_Bypass();
526     // Just loop and do nothing
527     while(usartx_getc()==USART_EMPTY_READ)
528     {
529         MAIN_ADC_ReadStore();
530         if (opPoint_sgn==ADC_POS)
531             usartx_putc('+');
532         else
533             usartx_putc('-');
```

```

534     }
535
536     /* Reset the FPGA */
537     MAIN_FPGA_Disable();
538 }
539
540
541     /* Print Usage */
542     if ( (rxdat=='h') || (rxdat=='?') )
543         MAIN_Print_Usage();
544
545
546 }
547 }
548 }
549
550 /*
551 *
552 *
553 */
554 void MAIN_FPGA_Initialize(void)
555 {
556     /* Channel Designations:
557      * FB1 (a,b) -- OE, OD
558      * FB2 (a,b) -- OC, OB
559      * BB (a,b) -- 14, 13
560      * CCP (a,b) -- 12, 11
561      * CCN (a,b) -- 10, OF
562      */
563
564 #ifdef DEBUG
565     usartx_puts((uint8_t*)" \r\n * MAIN_Initialize_Operation *\r\n");
566 #endif
567
568     SPI_FPGA_DMA_Tx((uint8_t*)" ", 16); // Reset FPGA
569     SPI_FPGA_DMA_Tx_Wait();
570     SPI_FPGA_DMA_Tx((uint8_t*)"w0000000w0000000", 16); // Reset FPGA
571     SPI_FPGA_DMA_Tx_Wait();
572     // Enable All active Channels
573     SPI_FPGA_DMA_Tx((uint8_t*)"w0E00001w0D00001", 16); // FB 1 (a,b)
574     SPI_FPGA_DMA_Tx_Wait();
575     SPI_FPGA_DMA_Tx((uint8_t*)"w0C00001w0B00001", 16); // FB 2
576     SPI_FPGA_DMA_Tx_Wait();
577     SPI_FPGA_DMA_Tx((uint8_t*)"w1400001w1300001", 16); // BB
578     SPI_FPGA_DMA_Tx_Wait();
579
580     MAIN_FPGA_CC_Bypass();
581
582 #ifdef DEBUG
583     usartx_puts((uint8_t*)" * ----- *\r\n");
584 #endif
585 }
586

```

```
587 //void MAIN_FPGA_Disable_Bypass(void)
588 //{
589 // /* Set the cycloconverter to bypass resonant current,
590 // * and avoid shorting ouput voltage. Set full-bridge low-side
591 // * devices on to bypass, and BB low-side on as well
592 // * low side of each leg on, high side off
593 // */
594 // // Set default states to off
595 // #ifdef VERBOSE
596 // usartx_puts((uint8_t*)" \r\n * MAIN_FPGA_Disable_Bypass *\r\n");
597 //#endif
598 // SPI_FPGA_DMA_Tx((uint8_t*)"w1200002w1000002w1400002w0E00002w0C00002w0000000", 56);
599 // SPI_FPGA_DMA_Tx_Wait();
600 // #ifdef VERBOSE
601 // usartx_puts((uint8_t*)" \r\n * ----- *\r\n");
602 //#endif
603 //}
604 //}
605
606 void MAIN_FPGA_CC_Bypass(void)
607 {
608 // /* Set the cycloconverter to bypass resonant current,
609 // * and avoid shorting ouput voltage -- operation near zero vout
610 // * Turn high side of each leg off, then
611 // * low side of each leg on
612 // */
613 // SPI_FPGA_DMA_Tx((uint8_t*)"w110000w0F00000", 16);
614 // SPI_FPGA_DMA_Tx_Wait();
615 // SPI_FPGA_DMA_Tx((uint8_t*)"w1200002w1000002", 16);
616 // SPI_FPGA_DMA_Tx_Wait();
617 SPI_FPGA_DMA_Tx((uint8_t*)"w1100000w0F00000w1200002w1000002", 32);
618 SPI_FPGA_DMA_Tx_Wait();
619 }
620
621 void MAIN_FPGA_CC_Full(void)
622 {
623 // Enable low-side and high-side of both positive and negative sides...
624 // not a good idea except for testing
625 SPI_FPGA_DMA_Tx((uint8_t*)"w1200001w1100001", 16); // CC P Enable
626 SPI_FPGA_DMA_Tx((uint8_t*)"w1000001w0F00001", 16); // CC N Enable
627 SPI_FPGA_DMA_Tx_Wait();
628 }
629
630 void MAIN_FPGA_CC_Positive(void)
631 {
632 /* Channel Designations:
633 * FB1 (a,b) -- OE, OD
634 * FB2 (a,b) -- OC, OB
635 * BB (a,b) -- 14, 13
636 * CCP (a,b) -- 12, 11
637 * CCN (a,b) -- 10, OF
638 */
639 }
```

```

640 // Assuming: previous mode was CP switching
641 // * Set positive CC to bypass
642 // 1) disable the positive high-side, default 0: w1100000
643 // 2) disable the positive low-side, default 1: w1200002
644 // * Set negative CC to bypass (low on, high off)
645 // 1) disable the negative high-side, default 0: w0F00000
646 // 2) disable the negative low-side, default 1: w1000002
647 // * Set positive CC to active
648 // 1) enable the positive low-side : w1200001
649 // 2) enable the positive high-side : w1100001
650 // * Set negative CC to full bypass (low already on, high on)
651 // 1) disable the negative high-side, default 1: w0F00002
652
653 SPI_FPGA_DMA_Tx((uint8_t*)"w1100000w1200002w0F00000w1000002w1200001w1100001w0F00002", 56)
654 ;
655 SPI_FPGA_DMA_Tx_Wait();
656
657 void MAIN_FPGA_CC_Negative(void)
658 {
659 /* Channel Designations:
660 * FB1 (a,b) -- OE, OD
661 * FB2 (a,b) -- OC, OB
662 * BB (a,b) -- 14, 13
663 * CCP (a,b) -- 12, 11
664 * CCN (a,b) -- 10, 0F
665 */
666
667 // Assuming: previous mode was CP switching
668 // * Set negative CC to bypass
669 // 1) disable the negative high-side, default 0: w0F00000
670 // 2) disable the negative low-side, default 1: w1000002
671 // * Set positive CC to bypass (low on, high off)
672 // 1) disable the positive high-side, default 0: w1100000
673 // 2) disable the positive low-side, default 1: w1200002
674 // * Set negative CC to active
675 // 1) enable the negative low-side : w1000001
676 // 2) enable the negative high-side : w0F00001
677 // * Set positive CC to full bypass (low already on, high on)
678 // 1) disable the positive high-side, default 1: w1100002
679
680 SPI_FPGA_DMA_Tx((uint8_t*)"w0F00000w1000002w1100000w1200002w1000001w0F00001w1100002", 56)
681 ;
682 SPI_FPGA_DMA_Tx_Wait();
683
684
685
686 /*
687 *
688 *
689 */
690 void MAIN_FPGA_Program_Nonblock(void)

```

```
691 {
692     SPI_FPGA_DMA_Tx(opPoint_adr, len_op);
693 }
694
695 /*
696 *
697 *
698 */
699
700 void MAIN_FPGA_Program_Wait(void)
701 {
702
703     SPI_FPGA_DMA_Tx_Wait();
704 }
705
706 /*
707 *
708 *
709 */
710
711 void MAIN_FPGA_Enable(void)
712 {
713 #ifdef VERBOSE
714     usartx_puts((uint8_t*)" \r\n * MAIN_FPGA_Enable *\r\n");
715 #endif
716     SPI_FPGA_DMA_Tx((uint8_t*)"w0000001w0000001", 16);
717     SPI_FPGA_DMA_Tx_Wait();
718
719 #ifdef VERBOSE
720     usartx_puts((uint8_t*)" * ----- *\r\n");
721 #endif
722 }
723
724 /*
725 *
726 *
727 *
728 */
729
730 void MAIN_FPGA_Disable(void)
731 {
732 #ifdef VERBOSE
733     usartx_puts((uint8_t*)" \r\n * MAIN_FPGA_Disable *\r\n");
734 #endif
735     SPI_FPGA_DMA_Tx((uint8_t*)"w0000000w0000000", 16);
736     SPI_FPGA_DMA_Tx_Wait();
737
738 #ifdef VERBOSE
739     usartx_puts((uint8_t*)" * ----- *\r\n");
740 #endif
741 }
742
743
```

```

744 /*
745 *
746 *
747 */
748 void MAIN_ADC_ReadStore(void)
749 {
750     uint32_t adcptot = 0;
751     uint32_t adcntot = 0;
752     uint32_t adcp = 0;
753     uint32_t adcn = 0;
754     uint8_t i;
755
756 #ifdef DEBUG_VERBOSE
757     usartx_puts((uint8_t*) "\r\n * MAIN_ADC_ReadStore *\r\n");
758 #endif
759
760     /* Average the specified number of readings */
761     for (i=0; i<ADC_READINGS; i++)
762     {
763         adcp = SPI_ADC_read(ADC_POS);
764         adcn = SPI_ADC_read(ADC_NEG);
765         if ( (adcn <= 0x3FFF) && (adcp <= 0x3FFF) )
766         {
767             adcptot += adcp;
768             adcntot += adcn;
769         }
770 #ifdef DEBUG_ERROR
771         else
772         {
773             i--;
774             usartx_putc('x');
775         }
776     }
777 #endif
778 }
779     adcptot = adcptot >> 2; // resulting value is 10*ActualVoltage
780     adcntot = adcntot >> 2; // resulting value is 10*ActualVoltage
781
782     adcptot = adcptot*VOLTAGE_SCALING;
783     adcntot = adcntot*VOLTAGE_SCALING;
784
785     adcVoltage_pos = adcptot / ADC_READINGS;
786     adcVoltage_neg = adcntot / ADC_READINGS;
787
788     opPoint_sgn_last = opPoint_sgn;
789     if (adcVoltage_pos >= adcVoltage_neg)
790     {
791         adcVoltage = adcVoltage_pos;
792         opPoint_sgn = ADC_POS;
793     }
794     else
795     {
796         adcVoltage = adcVoltage_neg;

```

```
797     opPoint_sgn = ADC_NEG;
798 }
799 #ifdef DEBUG_ADC
800     uart_putiadcVoltage_pos);
801     usartx_putc(',');
802     uart_putiadcVoltage_neg);
803     usartx_putc(' ');
804 #endif
805
806 #ifdef DEBUG_VERBOSE
807     usartx_puts((uint8_t*) "\r\n * ----- *\r\n");
808 #endif
809 }
810
811 /*
812 *
813 *
814 */
815 */
816 void MAIN_Initialize_Peripherals(void)
817 {
818     USARTxInit();
819     usartx_puts((uint8_t*) "\r\n");
820     usartx_puts((uint8_t*) "UART Init ..... ");
821     USART_FlushOutput();
822     usartx_puts((uint8_t*) "Done\r\n");
823
824     usartx_puts((uint8_t*) "LED Init ..... ");
825     USART_FlushOutput();
826     LEDInit();
827     usartx_puts((uint8_t*) "Done\r\n");
828
829     usartx_puts((uint8_t*) "SPI Init, ADC ... ");
830     USART_FlushOutput();
831     SPI_ADC_Init();
832     usartx_puts((uint8_t*) "Done\r\n");
833
834     usartx_puts((uint8_t*) "SPI Init, FPGA ... ");
835     USART_FlushOutput();
836     SPI_FPGA_Init();
837     usartx_puts((uint8_t*) "Done\r\n");
838
839     usartx_puts((uint8_t*) "DMA Init, FPGA ... ");
840     USART_FlushOutput();
841     SPI_FPGA_DMA_Init();
842     usartx_puts((uint8_t*) "Done\r\n");
843
844 #ifdef USE_DAC
845     usartx_puts((uint8_t*) "DAC Init ..... ");
846     USART_FlushOutput();
847     DAC_OUT_Init();
848     usartx_puts((uint8_t*) "Done\r\n");
849 #endif
```

```

850 }
851
852
853 /*
854 *
855 *
856 */
857 void sleep(uint32_t cnt)
858 {
859     while (cnt--);
860 }
```

C.2.6 spi_adc.c

```

1 #include "stm32f10x_conf.h"
2 #include "spi_adc.h"
3
4 void SPI_ADC_Init(void)
5 {
6
7     /* Enable SPI clock, then the GPIO clock */
8     RCC_APB1PeriphClockCmd(SPI_ADC_CLK, ENABLE);
9     RCC_APB2PeriphClockCmd(SPI_ADC_GPIO_CLK, ENABLE);
10
11
12     /* ----- Configure GPIO ----- */
13     GPIO_InitTypeDef GPIO_InitStructure;
14
15     /* Configure SPI pins: SCK, MISO and MOSI */
16     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
17     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
18     GPIO_InitStructure.GPIO_Pin = SPI_ADC_PIN_SCK;
19     GPIO_Init(SPI_ADC_GPIO, &GPIO_InitStructure);
20
21     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
22     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
23     GPIO_InitStructure.GPIO_Pin = SPI_ADC_PIN_MISO;
24     GPIO_Init(SPI_ADC_GPIO, &GPIO_InitStructure);
25
26     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
27     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
28     GPIO_InitStructure.GPIO_Pin = SPI_ADC_PIN_MOSI;
29     GPIO_Init(SPI_ADC_GPIO, &GPIO_InitStructure);
30
31     /* Configure SPI chip-select pin, POS ADC */
32     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
33     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
34     GPIO_InitStructure.GPIO_Pin = SPI_ADC_PIN_NSSP;
35     GPIO_Init(SPI_ADC_GPIO, &GPIO_InitStructure);
36 }
```

```
37  /* Configure SPI chip-select pin, NEG ADC */
38  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
39  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
40  GPIO_InitStructure.GPIO_Pin = SPI_ADC_PIN_NSSN;
41  GPIO_Init(SPI_ADC_GPIO, &GPIO_InitStructure);
42
43  /* ----- Configure SPI ----- */
44  SPI_InitTypeDef SPI_InitStructure;
45
46  SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
47  SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
48  SPI_InitStructure.SPI_DataSize = SPI_DataSize_16b;
49  SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
50  SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
51  SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
52  SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;
53  SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
54  SPI_InitStructure.SPI_CRCPolynomial = 7;
55  SPI_Init(SPI_ADC, &SPI_InitStructure);
56
57
58  /* Set CS high */
59  SPI_ADC_CS_HIGH(ADC_POS);
60  SPI_ADC_CS_HIGH(ADC_NEG);
61
62  /* Enable the SPI Peripheral */
63  SPI_Cmd(SPI_ADC, ENABLE);
64 }
65
66 uint16_t SPI_ADC_read(uint8_t adc)
67 {
68  SPI_ADC_CS_LOW(adc);
69  /*!< Loop until transmit register is empty */
70  while (SPI_I2S_GetFlagStatus(SPI_ADC, SPI_I2S_FLAG_TXE) == RESET);
71
72  /*!< Send "dummy" byte through the SPI1 peripheral */
73  SPI_I2S_SendData(SPI_ADC, 0xDEAD);
74
75  /*!< Wait to receive a byte */
76  while (SPI_I2S_GetFlagStatus(SPI_ADC, SPI_I2S_FLAG_RXNE) == RESET);
77
78  SPI_ADC_CS_HIGH(adc);
79
80  /*!< Return the byte read from the SPI bus */
81  return SPI_I2S_ReceiveData(SPI_ADC);
82 }
83
84 void SPI_ADC_CS_LOW(uint8_t adc)
85 {
86  if (adc==ADC_POS)
87    GPIO_ResetBits(SPI_ADC_GPIO, SPI_ADC_PIN_NSSP);
88  if (adc==ADC_NEG)
89    GPIO_ResetBits(SPI_ADC_GPIO, SPI_ADC_PIN_NSSN);
```

```

90 }
91
92 void SPI_ADC_CS_HIGH(uint8_t adc)
93 {
94     if (adc==ADC_POS)
95         GPIO_SetBits(SPI_ADC_GPIO, SPI_ADC_PIN_NSSP);
96     if (adc==ADC_NEG)
97         GPIO_SetBits(SPI_ADC_GPIO, SPI_ADC_PIN_NSSN);
98 }
```

C.2.7 spi_adc.h

```

1 #ifndef SPI_ADC_H_
2 #define SPI_ADC_H_
3 #include "stm32f10x_gpio.h"
4
5 /* Define the STM32F10x hardware depending on the used evaluation board */
6 #define SPI_ADC SPI2
7 #define SPI_ADC_CLK RCC_APB1Periph_SPI2
8 #define SPI_ADC_GPIO GPIOB
9 #define SPI_ADC_GPIO_CLK RCC_APB2Periph_GPIOB
10 #define SPI_ADC_PIN_NSSP GPIO_Pin_0
11 #define SPI_ADC_PIN_NSSN GPIO_Pin_12
12 #define SPI_ADC_PIN_SCK GPIO_Pin_13
13 #define SPI_ADC_PIN_MISO GPIO_Pin_14
14 #define SPI_ADC_PIN_MOSI GPIO_Pin_15
15 #define SPI_ADC_IRQn SPI2 IRQn
16
17 #define ADC_NEG 0
18 #define ADC_POS 1
19
20 void SPI_ADC_CS_LOW(uint8_t adc);
21 void SPI_ADC_CS_HIGH(uint8_t adc);
22
23 uint16_t SPI_ADC_read(uint8_t adc);
24
25 void SPI_ADC_Init(void);
26
27 #endif /* SPI_ADC_H_ */
```

C.2.8 spi_fpga.c

```

1 #include "stm32f10x_conf.h"
2 #include "spi_fpga.h"
3
4 void SPI_FPGA_Init(void)
5 {
6 }
```

```
7  /* Enable SPI clock, the GPIO clock, and the DMA clock */
8  RCC_APB2PeriphClockCmd(SPI_FPGA_CLK, ENABLE);
9  RCC_APB2PeriphClockCmd(SPI_FPGA_GPIO_CLK, ENABLE);
10 //RCC_AHBPeriphClockCmd(SPI_FPGA_DMA_CLK, ENABLE);
11
12 /* ----- Configure GPIO ----- */
13 GPIO_InitTypeDef GPIO_InitStructure;
14
15 /* Configure SPI pins: SCK, MISO and MOSI */
16 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
17 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
18 GPIO_InitStructure.GPIO_Pin = SPI_FPGA_PIN_SCK;
19 GPIO_Init(SPI_FPGA_GPIO, &GPIO_InitStructure);
20
21 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
22 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
23 GPIO_InitStructure.GPIO_Pin = SPI_FPGA_PIN_MISO;
24 GPIO_Init(SPI_FPGA_GPIO, &GPIO_InitStructure);
25
26 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
27 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
28 GPIO_InitStructure.GPIO_Pin = SPI_FPGA_PIN_MOSI;
29 GPIO_Init(SPI_FPGA_GPIO, &GPIO_InitStructure);
30
31 /* Configure SPI chip-select pin */
32 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
33 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
34 GPIO_InitStructure.GPIO_Pin = SPI_FPGA_PIN_NSS;
35 GPIO_Init(SPI_FPGA_GPIO, &GPIO_InitStructure);
36
37
38 /* ----- Configure SPI ----- */
39 SPI_InitTypeDef SPI_InitStructure;
40
41 SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
42 SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
43 SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
44 SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
45 SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
46 SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
47 SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
48 SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
49 SPI_InitStructure.SPI_CRCPolynomial = 7;
50 SPI_Init(SPI_FPGA, &SPI_InitStructure);
51
52 /* Set CS high */
53 SPI_FPGA_CS_HIGH();
54
55 /* Enable the SPI Peripheral */
56     SPI_Cmd(SPI_FPGA, ENABLE);
57
58 }
59
```

```

60 void SPI_FPGA_DMA_Init(void)
61 {
62     RCC_AHBPeriphClockCmd(SPI_FPGA_DMA_CLK, ENABLE);
63
64     DMA_DeInit(SPI_FPGA_Tx_DMA_Channel);
65
66     /* ----- Configure DMA ----- */
67     DMA_InitTypeDef DMA_InitStructure;
68     DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
69     DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
70     DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
71     DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
72     DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
73     DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
74     DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
75
76     DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SPI_FPGA_DR_Base;
77     DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
78     DMA_InitStructure.DMA_Priority = DMA_Priority_High;
79
80     /* DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) 0x0000;
81      * DMA_InitStructure.DMA_BufferSize = (uint32_t) 0x0000; */
82
83     DMA_Init(SPI_FPGA_Tx_DMA_Channel, &DMA_InitStructure);
84
85     SPI_I2S_DMACmd(SPI_FPGA, SPI_I2S_DMAReq_Tx, ENABLE);
86
87 }
88
89 void SPI_FPGA_DMA_Tx(uint8_t* data, uint32_t len)
90 {
91     /* Wait for the SPI peripheral to finish */
92     while (SPI_I2S_GetFlagStatus(SPI_FPGA, SPI_I2S_FLAG_TXE)==RESET);
93     while (SPI_I2S_GetFlagStatus(SPI_FPGA, SPI_I2S_FLAG_BSY)==SET);
94     /* Disable the SPI Peripheral */
95     SPI_Cmd(SPI_FPGA, DISABLE);
96
97     SPI_FPGA_DMA_Init();
98
99     /* Set the transfer length (Channel Number of Data to Transfer Register) */
100    SPI_FPGA_Tx_DMA_Channel->CNDTR = len;
101    /* Set the base memory address (Channel Memory Address Register) */
102    SPI_FPGA_Tx_DMA_Channel->CMAR = (uint32_t)data;
103
104    /* Enable the DMA channel */
105    DMA_Cmd(SPI_FPGA_Tx_DMA_Channel, ENABLE);
106
107    /* Select the slave and start the SPI transfer */
108    SPI_FPGA_CS_LOW();
109    SPI_Cmd(SPI_FPGA, ENABLE);
110
111    /* Call SPI_FPGA_DMA_Tx_Wait() to finish transfer */
112 }

```

```
113
114 void SPI_FPGA_DMA_Tx_Wait(void)
115 {
116     /* Wait for the DMA transfer to complete, then disable the channel */
117     while(DMA_GetFlagStatus(SPI_FPGA_Tx_DMA_FLAG)==RESET);
118     DMA_Cmd(SPI_FPGA_Tx_DMA_Channel, DISABLE);
119     /* Wait for the SPI peripheral to finish, then deselect slave */
120     while (SPI_I2S_GetFlagStatus(SPI_FPGA, SPI_I2S_FLAG_TXE)==RESET);
121     while (SPI_I2S_GetFlagStatus(SPI_FPGA, SPI_I2S_FLAG_BSY)==SET);
122     SPI_FPGA_CS_HIGH();
123 }
124
125 void SPI_FPGA_puts(const uint8_t* data)
126 {
127     SPI_FPGA_CS_LOW();
128     while (*data) {
129         while (SPI_I2S_GetFlagStatus(SPI_FPGA, SPI_I2S_FLAG_TXE)==RESET);
130         SPI_I2S_SendData(SPI_FPGA, *data++);
131     }
132     while (SPI_I2S_GetFlagStatus(SPI_FPGA, SPI_I2S_FLAG_TXE)==RESET);
133     SPI_FPGA_CS_HIGH();
134 }
135 void SPI_FPGA_puts_fast(uint8_t* data)
136 {
137     SPI_FPGA_CS_LOW();
138     while (*data) {
139         SPI_FPGA->DR = *data++;
140     }
141     SPI_FPGA_CS_HIGH();
142 }
143
144 void SPI_FPGA_putc(uint8_t data)
145 {
146     SPI_FPGA_CS_LOW();
147     while (SPI_I2S_GetFlagStatus(SPI_FPGA, SPI_I2S_FLAG_TXE)==RESET);
148     SPI_I2S_SendData(SPI_FPGA, data);
149     while (SPI_I2S_GetFlagStatus(SPI_FPGA, SPI_I2S_FLAG_TXE)==RESET);
150     SPI_FPGA_CS_HIGH();
151 }
152
153 void SPI_FPGA_CS_LOW(void)
154 {
155     GPIO_ResetBits(SPI_FPGA_GPIO, SPI_FPGA_PIN_NSS);
156 }
157
158 void SPI_FPGA_CS_HIGH(void)
159 {
160     GPIO_SetBits(SPI_FPGA_GPIO, SPI_FPGA_PIN_NSS);
161 }
```

C.2.9 spi_fpga.h

```

1 #ifndef SPI_FPGA_H_
2 #define SPI_FPGA_H_
3 #include "stm32f10x_gpio.h"
4
5 /* Define the STM32F10x hardware depending on the used evaluation board */
6 #define SPI_FPGA SPI1
7 #define SPI_FPGA_CLK RCC_APB2Periph_SPI1
8 #define SPI_FPGA_GPIO GPIOA
9 #define SPI_FPGA_GPIO_CLK RCC_APB2Periph_GPIOA
10 #define SPI_FPGA_PIN_NSS GPIO_Pin_4
11 #define SPI_FPGA_PIN_SCK GPIO_Pin_5
12 #define SPI_FPGA_PIN_MISO GPIO_Pin_6
13 #define SPI_FPGA_PIN_MOSI GPIO_Pin_7
14 #define SPI_FPGA_IRQn SPI1_IRQn
15
16 #define SPI_FPGA_DMA DMA1
17 #define SPI_FPGA_DMA_CLK RCC_AHBPeriph_DMA1
18 #define SPI_FPGA_Tx_DMA_Channel DMA1_Channel3
19 #define SPI_FPGA_Tx_DMA_FLAG DMA1_FLAG_TC3
20 #define SPI_FPGA_DR_Base 0x4001300C
21
22 void SPI_FPGA_CS_LOW(void);
23 void SPI_FPGA_CS_HIGH(void);
24
25 void SPI_FPGA_Init(void);
26 void SPI_FPGA_puts(const uint8_t* data);
27 void SPI_FPGA_puts_fast(uint8_t* data);
28 void SPI_FPGA_putc(uint8_t data);
29 void SPI_FPGA_DMA_Tx(uint8_t* data, uint32_t len);
30 void SPI_FPGA_DMA_Tx_Wait(void);
31 void SPI_FPGA_DMA_Init(void);
32
33 #endif /* SPI_FPGA_H_ */

```

C.2.10 usart.c

```

1 #include "usart.h"
2 #include "stm32f10x_usart.h"
3
4 /* Private define -----*/
5
6 /*
7 * constants and macros
8 */
9
10 /* size of RX/TX buffers */
11 #define USARTx_RX_BUFFER_SIZE 32
12 #define USARTx_TX_BUFFER_SIZE 4096

```

```
13 #define USARTx_RX_BUFFER_MASK ( USARTx_RX_BUFFER_SIZE - 1)
14 #define USARTx_TX_BUFFER_MASK ( USARTx_TX_BUFFER_SIZE - 1)
15 #if ( USARTx_RX_BUFFER_SIZE & USARTx_RX_BUFFER_MASK )
16     #error RX buffer size is not a power of 2
17 #endif
18 #if ( USARTx_TX_BUFFER_SIZE & USARTx_TX_BUFFER_MASK )
19     #error TX buffer size is not a power of 2
20 #endif
21
22 /*
23 * module global variables
24 */
25 __IO uint8_t USARTTx_TxBuf [USARTx_TX_BUFFER_SIZE];
26 __IO uint8_t USARTTx_RxBuf [USARTx_RX_BUFFER_SIZE];
27 __IO uint8_t USARTTx_TxHead;
28 __IO uint8_t USARTTx_TxTail;
29 __IO uint8_t USARTTx_RxHead;
30 __IO uint8_t USARTTx_RxTail;
31 __IO uint8_t USARTTx_RxErr;
32
33 char ASCIIU[] = {0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x41, 0x42, 0
    x43, 0x44, 0x45, 0x46};
34 char ASCIIIL[] = {0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x61, 0x62, 0
    x63, 0x64, 0x65, 0x66};
35
36 /**
37 * @brief This function handles USARTx global interrupt request.
38 * @param None
39 * @retval None
40 */
41 void USARTTx_IRQHandler(void)
42 {
43     uint8_t newhead;
44     uint8_t newtail;
45
46     /* Rx Interrupt Needs Servicing */
47     if(USART_GetITStatus(USARTx, USART_IT_RXNE) != RESET)
48     {
49         /* calculate next buffer head */
50         newhead = ( USARTx_RxHead + 1 ) & USARTx_RX_BUFFER_MASK;
51
52         if ( newhead == USARTx_RxTail ) {
53             /* error: receive buffer overflow */
54             USARTx_RxErr++;
55         }else{
56             /* update head */
57             USARTx_RxHead = newhead;
58             /* store the data */
59         }
60         // Read the data regardless of buffer overflow
61         USARTx_RxBuf [newhead] = USART_ReceiveData(USARTx);
62     }
63 }
```

```

64  /* Tx Interrupt Needs Servicing */
65  if(USART_GetITStatus(USARTx, USART_IT_TXE) != RESET)
66  {
67      if ( USARTx_TxHead != USARTx_TxTail) {
68          /* calculate new buffer tail */
69          newtail = (USARTx_TxTail + 1) & USARTx_TX_BUFFER_MASK;
70          /* update tail */
71          USARTx_TxTail = newtail;
72          /* write the data to USART */
73          USART_SendData(USARTx, USARTx_TxBuf[newtail]);
74      }
75      else {
76          /* tx buffer empty, disable TXE interrupt */
77          USART_ITConfig(USARTx, USART_IT_TXE, DISABLE);
78      }
79  }
80
81 }
82
83
84
85 /**
86 * @brief Configures COM port.
87 * @param COM: Specifies the COM port to be configured.
88 * This parameter can be one of following parameters:
89 * @arg COM1
90 * @arg COM2
91 * @param USART_InitStruct: pointer to a USART_InitTypeDef structure that
92 * contains the configuration information for the specified USART peripheral.
93 * @retval None
94 */
95 void USARTxInit(void)
96 {
97     /* USARTx configuration -----*/
98     USART_InitTypeDef USART_InitStructure;
99     GPIO_InitTypeDef GPIO_InitStructure;
100    NVIC_InitTypeDef NVIC_InitStructure;
101
102    /* Enable the USARTx Interrupt */
103    NVIC_InitStructure.NVIC_IRQChannel = USARTx_IRQn;
104    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
105    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
106    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
107    NVIC_Init(&NVIC_InitStructure);
108
109    /* Rx and Tx FIFO Setup */
110    USARTx_TxHead = 0;
111    USARTx_TxTail = 0;
112    USARTx_RxHead = 0;
113    USARTx_RxTail = 0;
114    USARTx_RxErr = 0;
115
116    /* USARTx configured as follow:
```

```
117      - BaudRate = 9600 baud
118      - Word Length = 8 Bits
119      - One Stop Bit
120      - No parity
121      - Hardware flow control disabled (RTS and CTS signals)
122      - Receive and transmit enabled
123 */
124 USART_InitStructureUSART_BaudRate = 115200;
125 USART_InitStructureUSART_WordLength = USART_WordLength_8b;
126 USART_InitStructureUSART_Parity = USART_Parity_No;
127 USART_InitStructureUSART_StopBits = USART_StopBits_1;
128
129 USART_InitStructureUSART_HardwareFlowControl = USART_HardwareFlowControl_None;
130 USART_InitStructureUSART_Mode = USART_Mode_Rx | USART_Mode_Tx;
131
132 /* begin old init func -----*/
133
134 /* Enable GPIO clock */
135 RCC_APB2PeriphClockCmd(USARTx_TX_GPIO_CLK | USARTx_RX_GPIO_CLK | RCC_APB2Periph_AFIO,
136   ENABLE);
137 RCC_APB1PeriphClockCmd(USARTx_CLK, ENABLE);
138
139 /* Configure USART Tx as alternate function push-pull */
140 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
141 GPIO_InitStructure.GPIO_Pin = USARTx_TX_PIN;
142 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
143 GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
144
145 /* Configure USART Rx as input floating */
146 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
147 GPIO_InitStructure.GPIO_Pin = USARTx_RX_PIN;
148 GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
149
150 /* USART configuration */
151 USART_Init(USARTx, &USART_InitStructure);
152
153 /* Enable USART */
154 USART_Cmd(USARTx, ENABLE);
155
156 /* end old init function -----*/
157
158 /* Enable the EVAL_COM1 Receive interrupt: this interrupt is generated when the
159    EVAL_COM1 receive data register is not empty */
160 USART_ITConfig(USARTx, USART_IT_RXNE, ENABLE);
161
162 /* Enable the EVAL_COM1 Transmtoit interrupt: this interrupt is generated when the
163    EVAL_COM1 transmit data register is empty */
164 /* This shouldn't be necessary, as we assume that the TX buffer is initially
165    empty at initialization, but it shouldn't hurt */
166 USART_ITConfig(USARTx, USART_IT_TXE, ENABLE);
167
168 } /* USARTxInit */
```

```

169 void USART_FlushOutput(void) {
170     while ( USARTx_TxHead != USARTx_TxTail );
171 }
173
174 ****
175 Function: uart_getc()
176 Purpose: return byte from ringbuffer
177 Returns: lower byte: received byte from ringbuffer
178         higher byte: last receive error
179 ****
180 uint8_t usartx_getc(void)
181 {
182     uint8_t newtail;
183     uint8_t data;
184
185     if ( USARTx_RxHead == USARTx_RxTail ) {
186         return USART_EMPTY_READ;//USARTx_NO_DATA; /* no data available */
187     }
188
189     /* calculate new buffer tail */
190     newtail = (USARTx_RxTail + 1) & USARTx_RX_BUFFER_MASK;
191
192     /* get data from receive buffer */
193     data = USARTx_RxBuf[newtail];
194     /* update tail */
195     USARTx_RxTail = newtail;
196
197     return data;
198
199 }/* uart_getc */
200
201 uint8_t usartx_getc_block(void)
202 {
203     uint8_t data;
204
205     data = usartx_getc();
206     while (data==USART_EMPTY_READ) data=usartx_getc();
207     return data;
208
209 }/* uart_getc_block */
210 ****
211 Function: uart_putc()
212 Purpose: write byte to ringbuffer for transmitting via UART
213 Input: byte to be transmitted
214 Returns: none
215 ****
216 void usartx_putc(const uint8_t data)
217 {
218     uint8_t newhead;
219
220     newhead = (USARTx_TxHead + 1) & USARTx_TX_BUFFER_MASK;
221

```

```
222 /* this is just a bad idea */
223 while ( newhead == USARTx_TxTail ){
224     /* wait for free space in buffer */
225 }
226
227 /* Store data in buffer */
228 USARTx_TxBuf [newhead] = data;
229 /* update buffer head */
230 USARTx_TxHead = newhead;
231
232 /* enable the TXE interrupt */
233 USART_ITConfig(USARTx, USART_IT_TXE, ENABLE);
234
235 }/* uart_putc */
236
237
238 /*****
239 Function: uart_puts()
240 Purpose: transmit string to UART
241 Input: string to be transmitted
242 Returns: none
243 ****/
244 void usartx_puts(const uint8_t *s )
245 {
246     while (*s)
247         usartx_putc(*s++);
248
249 }/* uart_puts */
250
251 void USART_putsn(const uint8_t *s, uint32_t len )
252 {
253     while (len--)
254         usartx_putc(*s++ );
255
256 }/* uart_puts */
257
258
259 ///////////////////////////////////////////////////
260 ///////////////////////////////////////////////////
261
262
263
264 /*****
265 Title: UART addon-library
266 Author: Martin Thomas <eversmith@heizung-thomas.de>
267             http://www.siwawi.arubi.uni-kl.de/avr_projects
268 Software: AVR-GCC 3.3/3.4, Peter Fleury's UART-Library
269
270 DESCRIPTION:
271
272 USAGE:
273     Refere to the header file uartAddon.h for a description of the routines.
274
```

```

275 ****
276
277
278 ****
279 Function: uart_puti()
280 Purpose: transmit integer as ASCII to UART
281 Input: integer value
282 Returns: none
283 ****
284 void uart_puti( const uint32_t value )
285 {
286     uint8_t radix = 10;
287     uint32_t v;
288     uint8_t str[32];
289     uint8_t dig[] =
290         "0123456789";
291         "abcdefghijklmnopqrstuvwxyz";
292     uint8_t n = 0, neg = 0;
293     uint8_t *p, *q;
294     uint8_t c;
295
296     if (radix == 10 && value < 0) {
297         v = -value;
298         neg = 1;
299     } else {
300         v = value;
301     }
302     do {
303         str[n++] = dig[v%radix];
304         v /= radix;
305     } while (v);
306     if (neg)
307         str[n++] = '-';
308     str[n] = '\0';
309
310     for (p = str, q = p + (n-1); p < q; ++p, --q)
311         c = *p, *p = *q, *q = c;
312
313     usartx_puts(str);
314 }
315 /* uart_puti */
316
317 ****
318 Function: uart_puthex_nibble()
319 Purpose: transmit lower nibble as ASCII-hex to UART
320 Input: byte value
321 Returns: none
322 ****
323 void uart_puthex_nibble(const uint8_t b)
324 {
325     /* uint8_t c = b & 0x0f; */
326     /* if (c>9) c += 'A'-10; */
327     /* else c += '0'; */

```

```

328     usartx_putc(ASCIIU[b&0x0F]);
329 } /* uart_puthex_nibble */
330
331
332
333 /*****
334 Function: uart_puthex_byte()
335 Purpose: transmit upper and lower nibble as ASCII-hex to UART
336 Input: byte value
337 Returns: none
338 ****
339 void uart_puthex_byte(const uint8_t b)
340 {
341     uart_puthex_nibble(b>>4);
342     uart_puthex_nibble(b);
343 } /* uart_puthex_byte */
344
345 void uart_puthex_addr(const uint32_t b)
346 {
347     uart_puthex_byte((b&0xff000000)>>24);
348     uart_puthex_byte((b&0x00ff0000)>>16);
349     uart_puthex_byte((b&0x0000ff00)>>8);
350     uart_puthex_byte((b&0x000000ff)>>0);
351 }
352 ****
353 Function: uart_putbin_byte()
354 Purpose: transmit byte as ASCII-bin to UART
355 Input: byte value
356 Returns: none
357 ****
358 void uart_putbin_byte(const uint8_t b)
359 {
360     uint8_t i;
361     for (i=7;i>=0;i--) {
362         if (b & (1<<i)) {
363             usartx_putc('1');
364         }
365         else {
366             usartx_putc('0');
367         }
368     }
369 } /* uart_putbin_byte */

```

C.2.11 usart.h

```

1
2 #define USARTx USART2
3 #define USARTx_CLK RCC_APB1Periph_USART2
4 #define USARTx_TX_PIN GPIO_Pin_2
5 #define USARTx_TX_GPIO_PORT GPIOA

```

```
6 #define USARTx_TX_GPIO_CLK RCC_APB2Periph_GPIOA
7 #define USARTx_RX_PIN GPIO_Pin_3
8 #define USARTx_RX_GPIO_PORT GPIOA
9 #define USARTx_RX_GPIO_CLK RCC_APB2Periph_GPIOA
10 #define USARTx_IRQn USART2_IRQHandler
11 #define USARTx_IRQHandler USART2_IRQHandler
12
13 #define USART_EMPTY_READ 0
14 void USARTx_IRQHandler(void);
15 void USARTxInit(void);
16 void USART_FlushOutput(void);
17 uint8_t usartx_getc(void);
18 uint8_t usartx_getc_block(void);
19 void usartx_putc(const uint8_t data);
20 void usartx_puts(const uint8_t *s );
21 void uart_puti( const uint32_t value );
22 void uart_puthex_nibble(const uint8_t b);
23 void uart_puthex_addr(const uint32_t b);
24 void uart_puthex_byte(const uint8_t b);
25 void uart_putbin_byte(const uint8_t b);
26 void USART_putsn(const uint8_t *s, uint32_t len );
```

Appendix D ***Bibliography***

- [1] P. Krein and R. Balog, "Cost-effective hundred-year life for single-phase inverters and rectifiers in solar and led lighting applications based on minimum capacitance requirements and a ripple power port," in *Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE*, Feb. 2009, pp. 620 -625.
- [2] C. Bush and B. Wang, "A single-phase current source solar inverter with reduced-size dc link," in *Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE*, Sept. 2009, pp. 54 -59.
- [3] T. Basso and R. DeBlasio, "IEEE 1547 series of standards: interconnection issues," *Power Electronics, IEEE Transactions on*, vol. 19, no. 5, pp. 1159–1162, 2004.
- [4] R. Dugan, T. Key, G. Ball, E. Solutions, and T. Knoxville, "On standards for interconnecting distributed resources," in *Rural Electric Power Conference, 2005*, 2005, p. D2.
- [5] I. Howell Jr and I. Kolodny, "IEEE recommended practice for grounding of industrial and commercial power systems," in *The Institute of Electrical and Electronics Engineers*, 1982, pp. 11–28.
- [6] S. Choi, B. Lee, and P. Enjeti, "New 24-Pulse Diode Rectifier Systems for Utility Interface of High-Power AC Motor Drives," *IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS*, vol. 33, no. 2, p. 531, 1997.
- [7] N. Schibli, T. Nguyen, and A. Rufer, "A three-phase multilevel converter for high-power induction motors," *Power Electronics, IEEE Transactions on*, vol. 13, no. 5, pp. 978–986, 1998.
- [8] L. Tolbert, F. Peng, and T. Habetler, "Multilevel converters for large electric drives," *Industry Applications, IEEE Transactions on*, vol. 35, no. 1, pp. 36–44, 1999.
- [9] L. Hansen, L. Helle, F. Blaabjerg, E. Ritchie, S. Munk-Nielsen, H. Bindner, P. Sørensen, and B. Bak-Jensen, "Conceptual survey of generators and power electronics for wind turbines," 2001.
- [10] S. Song, S. Kang, and N. Hahm, "Implementation and control of grid connected AC-DC-AC power converter for variable speed wind energy conversion system," in *Applied Power Electronics Conference and Exposition, 2003. APEC'03. Eighteenth Annual IEEE*, vol. 1, 2003.

Bibliography

- [11] D. Chen, "Research on single stage combined uninterruptible ac-dc converters with high power factor," *Power Electronics Specialists Conference, 2008. PESC 2008. IEEE*, pp. 3354–3359, June 2008.
- [12] J. Choi, J. Kwon, J. Jung, and B. Kwon, "High-performance online UPS using three-leg-type converter," *Industrial Electronics, IEEE Transactions on*, vol. 52, no. 3, pp. 889–897, 2005.
- [13] S. Kjaer, J. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *Industry Applications, IEEE Transactions on*, vol. 41, no. 5, pp. 1292–1306, 2005.
- [14] H. Haeberlin, "Evolution of Inverters for Grid connected PV-Systems from 1989 to 2000," *measurement*, vol. 2, p. 1.
- [15] S. Kjaer, J. Pedersen, and F. Blaabjerg, "Power inverter topologies for photovoltaic modules-a review," in *Industry Applications Conference, 2002. 37th IAS Annual Meeting. Conference Record of the*, vol. 2, 2002.
- [16] Y. Xue, L. Chang, S. B. Kjaer, J. Bordonau, and T. Shimizu, "Topologies of single-phase inverters for small distributed power generators: an overview," *Power Electronics, IEEE Transactions on*, vol. 19, no. 5, pp. 1305–1314, Sept. 2004.
- [17] Q. Li and P. Wolfs, "A Review of the Single Phase Photovoltaic Module Integrated Converter Topologies With Three Different DC Link Configurations," *IEEE Transactions on Power Electronics*, vol. 23, no. 3, pp. 1320–1333, 2008.
- [18] E. Roman, R. Alonso, P. Ibanez, S. Elorduizapatarietxe, and D. Goitia, "Intelligent PV module for grid-connected PV systems," *IEEE Transactions on Industrial Electronics*, vol. 53, no. 4, pp. 1066–1073, 2006.
- [19] A. Lohner, T. Meyer, and A. Nagel, "A new panel-integratable inverter concept for grid-connected photovoltaic systems," in *Industrial Electronics, 1996. ISIE '96., Proceedings of the IEEE International Symposium on*, vol. 2, Jun 1996, pp. 827–831 vol.2.
- [20] M. Kamil, "Grid-connected solar microinverter reference design using a dspic digital signal controller," Microchip Technology Inc., Tech. Rep., 2010.
- [21] A. Trubitsyn, B. Pierquet, A. Hayman, G. Gemache, C. Sullivan, and D. Perreault, "High-efficiency inverter for photovoltaic applications," in *Energy Conversion Congress and Exposition, 2010. ECCE. IEEE*, 2010.
- [22] P. Krein and R. Balog, "Cost-Effective Hundred-Year life for Single-Phase inverters and rectifiers in solar and LED lighting applications based on minimum capacitance requirements and a ripple power port," in *Applied Power Electronics Conference and Exposition, 2009. APEC 2009. Twenty-Fourth Annual IEEE*, 2009, pp. 620–625.

-
- [23] C. Bush and B. Wang, "A single-phase current source solar inverter with reduced-size DC link," in *Energy Conversion Congress and Exposition, 2009. ECCE. IEEE*, 2009, pp. 54–59.
 - [24] C. Henze, H. Martin, and D. Parsley, "Zero-voltage switching in high frequency power converters using pulse width modulation," in *Applied Power Electronics Conference and Exposition, 1988. APEC '88. Conference Proceedings 1988., Third Annual IEEE*, Feb 1988, pp. 33–40.
 - [25] K. Sheng, F. Udrea, G. Amaralunga, and P. Palmer, "Unconventional Behaviour of the CoolMOS device."
 - [26] L. Lorenz, G. Deboy, A. Knapp, and M. Marz, "COOLMOS TM-a new milestone in high voltage power MOS," in *Power Semiconductor Devices and ICs, 1999. ISPSD'99. Proceedings., The 11th International Symposium on*, 1999, pp. 3–10.
 - [27] L. Lorenz, I. Zverev, A. Mittal, and J. Hancock, "CoolMOS-a new approach towards system miniaturization and energysaving," in *Industry Applications Conference, 2000. Conference Record of the 2000 IEEE*, vol. 5, 2000.
 - [28] J. Cooper Jr, M. Melloch, R. Singh, A. Agarwal, and J. Palmour, "Status and prospects for SiC power MOSFETs," *Electron Devices, IEEE Transactions on*, vol. 49, no. 4, pp. 658–664, 2002.
 - [29] B. Baliga, "Trends in power semiconductor devices," *IEEE Transactions on Electron Devices*, vol. 43, no. 10, pp. 1717–1731, 1996.
 - [30] S. Almer and U. Jonsson, "Dynamic phasor analysis of periodic systems," *Automatic Control, IEEE Transactions on*, vol. 54, no. 8, pp. 2007 –2012, Aug. 2009.
 - [31] G. Strang, *Linear Algebra and Its Applications*. Brooks Cole, February 1988.
 - [32] T. H. Cormen, C. Stein, R. L. Rivest, and C. E. Leiserson, *Introduction to Algorithms*, 2nd ed. McGraw-Hill Higher Education, 2001.
 - [33] W. Bower, C. Whitaker, W. Erdman, M. Behnke, and M. Fitzgerald, "Performance test protocol for evaluating inverters used in Grid-Connected photovoltaic systems," 2004.
 - [34] E. A. Guillemin, *The Mathematics of Circuit Analysis*. Wiley, 1949.