A PERFORMANCE MEASURE OF PAGE MODE DRAM AS A SECOND LEVEL CACHE IN MICROPROCESSORS

by

David R Shoemaker

SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREES OF

BACHELOR OF SCIENCE and MASTER OF SCIENCE

at the

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

June 1992

Copyright © David R Shoemaker, 1992. All rights reserved.

The author hereby grants to MIT permission to reproduce and to distribute copies of this thesis in whole or in part.

Signature of Author ____(

Department of Electrical Engineering and Computer Science

Certified by

Certified by

Accepted by

June 1, 1992

1

Professor Steve Ward Thesis Supervisor

ck/Bosshart, TI Fellow **Thesis Supervisor**

Camp. IIL. Searle Chan, Department Commune on Graduate Students

ARCHIVES

MASS. INST. TECH JUL 1 0 1992

A PERFORMANCE MEASURE OF PAGE MODE DRAM AS A SECOND LEVEL CACHE IN MICROPROCESSORS

by

David R Shoemaker

Submitted to the Department of Electrical Engineering and Computer Science on June 1, 1992 in partial fulfillment of the requirements for the degrees of Bachelor of Science and Master of Science.

Abstract

An intensive study on three different types of page mode DRAM configurations was conducted to determine the effect of each on a microprocessor. Pure page mode schemes involve holding RAS lines down after an access to main memory in order to cache an entire row. Register-based cache DRAMs utilize a row of registers by the sense amplifiers to create a slightly more flexible cache. Cache DRAMs with embedded SRAMs allow for a fully-functional small SRAM cache to be included inside each DRAM chip. The advantages and disadvantages of each scheme are discussed.

A microprocessor simulator was created to model the performance of each page mode scheme. By incorporating time, this simulator modeled the interaction of microprocessor resources as well the miss rates for the various second level caches. While the performance results are somewhat specific to the particular microprocessor modeled, the second level miss rates will not change as resources are modified. The simulator modeled a floating point unit, integer unit, and a store buffer, as well as a memory system that included first and second level caches, and main memory.

Over two trillion instructions were simulated from the SPEC Benchmarks. A variety of first and second level cache sizes were swept to give comprehensive data on the performance of the page mode configurations. A total of forty-two sweeps were completed across the ten SPEC Benchmarks. Surprisingly, second level miss rates slightly improved as first level cache sizes were increased.

Thesis Supervisor:	Professor Steve Ward
Title:	Professor of Electrical Engineering and Computer Science
Thesis Supervisor:	Dr. Patrick Bosshart, TI Fellow
Title:	Integrated Systems Laboratory

Dedication

I have enjoyed having the opportunity to work under Pat Bosshart for the duration of this thesis, and his patience, insight, and understanding helped make this all possible. He was truly an inspiring force, both on and off the hockey rink ice.

I would also like to thank Steve Ward for overseeing my thesis from the MIT end, particularly for providing background material and resources when needed.

I am indebted to the members of TI, Integrated Systems Lab for allowing my use of their SPARCstations for background jobs.

I would like also to thank Sun Microsystems, especially Robert Cmelick for the use of the Shadow tracing program.

Finally, I would like to thank my parents for supporting me during my school years. My ambition and drive is a reflection of the encouragement they have given me over the years. I also thank God for giving me the ability to complete this thesis and helping me to keep a proper perspective on the important things in life.

Table of Contents

Abstract	2
Dedication	3
Table of Contents	4
1. Introduction	6
2. Simulations	8
2.1 Shadow	8
2.2 Microprocessor Simulator	8
2.2.1 Integer Unit	9
2.2.2 Floating Point Unit	9
2.2.3 Memory System	10
2.3 Microprocessor Simulator Statistics	13
2.4 Range of Simulations	17
2.5 SPEC Benchmark	18
3. Memory System	21
3.1 Pure Page Mode DRAM	21
3.1.1 Pure Page Mode Model	22
3.1.2 Trade-offs	24
3.2 Register-Based Cache DRAMs	24
3.2.1 Register Based Cache DRAM Model	25
3.2.2 Trade-offs	25
3.3 Embedded SRAMS	25
3.3.1 Embedded SRAM Model	26
3.3.2 Trade-offs	26
3.4 Simulations	26
4. Measurements	28
4.1 First Level Cache Results	28
4.2 First Sweep Miss Rates	29
4.2.1 Integer Benchmarks	29
4.2.2 Floating Point Benchmarks	30
4.3 First Sweep Performance	31
4.3.1 Integer Benchmarks	32
4.3.2 Floating Point Benchmarks	33
4.4 Second Sweep Miss Rates	34
4.4.1 Integer Benchmarks	35
4.4.2 Floating Point Benchmarks	35
4.5 Second Sweep Performance	36 36
4.5.1 Integer Benchmarks	30 37
4.5.2 Floating Point Benchmarks	
5. Conclusions	38
Appendix A. First Level Miss rates	41

43
48
55
68
79
91

Chapter 1

Introduction

As microprocessors are clocked at increasingly faster rates, cache performance becomes continually more important. Second level caches have been shown to improve performance, but the cost sometimes prevents designers from including them in a microprocessor. Because memory systems prove to be more of a bottleneck with each new generation of microprocessors, the development of an economical, but effective second level cache becomes more important to the designer.

This thesis explores the performance impact of using various schemes in main memory to create a physically mapped, second level, unified cache. Three categories of page mode schemes are compared. Pure page mode DRAMs can cache rows of data in the sense amps by holding RAS lines down after memory accesses. Register-based cache DRAMs are special purpose DRAMs which allow a very long row to be split up into multiple blocks. Cache DRAM architectures with embedded SRAMs contain a complete SRAM cache on chip with the DRAM. While many such page mode or cache DRAM systems have been proposed, no large scale performance studies have been completed on them. While a successful page mode scheme can save a significant number of cycles, a poor performing system can actually degrade overall performance. A simulator to model microprocessor resources and execution time was created to evaluate the effect of these page mode schemes on both the memory system and the overall microprocessor performance.

The SPEC Benchmark Suite [Dixit 91], release 1, was used for the simulations. While no benchmarks can accurately predict an overall performance for a microprocessor, SPEC seems to be the most comprehensive benchmark suite broadly available today. The SPEC benchmark suite consists of approximately 45 billion instructions. A series of simulations were completed over different first level cache sizes, second level cache sizes, and second level block sizes. In addition, a performance penalty charge was considered for those page mode schemes that degraded performance on a miss. Result data for this project was compiled by simulating over two trillion instructions.

All graphs for this thesis are included in the appendices. Appendices A and B include information on first level miss rates and clocks per instruction (CPI), respectively. Appendices C and D represent a sweep of second level total cache sizes and second level block sizes while the first level instruction and data caches are held constant. Appendix C shows miss rates for the benchmarks, while Appendix D shows the total performance impact as well as the memory impact of the second level caches on the microprocessor. Appendices E and F represent a second sweep of cache parameters. Two optimal second level block sizes were chosen and the total sizes for both the first and second level cache sizes were increased. Appendix E represents miss rates and Appendix F shows performance impacts. Appendix G includes a partial listing of the raw data collected during the various simulator runs.

The microprocessor resources modeled for this project were from a low-end SPARC processor. While numerous performance indicators are represented in this thesis, one should realize that performance results are somewhat particular to the processor implemented. However, since relatively simple integer and floating point units were implemented, one might expect that if better performing units were used, the impact of the page mode systems would be even greater, since the memory system would be more of a bottleneck to the entire system. The graphs for performance impact could be looked upon as a pessimistic indication of the effect of page mode systems. The graphs for miss rates will be accurate regardless of the performance of the integer and floating point units.

Chapter 2

Simulations

2.1 Shadow

The Shadow [Hsu 89] program from Sun Microsystems was used to gather traces. Shadow is a traceless routine which executes a program while filling up a trace buffer with structures that contain information such as the instruction word, effective address, etc., for each instruction. When the buffer fills up, it calls the simulation program which runs a virtual processor to gather performance results. Once the simulator has executed all the instructions in the trace buffer, it is emptied and the original benchmark program continues while Shadow refills the trace buffer. This scheme allows the simulation of large programs without needing prohibitive amounts of memory. The simulations are all based on programs running on the SPARC architecture.

2.2 Microprocessor Simulator

The simulator created for this project was written in standard C, and modeled all of the major resources of a microprocessor including the integer unit, floating point unit, first and second level caches, store buffer, and main memory. It measured performance by counting clock cycles using an event-driven timing mechanism. Each of these resources contributed to the overall CPI of the system, and the simulator determined how much of the CPI was charged to each resource.

2.2.1 Integer Unit

The integer unit was modeled by updating the time counter an appropriate number of clock cycles for each instruction executed. While most integer instructions took one cycle, store instructions took two cycles, while multiplies and divides took eight and sixteen respectively. Conditional traps took five instructions. All loads including double words were accomplished in one cycle. These clock cycles were also stored in a separate counter which allowed the calculation of an instruction CPI. For an optimal RISC processor, this number should approach one, as should the overall CPI.

2.2.2 Floating Point Unit

The floating point unit was modeled by creating a linked list of floating point structures with a length equal to the length of the floating point queue. Each time a floating point operate instruction was executed, an element was added to the linked list. In the structure, six pieces of information were kept. First, the time was recorded at which the instruction entered the floating point queue. Then three 32 bit register masks were created for the two source registers and the destination register that the instruction used. For these masks, a one in a particular bit number indicated that the corresponding register was used. Next a bit was kept to determine whether the instruction was a floating point compare, which needed to be handled as a special case. Finally, the total amount of time required to complete the instruction was also kept. The floating point queue length could be set to an arbitrary number in the program, but the microprocessor implemented had a queue length of one, so all simulations reflect this length.

When a floating point entry was sent to the queue, the processor was able to continue with other operations provided that some sort of stall was not necessary. These stalls could occur in a number of ways. If the queue were full, and another floating point operation occurred, the processor had to wait for an item to leave the queue. Each time a floating point load occurred, the source and destination registers of instructions in the queue had to be checked against the source and destination registers of the load to see if a collision occurred. This check could be completed very quickly through a logical AND of the load register masks and the floating point operate register masks. If the destination register of the load matched any of the source or destination registers of pending operations in the queue, then the processor had to wait for the queue to finish the conflicting operation before the load occurred. Similarly, when a floating point store occurred, the destination register of the store had to be compared against the destination registers of each pending instruction in the queue, and a stall would occur on such a collision. A different stall could occur if a floating point branch were executed while there was a pending compare statement in the queue. A floating point branch required the processor to stall until all compares were completed. Finally, a state load or store required the processor to stall until the queue was empty. These processor stall cycles were kept in a separate counter and comprised the floating point CPI. If collisions were avoided, floating point instructions could be executed in parallel with other resources, so no "time" would be charged to the system.

The simulator handled the floating point queue by putting every operation in the queue, and constantly checking for one of the above collisions. If a collision occurred, the completion time of the offending operate instruction was calculated and compared to "current" time. If current time was greater then the completion time, then presumably the floating point instruction had time to complete and no actual collision occurred. If not, current time was updated to equal the completion time of the instruction in order to simulate the stall.

2.2.3 Memory System

The simulator had the ability to model multiple levels of caches, complete with writeback/write-through capability, set associativity, LRU replacement, and variable block size options. The different page mode schemes were modeled as second level caches. To do this accurately, a few changes were needed. Since the caches were modeled as virtual caches and the page mode schemes created physical caches, the page number bits were scrambled to simulate a random mapping. To simulate this random mapping, the following algorithm was used. First, the bottom twelve bits of the address were changed to zero. These were the offset bits for the page. Then the XOR of the top sixteen bits of the address and the bottom sixteen bits of the address was calculated. The resulting sixteen bits were again split and an XOR was performed on the two sets of eight bits. The resulting eight bits were divided into a top and bottom half for a final XOR. The resulting four bits replaced bits twelve through fifteen of the original address to simulate a random bank and page number for the physical address. Only accesses to the second level, physical DRAM caches received this address.

Additionally, second level block sizes were not allowed to be larger than the 4K byte page size of the operating system. Any larger physical block size would have resulted in two unrelated virtual pages being cached in the same block. The chances of accesses jumping from one virtual page to the other one in the same block would have been extremely small.

The caches were set up as large arrays that contained only the tag since the simulator never needed the actual data. There was no array set up for main memory since all data not found in the caches was assumed to be in main memory. There were a variety of time penalties associated with the different caches. A first level Icache or Dcache miss had a latency charge required to get the first word out. This charge was unavoidable, since the processor had to wait while this occurred. In addition, there was also a possible throughput charge as the Icache or Dcache was busy filling the rest of the block. Once the first word was returned, the processor could begin subsequent operations, but the Icache or Dcache, and the DRAM would be marked busy for the time it took to fill the rest of the block. Any subsequent request to these resources would have to check the busy counter to see if the block fill was completed. If not, then the processor had to stall. The exception to this case was an Icache collision that resulted from the PC counter being increased by one. The processor avoided the stall for this case. The latency and throughput charges were part of the memory CPI, and consequently the total CPI since the processor could do nothing else during these periods. A second level miss added an additional penalty to the memory system, but was strictly a latency charge since the second level caches were actually specialized main memory DRAM chips. The second level penalties will be discussed more thoroughly when the page mode configurations are discussed.

The store buffer in the microprocessor contained two entries. If a dirty miss occurred, then the block needing to be written back to main memory would be kept in the store buffer. If the store buffer had an entry in it, then the simulator checked each cycle for the DRAM to be marked free to allow the store buffer entry to be written to DRAM. Once the DRAM was free, the store buffer entry was deleted and the DRAM marked busy with the write. If two entries were already in the store buffer and another dirty miss occurred, then the processor stalled to allow one of the entries to be written to main memory. These penalties were included in the memory CPI.

The final component of the CPI came from a load-use stall that occurred in the SPARC Architecture [Sun 89] whenever an instruction tried to use the result of a load that occurred on the previous cycle. The four parts of the CPI give an idea of not only the performance of the microprocessor, but the relative impact an improvement to the memory system might have on the entire system. The graphs in Appendix B show the CPI components for each of the SPEC Benchmarks, as well as the averages for the integer and floating point benchmarks. The first two pages (pp 44-45) show the CPI for a memory system using a simple page mode scheme with 32M bytes of main memory. The memory system accounts for an average of 22 percent of the CPI for the integer benchmarks and 44

percent of the CPI for the floating point benchmarks. The last two pages (pp 46-47) of Appendix B show the CPI breakdown for the largest memory configuration tested, consisting of 32K bytes instruction and data caches, and a 1M bytes second level cache. For this case the memory only accounts for 7 percent of the CPI for the integer benchmarks and 16 percent for the floating point benchmarks.

2.3 Microprocessor Simulator Statistics

The simulator collected a wide variety of miss ratio statistics including miss ratios for reads, writes, data accesses, instruction accesses, and different length data accesses, all for both the first and second levels. Percentages of write backs and read modify writes for the first level caches were also included. A number of performance statistics were also kept, including clocks per instruction (CPI) for each program, broken down by microprocessor resource as discussed earlier. Additionally, DRAM utilization was calculated, as well as percentage of floating point operate instructions.

In order to compare the three page mode schemes, the simulator also returned the number of clock cycles that the page mode systems saved, and gave a percentage performance increase of using a page mode scheme versus a traditional single level caching scheme that uses page mode only for block fills. Finally the simulator returned the number of 2nd level dirty misses that would have occurred if the page mode schemes had somehow been made into write back caches. The total SPECmark performance rating for a benchmark execution was given as well.

For the memory system, the simulator kept two additional sets of statistics. The first set determined the number of cycles the Icache, Dcache, and store buffer caused the microprocessor to stall due to throughput charges. If an Icache request had to wait for an Icache fill from DRAM, then an appropriate counter was increased. Nine such counters were kept to account for each dependency. The second set of statistics tried to determine patterns that caused the second level to miss. If a second level Dcache access was followed by a second level Dcache miss, then the "d after d" counter was updated. The reasoning behind this was to detect cases for which page mode would most likely fail.

A complete example of one of the simulation files is included in the following two pages.

Shadow: version 1.1 (10/Jan/90)
Analyzer: /nfs/ray/u3/shadow/cache5lru: version 3.1 (16/August/90)
Application: fpppp
Hostname: gladstone
Date: Wed Dec 25 05:23:03 1991
Speed: 3 IPS
Status: final

1448153371 instructions (including annulled) 1443743811 instructions (excluding annulled) 34.7 SPECmarks for fpppp

level	size	block	subblk	assoc	write miss
lst I	8 KB	32 B		2-way	write back write allocate
lst D	8 KB	16 B		2-way	write back write allocate
2nd I+D	128 KB	1 KB		direct	write thru write allocate

1st Level:

#	%instrs	%I+Drefs	%Irefs	%Drefs	
143134607 115073764 28060843	9.9142% 7.9706% 1.9437%	6.606% 5.311% 1.296%	7.947%	3.905%	I+D misses I misses D misses
2166745975 1448153371 718592604	150.0783% 100.3055% 49.7729%	100.000% 66.836% 33.165%	100.000%	100.000%	I+D references I references D references
588879185 17710303 129713419 10350540	40.7884% 1.2267% 8.9846% 0.7170%	27.179% 0.818% 5.987% 0.478%		81.949% 2.465% 18.052% 1.441%	D reads D read misses D writes D write misses
13892891 3542351	0.9623% 0.2454%	0.642% 0.164%		1.934% 0.493%	D write backs D read mod writes
$ \begin{array}{r} 1779\\ 86\\ 1782\\ 57\\ 282\\ 33\\ 71\\ 2\\ 30170797\\ 1487436\\ 9149360\\ 514343\\ 558706327\\ 16222748\\ 120562206\\ 9836138\\ \end{array} $	0.0002% 0.0001% 0.0037% 0.0357% 0.1237% 0.3507% 0.6813%	0.001% 0.001% 0.001% 0.001% 0.001% 0.001% 0.001% 1.393% 0.069% 0.423% 0.024% 25.786% 0.749% 5.565% 0.454%		0.001% 0.001% 0.001% 0.001% 0.001% 0.001% 0.001% 4.199% 1.274% 0.207% 1.274% 0.72% 7.751% 2.258% 16.778% 1.369%	<pre>1 B D reads 1 B D read misses 1 B D writes 1 B D write misses 2 B D reads 2 B D read misses 2 B D writes 2 B D writes 4 B D reads 4 B D read misses 4 B D writes 4 B D writes 4 B D writes 8 B D reads 8 B D reads 8 B D read misses 8 B D writes 8 B D writes 8 B D writes 9 B D writes 9 B D write misses 9 B D writes 9 B D write misses 9 B D writes 9 B D write misses 9 B D write misses</pre>

.

2nd Level:

#	%instrs	%I+Drefs	%Irefs	%Drefs		
2889423 1278312 1611111	0.2002% 0.0886% 0.1116%	1.841% 0.815% 1.027%	1.111%	3.841%	I	misses misses misses

-15-

157027251 115073764 41953487		73.283%	100.000%	100.000%	I+D I D	references references references
17710303 1056492 10350540 481390	0.0732%	11.279% 0.673% 6.592% 0.307%		42.215% 2.519% 24.672% 1.148%		reads read misses writes write misses
374254388 7155157 7369803 26585091 28876442 9942228 0 83040 0	i for d (D i for stor d for d (d d for i (D d for stor store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	sy)) sy) sy) sy)			
4171935848 591747328 2010531268 2365572338 1648494372 1579515991 254989434 5848572135	fpOP instr total dram float for memory tic instructio load penal	uctions ticks float queu ks n ticks ties	40.988% DRAM bus	1.142 1.095	Lcks	
<pre># i reads afte # d reads afte # d writes afte # i reads afte # d reads afte # d writes afte # d writes afte # st writes afte # st writes afte # d reads afte # d reads afte # d writes afte # d writes afte</pre>	er i 10 er i 6 er d 10 er d 2 er d 2 er i 2 er i 2 er i 1 er st 7 er d 11 er st 3 er st 1	353389, # 343199, # 975281, # 893838, # 151821, # 119164, # 840471, # 039903, # 463076, #	misses misses misses misses misses misses misses misses misses misses misses	628817 776263 397426 328651 182247 26715 73109 320844 120 97982 57249 0		18 88 78 38 58 28 48 58 18 38 48 08
453736166	# of ticks	saved =	7.76 perc	ent of tota	a l	

1239614 # of 2nd level dirty misses

2.4 Range of Simulations

Over two trillion instructions were simulated for this project by utilizing twenty SPARCstations with low priority background jobs for a period of about two months. Each run of the SPEC benchmarks, which contained 45 billion instructions, took about two machine weeks on a SPARCstation 2.

Two groups of simulations were run. In the first group, a range of second level block sizes and second level total cache sizes were swept, while the first level caches were held constant at roughly typical values for today's microprocessors. These simulations helped determine optimal block sizes. Total second level cache sizes were kept near values attainable using page mode DRAM in typical memory systems.

There had been some concern that the larger first level cache sizes of future microprocessors could render page mode caches ineffective. Therefore the second group of simulations focused on increasing both the first and second level cache sizes. To reduce simulation time, only two of the best second level block sizes (1K bytes and 512 bytes) were used for these ranges. Additionally, since one run of the Spice Benchmark took as long as the other nine benchmarks combined, some of those runs were eliminated from this sweep. Table 2-I shows a list of all simulations.

1st Lvl	2nd Lvl	BlockSize	Sweep
I=8K D=4K	16K - 64K	128 - 4K	First
I=8K D=8K	128K - 1M	512 - 1K	Second
I=16K D=16K	128K - 1M	512 - 1K	
I=32K D=32K	128K - 1M	512 - 1K	

Table 2-I: Parameter sweeps of Cache Sizes in Bytes

2.5 SPEC Benchmark

The SPEC benchmark is composed of ten individual benchmarks that perform minimal I/O and are designed to be CPU intensive. The programs are large enough to avoid fitting into most first level caches. Four of the programs are integer benchmarks, while six are floating point. The following is a brief description of each of the ten programs [Dixit 91].

001.gcc1.35 - This is a Gnu C compiler, Version 1.35 that measures the time for the compilation of nineteen source files. This program was chosen to test caches, and exhibits a load/store percentage of about 25%. This program is an integer benchmark written in C. 1.2 billion instructions are executed, making it the smallest benchmark.

008.espresso - This is a tool from the University of California at Berkeley that generates and optimizes PLAs. Four input models are run on espresso for this benchmark. The program is relatively small, spending a reasonable amount of time looping. 30% of the instructions are load/store. The benchmark executes a total of 2.9 billion instructions and is an integer benchmark written in C.

013.spice2g6 - Another tool from Berkeley, this is the standard analog circuit simulator widely used in industry. Five copies of a grey code counter are simulated for this benchmark. Although considered a floating-point benchmark, this benchmark only executes about 4% floating point operate instructions, and another 4% floating point load/store. Written in fortran, this program executed by far the most instructions with a total of 22.8 billion.

015.doduc - This is another floating point benchmark that completes a Monte Carlo simulation of the time evolution of a thermohydraulic model for a nuclear reactor's components. Many subroutines are executed, causing the code to jump around quite often. 26% of the instructions are floating point operations while another 24% are floating point

load/store. Most loads are double words. A total of 1.3 billion instructions are run for this benchmark.

020.nasa7 - This benchmark is a collection of seven kernels that test common scientific computations. Written in fortran, this floating point program executes 30% floating point operations, and another 44% floating point load/store instructions. A total of 6.8 billion instructions are executed for this benchmark.

022.1i - The third of the integer benchmarks, this is a LISP interpreter written in C. The performance is measured in the time it takes li to solve the Nine Queens problem. A total of 4.9 billion instructions are executed, with about 25% being load/store operations.

023.equtott - The fourth and last of the integer benchmarks, equtott translates a logical representation of a Boolean equation into a truth table. About 32% of the instructions are load/store. Although the program will fit in some instruction caches, the data cache is significantly thrashed. This program executes 1.3 billion instructions.

030.matrix300 - This a double-precision floating point intensive benchmark that runs operations on 300 by 300 matrices. 38% of the instructions are floating point load/store and another 25% are floating point operations. 1.44 Megabytes of data accesses can cause significant data cache problems. 1.7 billion instructions are executed for this program.

042.fpppp - This double-precision floating point benchmark measures performance of the two electron integral derivative computation that occurs in a Gaussian series of programs. (I don't know what this means either). 41% of the instructions are floating point operations and another 44% are floating point load/store. A total of 1.4 billion instructions are executed.

047.tomcatv - The sixth floating point benchmark, this benchmark is a mesh generation program. 31% of the instructions are floating point operations and 26% are floating point load/store instructions. A total of 1.6 billion instructions are executed. This program was included because it thrashes the data cache.

When calculating the SPECmark rating for a microprocessor, the time it takes each of the benchmarks to complete on a VAX-11/780 is divided by the completion time on the microprocessor. The geometric mean of these ten ratios is considered the SPECmark rating for the microprocessor. Since each of the benchmarks is given equal consideration in the SPECmak rating, when completing the average floating point and integer graphs for miss rates and performance, the arithmetic mean of the benchmarks is used.

Chapter 3


Memory System

The main memory system modeled by the simulator is shown in figure 3-1. The total main memory size was 32M bytes, divided into four independent banks, each configured with 16 1Mx4 bit DRAMs for a bank configuration of 1Mx64 bits. The banks were square with a row consisting of 1Kx64 bits, or 8K Bytes. A normal DRAM access consists of driving the row address and dropping RAS, and then driving the column address and dropping CAS. Immediately after the read is finished, the RAS and CAS lines are precharged high for the next access. For the processor implemented, the DRAMs had an access time of 80ns while the clock period was 15ns. For such a memory system, three ways to design a page mode cache will be presented.

3.1 Pure Page Mode DRAM

Pure page mode DRAMs can cache a row of data in the sense amps by not precharging the RAS lines after an access to main memory. If a subsequent access is in the same row, then only the shorter CAS access need occur. A miss causes the normal RAS access to occur, but must also first precharge the RAS lines. As a result, a miss in a page mode cache is actually slower than a normal DRAM access. This additional time will be referred to as the precharge penalty. If a page mode DRAM cache has too high a miss rate, the added penalty of precharging the RAS lines can decrease overall performance of the memory system.

Pure page mode DRAMs have the limitation of utilizing a small number of very large blocks. The memory configuration discussed earlier consisted of rows 8K bytes long. A four bank main memory allows page mode DRAM to cache only four blocks, each with a size equal to one row. This is illustrated in figure 3-1.



Memory System With Page Mode

Figure 3-1: Typical SPARC Memory System

3.1.1 Pure Page Mode Model

Although the memory system modeled created rows that were 8K bytes in length, in practice, half of the 8K byte block size is lost. The virtual page size for the SPARC architecture is 4K bytes. Since the mapping from virtual addresses to physical addresses is essentially random, each 8K byte block in a page mode DRAM caches two distinct and unrelated physical pages. Therefore, the simulator assumed that the extra 4K byte page was useless, and limited the effective block size to a maximum of 4K bytes.

Once the virtual address bits were scrambled, and the page size of the operating

-22-

system was taken into account, the page mode systems behaved similarly to a second level cache. A second level cache hit saved the system the RAS access time, which for the processor modeled equaled three clock cycles. For a pure page mode system, a second level miss required not only the three clocks of the RAS access, but cost five additional cycles due to the precharge penalty.

When comparing systems with page mode to a single level caching system, the simulator determined the number of clocks saved by using page mode. For a pure page mode system that included the precharge penalty, the simulator determined exactly how many cycles were lost on a second level miss. While the maximum loss in such a case was five cycles, there were two cases during which a portion of this penalty was not suffered, relative to the single level caching system.

In a single level caching system, whenever a DRAM access is finished, the RAS lines are immediately precharged. However, if an access to a particular DRAM bank was immediately followed by an access to the same bank, the precharge would not be finished in time for the access to complete so the processor would stall. A portion of the precharge penalty assigned to the pure page mode scheme would also be suffered by the single level caching system. The simulator modeled this case when calculating the number of clocks saved by a pure page mode system. Accesses to the same bank were noted, and the time between DRAM requests was calculated. If this time was less than five, then the number of clocks saved by page mode was adjusted accordingly.

The second case was unique to the processor implemented. If the DRAM was busy filling a block, and then another access came for the DRAM, the processor was able to utilize a second bus to look ahead and check for a second level hit if the access was to a different bank. If a miss was detected from the address on the second bus, the bank could begin its precharging process, thereby reducing the precharge penalty suffered. The simulator took this case into account, although it proved to be a fairly rare case.

3.1.2 Trade-offs

The biggest drawback to the pure page mode DRAMs comes from the very large block sizes. As future DRAMs get bigger, rows will get longer and page mode DRAM schemes will merely cache more unrelated physical pages causing even more cached bytes to be wasted. In addition, the total cache size is limited since only one block can be cached per DRAM bank.

A useful side benefit of even this simple page mode scheme comes from the significant power savings of not having to decode the RAS address on a hit. Also, since page mode DRAMs are a commodity item, implementation of this scheme would be relatively simple. However, the precharge penalty can become significant and even degrade overall performance. For the microprocessor implemented, a second level hit saved three clock cycles while a second level miss cost as many as five additional cycles, indicating that a miss rate of more than forty percent in the second level cache would start to cause a degradation of performance.

3.2 Register-Based Cache DRAMs

Special purpose cache DRAMs have been proposed which try and split up the large blocks of page mode DRAMs into smaller, more workable blocks [Arimoto 90], [Asukura 89]. Register-based cache DRAMs solve this problem by placing a row of registers near the sense amps of a conventional DRAM [Goodman 84], [Ward 88], [Ward 90]. These registers can be loaded in blocks of an arbitrary size whenever a RAS access occurs. In addition to allowing smaller block sizes, this scheme also avoids the precharge penalty of page mode DRAMs since the registers now act as the cache and allow the RAS lines to be precharged immediately after the reference.

3.2.1 Register Based Cache DRAM Model

The simulator did not have to worry about special cases when handling register-based cache DRAMs. Since the precharge penalty was eliminated for these second level caches, the number of saved cycles over a single level caching system was three times the number of second level hits. The only modeling difference the simulator took into account was the elimination of this precharge penalty.

3.2.2 Trade-offs

While solving the page mode DRAM problem of huge block sizes, register-based cache DRAMs do not address the issue of total second level cache size. Still one row is typically cached per DRAM bank. Also, since cache DRAMs are not currently commodity parts, their additional cost must be weighed against the benefits gained over pure page mode DRAM.

However, the elimination of the precharge penalty insures that this scheme will never degrade performance. In addition, the power savings can still be significant, since the RAS lines will not have to be dropped on a second level hit.

3.3 Embedded SRAMS

The most extreme form of main memory caching being introduced [Dosaka 92] involves putting a small SRAM memory along with each DRAM chip. This SRAM functions as a complete second level cache and can be designed with an arbitrary total size, block size, and set number. While the design of the previous two page mode schemes leads to a direct-mapped cache, embedded SRAMs have the flexibility of adding multiple sets. This page mode scheme solves both the problem of total cache size for the second level cache, and the problem of block sizes. Like the previous cache DRAM architecture, it also avoids the precharge penalty.

3.3.1 Embedded SRAM Model

There was no modeling difference between this case and the register-based cache DRAMs. The only difference lies in the number of graphs that are applicable to this scheme, since a greater flexibility is attained for DRAMs with embedded SRAMs. As an additional feature, the simulator calculated the number of second level misses that would have occurred if the embedded SRAM had been implemented with a write back scheme. Presumably, this may give a designer some feel for the gain that implementing these embedded SRAMs as write back caches might yield. Once again the number of cycles saved over a single level caching system was simply three times the number of second level hits.

3.3.2 Trade-offs

This system gives maximum flexibility by avoiding all of the penalties the other two systems incurred. There is no precharge penalty, block size limitation, or total cache size limitation. However, these DRAMs are new and very far from becoming common chips. While yielding the most flexibility, they will presumably be the most expensive to implement.

3.4 Simulations

The simulations for this project sweep across many second level block sizes and total sizes. The graphs shown do not differentiate between the three page mode schemes, other than including graphs of second level caches with and without the precharge penalty. However, each page mode scheme merely translates to a second level cache with a different total cache size and block size. When analyzing the memory system of the processor implemented (32MB total), the pure page mode system correlates to 16K bytes for the total cache size, and a block size of 4K bytes. The register-based cache DRAMs correspond to a

32K total cache size (since the entire row can now be used) and any of the different block sizes. Finally DRAMs with embedded SRAMs can correlate to virtually any of the points for different total cache and block sizes. For the pure page mode systems, those graphs that include the precharge penalty should be observed, while the graphs without the penalty should be used for the other two schemes. Graphs with and without the penalty were included for sweeps of all the parameters. By varying the block sizes and the total cache sizes, and deciding whether to include the total precharge penalty, information about all three types of page mode schemes was gathered from the data collected for this project.

Chapter 4

Measurements

Graphs for both miss rates and performance impact are included in the appendices. While the miss ratio statistics gathered are valid for any architecture implementation, the performance impact of the page mode schemes are strictly applicable only to the specific microprocessor implemented. Care must be taken when making generalizations to other systems.

4.1 First Level Cache Results

The miss rates of the first level caches determined the number and frequency of the accesses to the second level page mode caches. Four first level configurations were swept. The first group of simulations kept the first level cache sizes constant with an 8K Icache and a 4K Dcache. The second group of simulations increased these sizes, first increasing the Dcache to 8K bytes, and then increasing both to 16K bytes and then 32K bytes. The block sizes for all configurations were 32 bytes and 16 bytes for the instruction and data caches, respectively. Both caches were two-way set associative and used an LRU replacement scheme. First level miss rates for the different configurations are included in Appendix A. The top graph indicates the total miss rate of each benchmark. The middle graph gives the number of instruction misses divided by instruction references, and the bottom graph works the same way for data references. The columns marked integer and floating point give the arithmetic mean of the miss rates for the appropriate benchmarks.

The total miss rates indicate a miss rate range between one and two percent for the integer benchmarks, and between four and ten for the floating point benchmarks. These miss rates indicate that the benchmarks used were reasonable and that a significant number

of references were reaching the second level. Also, the graphs indicate that more can be gained by increasing the Dcache rather than the Icache. If the benchmarks are assumed to have forty percent load/store operations, then a 1% miss rate drop in the Icache is equivalent to a 2.5% drop in the miss rate of the Dcache. By comparing the benefits of doubling the Icache and the Dcache, it can readily be observed that the Dcache benefits much more, even when taking the above ratio into account. One of the reasons for this is that even with a small Icache, the miss rates are extremely low. For a similarly sized Dcache, the miss rate is a lot higher causing a subsequent doubling to have much more room for improvement.

4.2 First Sweep Miss Rates

The first wave of measurements used constant first level cache sizes of 8K bytes for the instruction cache and 4K bytes for the data cache. Six block sizes were swept, ranging from 128 bytes to 4K bytes, incremented by multiples of two. Additionally, three total cache sizes from 16K bytes to 64K bytes were simulated. A total of eighteen different settings were swept. Appendix C shows a plot of these miss rates. As block sizes are changed, one would expect to see a U-shaped curve of miss rates since very large or very small block sizes should yield higher miss rates [Hennessy 90].

4.2.1 Integer Benchmarks

The graphs for the integer benchmarks in Appendix C show a standard U-shaped curve. The optimal block sizes are 512 bytes and 1K bytes. As the total cache sizes are increased, the curves are shifted down since miss rates improve. The page mode DRAM cache corresponds to a block size of 4K bytes since an entire row of DRAM effectively caches 4K bytes of data. For a four bank main memory scheme (16K Bytes cache total) a page mode DRAM scheme has a miss rate from nine percent for 008.espresso, to about

-29-

thirty-two percent for 023.eqntott. The average integer benchmark miss rate is around twenty-two percent for pure page mode DRAM. The break even miss rate for implementing pure page mode DRAM is around forty percent for the processor implemented. The register-based cache DRAMs give the ability to break large blocks into smaller blocks. For a four bank main memory scheme, they can take advantage of an entire row of DRAM giving a total cache size of 32K Bytes. The ability to break large blocks into smaller blocks improves the miss rate between five and ten percent for these benchmarks. The effect is more pronounced on the smaller cache sizes. The ability to increase total cache size yields improvement of about six percent per doubling.

The added flexibility of smaller block sizes and larger total cache sizes of the register-based cache DRAMs and DRAMs with Embedded SRAMs could improve the miss rate by a maximum of about fifteen percent. The optimal case tested is for a DRAM with embedded SRAMs that resulted in a total cache size of 64K and a block size of 1K bytes. The miss rate for such a case is about 8.5%.

4.2.2 Floating Point Benchmarks

The graphs for the floating point benchmarks are much more irregular. While most of the graphs show the standard U-shape, the graphs for 030.matrix300 and 020.nasa7 (p 52)exhibit bizarre behavior. For these two benchmarks, very large and very small block sizes perform the best, causing the extreme block sizes to exhibit the best miss rates. In addition, these two benchmarks change the most when parameters are swept, causing the graph of the average floating point benchmark to be nearly flat.

The configuration for the pure page mode shows an average floating point miss rate of about 37%, just slightly better than the 40% break even point. However, only two of the six floating point benchmarks have a miss rate above 40%. 013.spice2g6 gives a miss rate of 62% while 047.tomcatv gives a miss rate of 45%. Both miss rates go significantly down if the block size is decreased or if the total cache size is increased.

The average floating point miss rate does not change much when block sizes are altered, due primarily to the odd behavior of a couple of the benchmarks. Increasing the total cache size decreases the miss rate by eight percent per doubling. All points on the average floating point graph graph lie under the forty percent mark indicating that any page mode scheme will help, with or without the precharge penalty. The floating point graphs indicate the wide variety of performance that caches can have. Not all benchmarks will behave in an intuitive manner.

4.3 First Sweep Performance

One might expect the performance impact curves to look roughly like the inverse of the cache miss rates curves. The magnitude of the performance gains depend on the implementation of the rest of the system. Performance gains were reduced if an improvement to the memory system caused the processor to be bound by some other resource: for example, an improved memory system performance could make a processor more bound by the floating point execution time. Also, if the CPI of a program is dominated by some resource other than the memory, then no matter how much the memory The system is improved, the overall performance will not dramatically increase. performance graphs are located in Appendix D. For each benchmark, as well as the average integer and floating point benchmarks, four graphs are shown. Performance impact with and without the precharge penalty are considered, as well as the memory impact with and without the precharge penalty. When comparing the impact with and without the RAS precharge penalty, the three lines representing total cache size get bunched together and each line varied over block size gets flattened out when the penalty is eliminated. Since a better performing benchmark with a bigger performance gain must have a better miss rate, the elimination of the RAS precharge penalty will not help it as much as the penalty elimination helps a smaller gain from a poorer performing benchmark. Similarly, the lines

get flattened out over block size, since the poor performing block sizes have more to gain from the elimination of the precharge penalty.

The performance impact is calculated by dividing the number of clocks saved by the page mode scheme by the total number of cycles. The memory impact divides the number of clocks saved by the total number of clocks that contributed to the memory CPI. The memory CPI includes only those clocks charged to the processor for a first level miss. A program that had a zero percent first level miss rate would have a zero memory CPI. The graphs of the memory impact are the same as the graphs for the total impact, with an appropriate scaling factor that models how much of the total CPI is devoted to the memory system. The graphs with the penalty charge assume a pure page mode scheme, while those without the precharge penalty assume either a register-based cache DRAM or a DRAM with embedded SRAMs.

4.3.1 Integer Benchmarks

The overall performance impact for pure page mode DRAM schemes on the integer benchmarks averages to between three and six percent. These graphs include the penalty of the additional RAS precharge time needed on a miss. The ability to change block sizes can gain about one percent while increasing the total cache size from 16K bytes to 64K bytes gains roughly two percent. In general, the first level miss rates are small enough that not much total performance can be gained by improvements to the second level cache. The individual benchmarks do not stray much from the average.

The average integer memory impact for the graphs with the precharge penalty is between fifteen and twenty percent. The ability to change block sizes can give about a seven percent swing, while increasing the total cache size gives an eight percent memory performance increase for each factor of two increase. The ratio of these two graphs show that the memory CPI is roughly one-fifth of the total CPI on average. By eliminating the precharge penalty and using either register-based DRAMs or DRAMs with embedded SRAMs, the average total performance impact goes up by about two percent, and the memory impact goes up by about ten percent. Changing the block size now only gains a fraction of a percent for the total system, and about four percent for the memory impact. Doubling the cache size gains about five percent on average. Each of the individual integer benchmarks performs similarly. The ratios between the total impact and the memory impact still shows the memory CPI to be about one-fifth of the total CPI.

4.3.2 Floating Point Benchmarks

The performance of the floating point benchmarks is much more erratic. The graph for the average floating point benchmark shows an overall performance gain between two and seven percent and a memory performance gain between five and twenty-five percent when the precharge penalty is included. The ratio between these two numbers indicates that the memory CPI is roughly one-third of the total CPI. Changing the block size gives a small and inconsistent percentage swing while increasing the total cache size shows an overall performance gain of three percent per doubling, and a memory gain of about six percent per doubling. Analyzing any individual benchmark can give wildly different results. 030.matrix300 (p 63) yields negative performance gains for all block sizes other than the maximum, or 4K byte size. Increasing the total cache size does not significantly help the middle block sizes for this benchmark. However, the average of the floating point benchmarks never yields a negative performance for any combination of block size and total cache size.

When the precharge penalty is removed, the difference in performance impact is significant. Since the floating point benchmarks tended to have higher miss rates, the elimination of the precharge penalty impacted these graphs much more than the integer benchmark graphs. The average floating point benchmark without the precharge penalty

yielded overall performance gains between nine and twelve percent and memory improvement between twenty and thirty percent. Changing block sizes still had little and unpredictable affects, while an increase in total cache size gained an additional four percent of both overall and memory performance per doubling. Eliminating the precharge penalty also tended to make all the individual floating point benchmarks behave much closer to the average.

4.4 Second Sweep Miss Rates

The second sweep of simulations increased the first and second level total cache sizes while keeping the second level block sizes constant. Ignoring the 030.matrix300 benchmark, block sizes of 512 Bytes and 1 Kilobyte performed the best and were used for these simulations. Since each new generation of microprocessors will yield higher on-chip first level cache sizes, this group of simulations was aimed at determining whether page mode schemes will be applicable for future processors. First level caches were swept from 8K bytes for both the Icache and the Dcache to 32K bytes. The performance of those first level caches is shown in Appendix A. Second level cache sizes were swept from 128K bytes to 1M bytes by successive powers of two.

Since bigger first level caches would lead to fewer and less frequent second level accesses, one might believe that second level performance would significantly decrease as first level sizes increase. The graphs in Appendix E show that the miss rates actually improve slightly as first level caches get bigger for both the integer and floating point benchmarks. This was a very interesting and somewhat unexpected phenomenon that speaks well for the future of page mode systems. The result is that small second level caches perform better than expected with the larger first level caches. Additionally, as the total size of the second level cache increases, the miss rate continues to drop. For the largest second level cache size tested (1M bytes), the miss rate for all graphs is less than three percent.

4.4.1 Integer Benchmarks

For each of the first level configurations, increasing the total second level cache size significantly reduces the miss rate of the average integer benchmark from five percent (128K total) to about one percent (1M total). Increasing the first level sizes slightly reduces the miss rate for the smaller second level total sizes, while for the larger total cache sizes the miss rate stays constant. For 022.li(p 71), each time the first level cache is doubled, the second level miss rate goes down more than a factor of two. The shape of each of the individual integer benchmark graphs is similar, although the actual values of the miss rates are significantly different. 023.equtott has a miss rate range from fifteen to five percent, while 008.espresso has a range from one to nearly zero percent.

4.4.2 Floating Point Benchmarks

Once again, the floating point benchmarks exhibit higher average miss rates yielding average values around fifteen percent for the 128K total size to about three percent for the 1M total cache size. Again, the average miss rates slightly decrease as the first level cache sizes are increased. The higher average miss rates for the floating point benchmarks are largely due to 030.matrix300, since the 512 bytes and 1K bytes block sizes were shown to be non-optimal block sizes for this benchmark. Miss rates for this benchmark start at about 45 percent (128K bytes total) but end up around two percent (1M bytes total). For these benchmarks, the second level miss rate of 042.fpppp (p 76) decreases the most as first level cache sizes are doubled.

4.5 Second Sweep Performance

The graphs in Appendix F indicate diminishing yields on the overall performance impact as the first level sizes increase. Since the raw number of accesses to the second level cache is going down, even an improved miss rate will have a lesser impact on the processor because the memory CPI will be a smaller percentage of the total CPI. The graphs in Appendix B indicate how the CPI breakdown changes from the worst case configuration (16K total, 4K blocks) to the largest configuration (1M total, 1K blocks). The memory CPI percentage goes from 22 percent to 7 percent for the integer benchmarks and from 44 percent to 16 percent for the floating point benchmarks. Since the simulator still models the original microprocessor, the simulations for the largest configuration correspond to a processor with relatively weak integer and floating point units, but an extremely powerful memory system. If one assumes that the processor itself will improve as memory systems get larger, then the impact of these page mode schemes would become significantly greater. When comparing the performance with and without the precharge penalty, the difference is almost not noticeable since the miss rates are too small for the precharge elimination to make any significant contribution to performance.

4.5.1 Integer Benchmarks

Since the miss rates were so small for all of the second level total cache sizes, the performance impact remains fairly constant as this parameter is varied. As first level sizes increase, the overall performance gain drops by two percent per doubling. The smallest first level configuration (8K Icache 8K Dcache) yields an almost constant performance gain of six percent over varying second level cache sizes. This decreases to two percent as the first level cache sizes are quadrupled. The memory impact slightly increases as the first level cache sizes are increased. Since the miss rates were getting slightly better with each first level increase, the memory performance impact also gets slightly better. Also, the

increase in total cache size has a more pronounced effect on the memory impact. Memory improvement lies between 33 and 40 percent for the smallest first level size, and increases an additional four percent for the largest first level size. The elimination of the precharge penalty shows little difference since the integer miss rates were so small.

4.5.2 Floating Point Benchmarks

The average floating point benchmark overall performance gain shows a steady increase as second level total cache size is increased, since the miss rate was significantly changing for each doubling. Also, the difference between the lines with the precharge penalty and without are much more significant since the average miss rates were higher for these benchmarks. For the smallest first level sizes, the overall performance gain was between six and twelve percent, going up by roughly two percent for each second level doubling. Each doubling of the first level cache sizes resulted in a halving of this performance gain. The elimination of the precharge penalty gave an additional gain of about two percent for the smallest second level cache size but gave no additional gain for the largest, since the miss rate approached zero.

The memory impact was fairly constant as the first level sizes were increased, indicating a second level miss rate that was largely independent of first level size. With the precharge penalty included, increasing the second level size change the memory impact from 23 percent to about 35 percent. Without the precharge penalty, this change was from 28 to 36 percent.

Chapter 5

Conclusions

A first sweep of cache parameters showed that page mode DRAM could indeed improve the performance of a system. With a constant first level cache size, a sweep of second level block sizes indicated that performance was gained by allowing smaller blocks. In addition, increasing the size of the second level cache continued to increase the performance of the page mode DRAM. Increasing total second level cache size was much more effective than changing the block size.

A second sweep of cache parameters studied the value of page mode schemes for future microprocessors. While two optimal second level block sizes were held constant, the total sizes of the first and second level caches were increased to model the increasing memory system sizes of future processors. The page mode schemes showed improved miss rates for both larger first level cache sizes and larger second level cache sizes. The performance impact on the microprocessor went down as first level cache sizes increased, due to the smaller number of second level cache accesses.

Using pure page mode DRAMs limits both the total cache size and the number of blocks allowed in the second level cache. By not being able to break up rows of DRAM into smaller blocks, 4K bytes were wasted for each cached block. Larger DRAMs would cause even more waste since the rows would get even longer. The total effective cache size could only be increased by adding more banks of main memory DRAM since only 4K bytes per DRAM row can effectively be cached. A four bank main memory system with a total of 32M bytes of memory could be configured with page mode DRAM to create only a 16K bytes second level cache, which is probably too small to be very effective. In addition, as the miss rate got worse, the RAS precharge penalty started to significantly degrade performance.

Register-based cache DRAMs solve the problems of wasted bytes and large blocks. Allowing smaller block sizes helped the miss rates, but not tremendously. Cache DRAMs make effective use of the entire DRAM row, but also could get no bigger than the size of a row multiplied by the number of banks. 32M bytes of main memory translate into 32K bytes of second level cache for a four bank scheme. Simulations showed that this performs reasonably well, but could get even better if the total cache size could somehow be increased. Additionally, register-based cache DRAMS avoid the problem of the RAS precharge penalty, which becomes significant when the second level cache miss rate is marginal.

Cache DRAMs with embedded SRAMs allow arbitrary sizes for both second level blocks and total cache sizes, and eliminate the RAS precharge penalty. Additionally, the designer may consider design issues such as set associativity or write-back caching. This increased flexibility could dramatically increase a memory system's performance since larger second level cache sizes showed increased effectiveness for each doubling. Achieving a large enough total size is the main problem with page mode caches, and only the SRAM-based cache DRAM solves it.


The integer benchmarks showed a very regular second level cache behavior, and second level miss rates were very low. The floating point benchmarks exhibited higher miss rates and responded to parameter changes erratically. For the largest cache sizes, all benchmarks exhibited very small miss rates and significant memory performance improvement.

All three schemes improved the performance of a microprocessor. While page mode DRAMs showed the least improvement, they are the most readily available. Register-based cache DRAMS and cache DRAMs with embedded SRAMs were significantly better, but they are not yet commodity parts. Perhaps the most interesting result shown by the simulations was that the second level miss rate did not degrade with increasing first level

cache sizes. Based on this result, the interaction between first and second level cache sizes merits further investigation. Additionally, with the low miss rates shown in the simulations, page mode caches can provide substantial power savings in the memory system.

Appendix A

First Level Miss rates






-42-


Appendix B CPI breakdown






mem Cl inst CPI 77.89% Total CPI = 1.44







023.eqntott 11.08%

Total CPI = 1.193



-45-







Floating Point CPI Components for Largest Memory Configuration

Appendix C


1st Sweep Miss Rates




Integer Benchmarks




Integer Benchmarks




Floating Point Benchmarks



Floating Point Benchmarks




Floating Point Benchmarks





Appendix D

1st Sweep Performance Impact


Performance Impact of 2nd Level for 001.gcc1.35 (8K Icache 4K Dcache)









-58-










-60-









-61-




Floating Point Benchmark












Floating Point Benchmark





Floating Point Benchmark

Performance Impact of 2nd Level for 047.tomcatv (8K Icache 4K Dcache)





Floating Point Benchmark


Block Size (bytes)

Block Size (bytes)

Performance Impact of 2nd level for Integer Benchmarks










Appendix E


2nd Sweep Miss Rates





-69-














-74-




-75-




-76-







Appendix F


2nd Sweep Performance Impact




-81-











-84-












-89-



-90-

Appendix G

Sample Raw Data

Application: 001.gcc1.35

1258984771 instructions (including annulled) 1217214604 instructions (excluding annulled) 46.0 SPECmarks for gcc

level 1st I 1st D 2nd I 1st L	8 KB 4 KB +D 16 KB	block 32 B 16 B 512 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
ISC L	# 61631828 34597640 27034188	%instrs 5.0633% 2.8424% 2.2210%	%I+Drefs 3.893% 2.185% 1.708%	%Irefs 2.7489		I+D I D	misses misses misses
	1583154081 1258984771 324169310	130.0637% 103.4316% 26.6321%	100.000% 79.524% 20.476%	100.0009	100.000%	I	references references references
	225256902 16567802 98912408 10466386	18.5059% 1.3611% 8.1261% 0.8599%	14.228% 1.047% 6.248% 0.661%		69.487% 5.111% 30.513% 3.229%	D D	reads read misses writes write misses
2nd I	12815086 2348700 evel:	1.0528% 0.1930%	0.809% 0.148%		3.953% 0.725%		write backs read mod writes
	# 16775601 9229931 7545670	%instrs 1.3782% 0.7583% 0.6199%	%I+Drefs 22.534% 12.398% 10.136%	26.678		I+D I	misses misses misses
	74446206 34597640 39848566	6.1161% 2.8424% 3.2738%	100.000% 46.473% 53.527%	100.000	% 100.000%	I	references references references
	16567802 5951616 10466386 1565347	1.3611% 0.4890% 0.8599% 0.1286%	22.255% 7.995% 14.059% 2.103%		5.111% 1.836% 3.229% 0.483%	D D	reads read misses writes write misses
	104445009 1598365 1987790 7580906 10361103 4076706 0 13687 0		DRAM busy) re (DRAM b dcache bus DRAM busy) re (DRAM b d (DRAM b i (DRAM b	usy) y) usy) usy) usy)			
	$1419650 \\ 120384 \\ 964956935 \\ 1096908 \\ 767888963 \\ 1376242149 \\ 143779 \\ 2145371799$	total tick fpOP instructed total dram float for memory tick instruction load penal total tick	ructions n ticks float que cks on ticks lties	0.010% DRAM b ue fpu CP mem CP raw CP	I= 0.631		
	109294979	# of ticks	s saved =	5.09 pe	rcent of to	tal	
	4637939	# of 2nd 1	level dirt	y misses			

Application: 008.espresso

3102930952 instructions (including annulled) 2930507476 instructions (excluding annulled) 39.3 SPECmarks for espresso

	00.0		-				
level 1st I 1st D - 2nd I+D 1st Level	size 8 KB 4 KB 16 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write ba	ack write ack write	e allocate e allocate e allocate
59 5		%instrs 2.0183% 0.1849% 1.8335%	%I+Drefs 1.506% 0.138% 1.368%	%Iref: 0.175		I+D I	misses misses misses
3102	686273 930952 755321	134.0616% 105.8837% 28.1779%	100.000% 78.981% 21.019%	100.000	100.0	I	references references references
48 144	401797 718626 353524 011772	23.2520% 1.6625% 4.9259% 0.1710%	17.344% 1.240% 3.674% 0.128%		82.5 5.9 17.4 0.6	00% D 81% D	reads read misses writes write misses
	844947 833175	0.6089% 0.4379%	0.454% 0.327%		2.1		write backs read mod writes
5	# 079427 343165 736262	%instrs 0.1733% 0.0458% 0.1275%	%I+Drefs 6.597% 1.745% 4.853%	%Iref 24.793		I+D I	misses misses misses
5	992418 417408 575010	2.6273% 0.1849% 2.4424%	100.000% 7.036% 92.964%	100.000	% 100.0	I	references references references
3	718626 174193 011772 551803	1.6625% 0.1083% 0.1710% 0.0188%	63.277% 4.123% 6.509% 0.717%		0.3 0.6	00% D 84% D 07% D 67% D	reads read misses writes write misses
42 1	302269 210415 179532 600294 412638 226860 0 2078 0	i for i (i i for d (E i for stor d for d (c d for i (E d for stor store for store for store for)RAM busy) ce (DRAM b dcache bus)RAM busy) ce (DRAM b d (DRAM b i (DRAM b	usy) y) usy) usy) usy)			
573 3265	108223 8755 9210607 52955 3915215 5169566 2355 9140091	total tick fpOP instr total dram float for memory tic instructic load penal total tick	cuctions n ticks float que cks on ticks lties	0.000% DRAM b ue fpu CP mem CP raw CP		1 76% 0 6 4 0	
192	2602952	# of ticks	s saved =	5.02 pe	rcent of	total	
2	2190891	# of 2nd]	Level dirt	y misses			

Application: spice2g6

23810783700 instructions (including annulled) 22775128234 instructions (excluding annulled) 31.8 SPECmarks for spice2g6

51.8	SELCMALKS I	or oprocr	30			
level size lst I 8 KB lst D 4 KB 2nd I+D 16 KB lst Level:	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write write	e allocate
1958630374 1958630374 79734588 1878895786	%instrs 8.5999% 0.3501% 8.2498%	6.638%	%Iref: 0.335		I+D I	misses misses misses
29509960940 23810783700 5699177240	129.5710% 104.5474% 25.0237%	100.000% 80.688% 19.313%	100.000	% 100.000%	I	references references references
4792611768 1803511822 906565472 75383964	21.0432% 7.9188% 3.9806% 0.3310%	6.112%		84.094% 31.646% 15.907% 1.323%	D D	reads read misses writes write misses
171994488 96610524 2nd Level:	0.7552% 0.4242%	0.583% 0.328%		3.018% 1.696%		write backs read mod writes
# 981327155 15014603 966312552	%instrs 4.3088% 0.0660% 4.2429%	46.059%	18.831		I+D I	misses misses misses
2130624749 79734588 2050890161	9.3551% 0.3501% 9.0050%	3.743%	100.000	६ 100.000%	I	references references references
1803511822 954494720 75383964 11727894	7.9188% 4.1910% 0.3310% 0.0515%	44.799%		87.939% 46.541% 3.676% 0.572%	D D	reads read misses writes write misses
239039751 5356032 6250388 276030980 52847103 69788733 0 5657 0	i for i (i i for d (I i for stor d for d (c d for i (I d for stor store for store for store for	DRAM busy) ce (DRAM b dcache bus DRAM busy) ce (DRAM b d (DRAM b i (DRAM b	usy) y) usy) usy) usy)			
7841192173962369533272784254603671733514212966660932478459592059725563150350251158	total tick fpOP instr total dram float for memory tic instructic load penal total tick	cuctions n ticks float que cks on ticks lties	4.226% DRAM b ue fpu CP mem CP raw CP	<pre>% of total of total usy 54.178% I= 0.162 I= 0.936 I= 1.089 PI= 0.027 2.211</pre>		
-736557578	# of ticks	s saved =	-1.47 pe	rcent of to	tal	

Application: doduc

1316441137 instructions (including annulled) 1304567925 instructions (excluding annulled) 29.8 SPECmarks for doduc

23.8	SFECHALKS IC	uouuo				
level size lst I 8 KB lst D 4 KB 2nd I+D 16 KB lst Level:	32 B 16 B	subblk	2-way 2-way	write miss write back write back write thru	write	e allocate
79526491 32267170 47259321	%instrs 6.0961% 2.4734% 3.6227%	%I+Drefs 4.677% 1.898% 2.780%	%Irefs 2.452%		I+D I D	misses misses misses
1700517998 1316441137 384076861	130.3511% 100.9102% 29.4410%	100.000% 77.415% 22.586%	100.000%	100.000%	I+D I D	references references references
298852886 29072774 85223975 18186547	22.9082% 2.2286% 6.5328% 1.3941%	17.575% 1.710% 5.012% 1.070%		77.811% 7.570% 22.190% 4.736%	D D	reads read misses writes write misses
19846441 1659894 2nd Level:	1.5214% 0.1273%	1.168% 0.098%		5.168% 0.433%		write backs read mod writes
21148249 5399990 15748259	%instrs 1.6211% 0.4140% 1.2072%	%I+Drefs 21.282% 5.435% 15.848%	%Irefs		I+D I	misses misses misses
99372844 32267170 67105674	7.6173% 2.4734% 5.1440%	100.000% 32.471% 67.530%	100.000%	100.000%	I	references references references
29072774 9870202 18186547 5796598	2.2286% 0.7566% 1.3941% 0.4444%	29.257% 9.933% 18.302% 5.834%		43.324% 14.709% 27.102% 8.639%	D D	reads read misses writes write misses
76127944 3804530 5610157 30762008 28424993 8792833 0 52814 0	i for i (i) i for d (D) i for store d for d (d) d for d (d) d for i (D) d for store store for a store for a store for a	RAM busy) e (DRAM b cache bus RAM busy) e (DRAM b d (DRAM b i (DRAM b	usy) y) usy) usy) usy)			
2752142075 338148549 1209094627 1712397711 967749864 1408495477 80643507 4169286559	total tick: fpOP instru- total dram float for : memory tick instruction load penalt total tick:	uctions ticks float que ks n ticks ties	26.1599 DRAM bu ue fpu CPI mem CPI raw CPI	[= 0.742		
159611912	# of ticks	saved =	3.83 per	cent of to	tal	

Application: dnasa7

.

6800274187 instructions (including annulled) 6784406507 instructions (excluding annulled) 44.4 SPECmarks for nasa7

	I D I+D	size 8 KB 4 KB 16 KB	block 32 B 16 B 512 B	subblk	assoc 2-way 2-way direct	write ba	ck writ ck writ	e allocate e allocate e allocate
ISC	Level: 123739 597 123142	9542	%instrs 18.2389% 0.0882% 18.1508%	%I+Drefs 13.140% 0.064% 13.076%	%Iref: 0.088		I+D I	misses misses misses
	941743 680027 261716	4187	138.8101% 100.2339% 38.5762%	100.000% 72.210% 27.791%	100.000	ł 100.00	I	references references references
	187949 114548 73766 8593	3039	27.7032% 16.8841% 10.8730% 1.2667%	19.958% 12.164% 7.833% 0.913%		71.81 43.76 28.18 3.28	9% D 6% D	reads read misses writes write misses
2nd	50254 41661 Level:		7.4075% 6.1408%	5.337% 4.424%		19.20 15.91		write backs read mod writes
2110	47762	26763	%instrs 7.0401% 0.0152% 7.0250%	%I+Drefs 27.451% 0.060% 27.392%	%Iref: 17.172		I+D I	misses misses misses
	173994 597 173397	9542	25.6464% 0.0882% 25.5582%	100.000% 0.344% 99.657%	100.000	100.00	I	references references references
			16.8841% 6.5449% 1.2667% 0.2500%	65.835% 25.520% 4.940% 0.975%		66.06 25.60 4.95 0.97	88 D 78 D	reads read misses writes write misses
	9 9 87570 79 51957	7585	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	asy) y) usy) usy) usy)			
	1507912 207546 1906887 669033 1524614 754941 68581 3017170	56939 76884 30973 14905 5866 2709	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	30.592 DRAM bu ue fpu CP mem CP raw CP	I = 2.248	1 2%	
	196337	5393	# of ticks	saved =	6.51 pe:	ccent of	total	

Application: xlisp li-input.lsp

4962043458 instructions (including annulled) 4661592279 instructions (excluding annulled) 60.4 SPECmarks for li

00.4	DIHOMAINS IOL I.	÷			
levelsize1st I8 KE1st D4 KE2nd I+D16 KE1st Level:	32 B 3 16 B		y write back y write back	write	allocate
# 104944241 22411850 82532391	2.2513% 1 0.4808% 0	.612%	refs %Drefs 452% 5.322%	I	misses misses misses
6512926989 4962043458 1550883531	106.4453% 76	.000% .188% 100. .813%)00% 100.000%	I	references references references
1068396583 54583526 482486948 27948865	1.1710% 0 10.3503% 7	.405% .839% .409% .430%	68.890% 3.520% 31.111% 1.803%	D D	reads read misses writes write misses
54109450 26160585 2nd Level:		.831% .402%	3.489% 1.687%		write backs read mod writes
21918273 7903684 14014589	0.4702% 13 0.1696% 4	.781%	refs %Drefs 266% 10.257%	I+D I	misses misses misses
159053576 22411850 136641726	0.4808% 14	.000% .091% 100. .910%	000% 100.000%	I	references references references
54583526 9720978 27948865 4215102	0.2086% 6 0.5996% 17	.318% .112% .572% .651%	39.947% 7.115% 20.455% 3.085%	D D	reads read misses writes write misses
76425863 449428 1946165 36818503 6510120 3667293 0 5937 0	i for i (icach i for d (DRAM) i for store (DI d for d (dcach d for i (DRAM) d for store (DI store for d (DI store for i (DI store for i Store	busy) RAM busy) e busy) busy) RAM busy) RAM busy) RAM busy)	y)		
0 0 1713310838 0 1294737869 5561136309 0 6855874178	total dram tic} float for float	ons 0.00 ks DRAM t queue fpu mem cks raw	CPI= 0.278 CPI= 1.193 d CPI= 0.000	icks	
310412461	<pre># of ticks save</pre>	ed = 4.53	percent of to	al	
11990588	# of 2nd level	dirty misse	es		

Application: eqntott -s -.ioplte int_pri_3.eqn

1376907962 instructions (including annulled) 1326073659 instructions (excluding annulled) 46.8 SPECmarks for eqntott

	1010		or equeee	-			
level 1st I 1st D 2nd I+D 1st Level		32 B 16 B	subblk	2-way 2-way	write miss write back write back write thru	write	e allocate
	# 032852 7623 025229	%instrs 1.2845% 0.0006% 1.2839%	1.066%			I	misses misses misses
1376		120.5318% 103.8335% 16.6983%		100.000%	100.000%	I	references references references
16 19	396631 756051 034841 269178	1 26368	12.663% 1.049% 1.191% 0.017%		91.404% 7.568% 8.597% 0.122%	D D	reads read misses writes write misses
	376005 106827 •	0.02848 0.00818			0.170% 0.049%		write backs read mod writes
	• #	%instrs	%I+Drefs	%Irefs	s %Drefs		
	983894 1633 982261	0.3005% 0.0002% 0.3004%	22.885% 0.010% 22.876%	21.4239	5 22.886%	I	misses misses misses
	408782 7623 401159	1.3129% 0.0006% 1.3123%	100.000% 0.044% 99.957%	100.000%	5 100.000%	I	references references references
3	756051 956063 269178 25533		96.251% 22.725% 1.547% 0.147%		96.293% 22.735% 1.547% 0.147%	D D	reads read misses writes write misses
26	104 240 089775 1111	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	PRAM busy) e (DRAM b leache bus PRAM busy) e (DRAM b d (DRAM b i (DRAM b	usy) y) usy) usy) usy)			
162: 1403: 3:	367021 0 265552 832293 149652	total tick fpOP instr total dram float for memory tic instructio load penal total tick	ructions ticks float quer ks n ticks ties	0.000% DRAM bu ue fpu CPI mem CPI raw CPI	= 0.123	icks	
233	227366	# of ticks	saved =	1.49 per	cent of tot	cal	
:	108409	# of 2nd l	evel dirty	y misses			

Application: matrix300

1695008913 instructions (including annulled) 1693559295 instructions (excluding annulled) 42.0 SPECmarks for matrix300

level 1st I 1st D 2nd I+D 1st Level:	size 8 KB 4 KB 16 KB	block 32 B 16 B 512 B	subblk		write	back back	write	e allocate e allocate e allocate
2952	# 77276 1162 76114	%instrs 17.4354% 0.0001% 17.4353%	%I+Drefs 12.577% 0.001% 12.577%	%Irefs 0.0019	5	Drefs .235%	I+D I D	misses misses misses
23477 16950 6527		138.6294% 100.0856% 38.5438%	100.000% 72.197% 27.804%	100.0004		.000%	I+D I D	references references references
2945 2171	50797 62295 10150 13819	25.7240% 17.3931% 12.8198% 0.0422%	18.556% 12.547% 9.248% 0.031%		45 33	.740% .126% .261% .110%	D D	reads read misses writes write misses
	72785 58966	7.6746% 7.6324%	5.537% 5.506%			.912% .802%	D D	write backs read mod writes
2180	# 55680 261 55419	%instrs 12.8756% 0.0001% 12.8756%	%I+Drefs 51.278% 0.001% 51.277%	%Irefs 22.462%	5	Drefs .278%	I+D I D	misses misses misses
	49958 1162 48796	25.1099% 0.0001% 25.1098%	100.000% 0.001% 100.000%	100.0009		.000%	I+D I D	references references references
2175: 7:	62295 20276 13819 11264	17.3931% 12.8440% 0.0422% 0.0243%	69.269% 51.152% 0.168% 0.097%		51 0	.269% .152% .168% .097%	D	reads read misses writes write misses
	3282 77 234 73310 583 25890 0 8 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	15Y) 7) 15Y) 15Y) 15Y)				
53367 6905 43764 19121	00323 84370 91267 34394 22435 00307	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	42.0299 25.5099 DRAM bu fpu CPJ mem CPJ raw CPJ load CE CPI=	s of to asy 74 = 0.4 = 2.9 = 1.1 ?I= 0.1	otal .172% 408 585 130	Licks	
-20743	27041	# of ticks	saved =	-2.89 per	cent (of tot	al	

Application: fpppp

1448153391 instructions (including annulled) 1443743830 instructions (excluding annulled) 32.1 SPECmarks for fpppp

32.1	SPECmarks fo	or fpppp				
level size lst I 8 KM lst D 4 KM 2nd I+D 16 KM lst Level:	З 32 В З 16 В	subblk	2-way 2-way	write miss write back write back write thru	write	e allocate
178506365 115073763 63432602	%instrs 12.3642% 7.9706% 4.3937%	%I+Drefs 8.239% 5.311% 2.928%	%Irefs 7.947%	%Drefs 8.828%	I+D I D	misses misses misses
2166746002 1448153391 718592611	150.0783% 100.3055% 49.7729%	100.000% 66.836% 33.165%	100.000%	100.000%	I+D I D	references references references
588879193 37985931 129713418 25446671	40.7884% 2.6311% 8.9846% 1.7626%	27.179% 1.754% 5.987% 1.175%		81.949% 5.287% 18.052% 3.542%	D D	reads read misses writes write misses
31101650 5654979 2nd Level:	2.1543% 0.3917%	1.436% 0.261%		4.329% 0.787%	D D	write backs read mod writes
25646460 10080063 15566397	%instrs 1.7764% 0.6982% 1.0782%	%I+Drefs 12.236% 4.810% 7.427%	%Irefs 8.760%	%Drefs 16.467%	I+D I D	misses misses misses
209607923 115073763 94534160	14.5184% 7.9706% 6.5479%	100.000% 54.900% 45.101%	100.000%	100.000%	I+D I D	references references references
37985931 10553883 25446671 4500912	2.6311% 0.7311% 1.7626% 0.3118%	18.123% 5.036% 12.141% 2.148%		40.183% 11.165% 26.918% 4.762%	D D	reads read misses writes write misses
355061973 14545473 13585352 57173076 55213422 18792436 0 577004 0	i for d (DR i for store d for d (dc d for i (DR d for store store for d store for i	AM busy) (DRAM busy) AM busy) (DRAM busy) (DRAM busy) (DRAM busy)	15Y) 7) 15Y) 15Y) 15Y)			
$\begin{array}{r} 4171935848\\ 591747328\\ 2645853191\\ 2299333552\\ 2186756869\\ 1579516012\\ 254989434\\ 6320595867\end{array}$	total ticks fpOP instru total dram float for f memory tick instruction load penalt total ticks	ctions ticks loat queu s ticks ies	41.113% DRAM bus	= 1.515 = 1.094	licks	
462513111	# of ticks	saved =	7.32 perc	cent of tot	al	

1626566071 instructions (including annulled) 1626346379 instructions (excluding annulled) 27.7 SPECmarks for tomcatv

levelsize1st I8 KB1st D4 KB2nd I+D16 KB1st Level:	32 B 16 B	subblk	2-way	write miss write back write back write thru	write	e allocate
# 234111935 42481 234069454	%instrs 14.3950% 0.0027% 14.3924%	%I+Drefs 10.189% 0.002% 10.187%	%Irefs 0.003%		I+D I D	misses misses misses
2297780457 1626566071 671214386	141.2849% 100.0136% 41.2714%	100.000% 70.789% 29.212%	100.000%	100.000%	I+D I D	references references references
482161503 204045768 189052883 30023686	29.6470% 12.5463% 11.6244% 1.8461%	20.984% 8.881% 8.228% 1.307%		71.835% 30.400% 28.166% 4.474%	D	reads read misses writes write misses
59903900 29880214 2nd Level:	3.6834% 1.8373%	2.608% 1.301%		8.925% 4.452%		write backs read mod writes
# 115017082 9920 115007162	%instrs 7.0722% 0.0007% 7.0716%	%I+Drefs 39.120% 0.004% 39.116%	%Irefs 23.352%		I+D I D	misses misses misses
294015730 42481 293973249	18.0783% 0.0027% 18.0757%	100.000% 0.015% 99.986%	100.000%	100.000%	I+D I D	references references references
204045768 89125568 30023686 25835288	12.5463% 5.4802% 1.8461% 1.5886%	69.400% 30.314% 10.212% 8.788%		69.410% 30.318% 10.214% 8.789%	D	reads read misses writes write misses
107292 3622 8661 204037833 27122 48672709 0 1006 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	PRAM busy) re (DRAM bu lcache busy) RAM busy) re (DRAM bu d (DRAM bu i (DRAM bu	15Y) Y) 15Y) 15Y) 15Y)			
$\begin{array}{r} 3297778423\\ 500809316\\ 3473346487\\ 1531395750\\ 2844030099\\ 1815652734\\ 188602852\\ 6379681435 \end{array}$	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	30.798% DRAM bu ie fpu CPI mem CPI raw CPI	= 1.749	ticks	
59248151	# of ticks	saved =	0.93 per	cent of tot	al	

Application: 001.gcc1.35

1258987043 instructions (including annulled) 1217217202 instructions (excluding annulled) 46.7 SPECmarks for gcc

			-				
level 1st I 1st D 2nd I+ 1st Le		32 B 3 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write write write	e allocate e allocate e allocate
	# 61617708 34597540 27020168	%instrs 5.0622% 2.8423% 2.2198%	3.892% 2.185%	%Irefs 2.7489		I+D I D	misses misses misses
	583156354 258987043 324169311	130.0636% 103.4316% 26.6320%	100.000% 79.524% 20.476%		100.000%	I+D I D	references references references
	225256901 16561090 98912410 10459078	18.5059% 1.3606% 8.1261% 0.8593%	14.228% 1.046% 6.248% 0.661%		69.487% 5.109% 30.513% 3.226%	D	reads read misses writes write misses
2nd Le	12805520 2346442	1.0520% 0.1928%	0.809% 0.148%		3.950% 0.724%		write backs read mod writes
	# 12349325 6619462 5729863	%instrs 1.0146% 0.5438% 0.4707%		%Irefs 19.133%		I+D I D	misses misses misses
	74422520 34597540 39824980	6.1142% 2.8423% 3.2718%	100.000% 46.488% 53.512%	100.000%	100.000%	I+D I D	references references references
	16561090 4569805 10459078 1146262	1.3606% 0.3754% 0.8593% 0.0942%	22.253% 6.140% 14.054% 1.540%		5.109% 1.410% 3.226% 0.354%	D	reads read misses writes write misses
	104449139 1594755 1984403 7571102 10357552 4078919 0 13683 0	i for stor d for d (d	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	asy) z) asy) asy)			
1	1419650 120384 932393187 1096908 735382560 376244428 143779 112867675	*	uctions ticks float queu ks n ticks ties	0.010% DRAM bu fpu CPI mem CPI raw CPI	= 0.604	.cks	
		# of ticks			cent of tot	al	
	3631043	# of 2nd l	evel dirty	misses			

Application: 008.espresso

3102930952 instructions (including annulled) 2930507476 instructions (excluding annulled) 39.5 SPECmarks for espresso

leve 1st 1st 2nd 1st	I 8 KE D 4 KE	32 B 3 16 B	subblk	assoc 2-way 2-way direct	write	back back	write	e allocate e allocate e allocate
ISC	# 59135836 5417408 53718428	%instrs 2.0179% 0.1849% 1.8331%	%I+Drefs 1.505% 0.138% 1.367%	%Irefs 0.1759	0)refs 505%		misses misses misses
	3928686273 3102930952 825755321	134.0616% 105.8837% 28.1779%	100.000% 78.981% 21.019%	100.0009		000%	I+D I D	references references references
	681401797 48714100 144353524 5004328	23.2520% 1.6623% 4.9259% 0.1708%	17.344% 1.240% 3.674% 0.127%		5. 17.	519% 899% 481% 606%	D D D D	reads read misses writes write misses
2nd	17837452 12833124 Level:	0.6087% 0.4379%	0.454% 0.327%			160왕 554왕	D D	write backs read mod writes
2.1.4	# 2840428 698701 2141727	%instrs 0.0969% 0.0238% 0.0731%	%I+Drefs 3.690% 0.908% 2.782%	%Irefs	5	993%		misses misses misses
	76972954 5417408 71555546	2.6266% 0.1849% 2.4417%	100.000% 7.038% 92.962%	100.000%		000%	I+D I D	references references references
	48714100 1786855 5004328 353338	1.6623% 0.0610% 0.1708% 0.0121%	63.287% 2.321% 6.501% 0.459%		0. 0.	899% 216% 606% 043%	D	reads read misses writes write misses
	16304066 207738 177838 42591663 1410574 1222983 0 1967 0	i for i (ic i for d (DR i for store d for d (dc d for i (DR d for store store for d store for i store for s	AM busy) (DRAM busy) AM busy) (DRAM busy) (DRAM bu (DRAM bu	sy)) sy) sy) sy)				
	$\begin{array}{r} 108223\\ 8755\\ 741769983\\ 52963\\ 556515726\\ 3265169566\\ 2355\\ 3821740610\\ \end{array}$	total ticks fpOP instru total dram float for f memory tick instruction load penalt total ticks	ctions ticks loat queu s ticks ies	0.003% 0.000% DRAM bu e fpu CPI mem CPI raw CPI load CP CPI=	of tot sy 19. = 0.0 = 0.1 = 1.1	al 409% 00 90 14 00	cks	
	209650154 1342476	<pre># of ticks # of 2nd le</pre>		-	cent o	f tot	al	

Application: spice2g6

23810783700 instructions (including annulled) 22775128234 instructions (excluding annulled) 33.1 SPECmarks for spice2g6

level 1st I 1st D 2nd I+D 1st Level:	size 8 KB 4 KB 32 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
19579 797	# 916626 734588 .82038	%instrs 8.5968% 0.3501% 8.2467%	%I+Drefs 6.635% 0.271% 6.365%	%Irefs 0.335%		I+D I D	misses misses misses
295099 238107 56991		129.5710% 104.5474% 25.0237%	100.000% 80.688% 19.313%	100.000%	100.000%	I+D I D	references references references
18031 9065	511768 11961 65472 70077	21.0432% 7.9171% 3.9806% 0.3297%	16.241% 6.111% 3.073% 0.255%		84.094% 31.639% 15.907% 1.318%	D D D D	reads read misses writes write misses
	596762 526685	0.7539% 0.4243%	0.582% 0.328%		3.013% 1.696%	D D	write backs read mod writes
87	# 57848 25459 32389	%instrs 3.1897% 0.0384% 3.1514%	%I+Drefs 34.113% 0.410% 33.703%	%Irefs		I+D I D	misses misses misses
797	513277 34588 78689	9.3507% 0.3501% 9.0006%	100.000% 3.745% 96.256%	100.000%	100.000%	I+D I D	references references references
7107 750	11961 61785 70077 38333	7.9171% 3.1208% 0.3297% 0.0305%	84.669% 33.376% 3.526% 0.326%		87.962% 34.674% 3.663% 0.339%	D D D D	reads read misses writes write misses
53 63 2759 536	66350 63383 02776 63134 33583 35618 0 5457 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	asy) sy) sy) sy)			
9623 252566 36768 192784 247845	56610 43632 95920 55631	total tick fpOP instru- total dram float for memory tick instruction load penal total ticks	uctions ticks float queu ks n ticks ties	4.226% DRAM bu e fpu CPI mem CPI raw CPI	= 0.847	icks	
10278	90272	# of ticks	saved =	2.13 per	cent of tot	al	

Application: doduc

1316441095 instructions (including annulled) 1304567885 instructions (excluding annulled) 30.3 SPECmarks for doduc

level lst I lst D 2nd I+D lst Level:	size 8 KB 4 KB 32 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
	#	finstrs	%I+Drefs	%Irefs	8 %Drefs		
792	01288	6.0711%	4.658%			I+D	misses
322	67170	2.4734%	1.898%	2.4528	5		misses
469	34118	3.5977%	2.760%		12.220%	D	misses
	17946	130.3511%	100.000%	100 000			references
13164		100.9102%	77.415% 22.586%	100.000%		I	references
3840	76851	29.4410%	22.3863		100.000%	D	references
2988	52876	22.9082%	17.575%		77.811%	D	reads
	89483	2.22228	1.705%		7.548%		read misses
852	23975	6.5328%	5.012%		22.190%	D	writes
179	44635	1.3756%	1.056%		4.673%	D	write misses
	16837	1.4884%	1.142%		5.056%		write backs
2nd Level:	72202	0.1129%	0.0878		0.384%	D	read mod writes
ZNG LEVEL:	#	%instrs	%I+Drefs	%Irefs	%Drefs		
118	61036	0.9092%	12.028%	011G13	* *DIELS	T+D	misses
	34634	0.2787%	3.686%	11.265%			misses
	26402	0.6306%	8.342%		12.399%		misses
	-						
	18037	7.5595%	100.000%				references
	67170	2.4734%	32.720%	100.0008			references
6633	50867	5.0861%	67.281%		100.000%	D	references
289	89483	2.22228	29.396%		43.692%	D	reads
	07319	0.4299%	5.686%		8.452%		read misses
	44635	1.3756%	18.197%		27.046%		writes
	47767	0.1953%	2.584%		3.840%		write misses
	42130	i for i (i		7)			
	46926 51468	i for d (D)					
	29776	i for stor d for d (d					
	39514	d for i (D		()			
	67834	d for stor		157)			
,,,	0	store for					
(63848	store for :					
	0	store for a					
275214		total tick			of total t	icks	
	48549	fpOP instru			of total		
113450 171639		total dram			sy 27.676%		
	48982	float for : memory ticl		mem CPI			
140849		instruction		raw CPI			
	43507	load penalt			I = 0.062		
409958		total ticks		CPI=	3.143		
100000			-	~~ *			
22004	44568	<pre># of ticks</pre>	saved =	5.37 per	cent of tot	al	

Application: dnasa7

6800274207 instructions (including annulled) 6784406515 instructions (excluding annulled) 45.2 SPECmarks for nasa7

level lst I lst D 2nd I+D lst Level:	size 8 KB 4 KB 32 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
123732	9543	%instrs 18.2378% 0.0882% 18.1497%	%I+Drefs 13.139% 0.064% 13.076%	%Irefs 0.0889		I+D I D	misses misses misses
941743 680027 261716	4207	138.8101% 100.2339% 38.5762%	100.000% 72.210% 27.791%	100.0009	5 100.000%	I+D I D	references references references
187949 114542 73766 8592	1758 7344	27.7032% 16.8832% 10.8730% 1.2666%	19.958% 12.163% 7.833% 0.913%		71.815% 43.766% 28.186% 3.284%	D	reads read misses writes write misses
50251 41658 2nd Level:	5972	7.4069% 6.1404%	5.336% 4.424%		19.201% 15.918%	D D	write backs read mod writes
39652 6 39646	1620	%instrs 5.8448% 0.0010% 5.8439%	%I+Drefs 22.792% 0.004% 22.788%	%Irefs		I+D I D	misses misses misses
173983 597 173385	9543	25.6447% 0.0882% 25.5566%	100.000% 0.344% 99.657%	100.000%	100.000%	I+D I D	references references references
114542 38538 8592 744	4256	16.8832% 5.6805% 1.2666% 0.1098%	65.835% 22.151% 4.939% 0.428%		66.063% 22.227% 4.956% 0.430%	ם ם ם	reads read misses writes write misses
6: 94 875610 680 519438	4110 0365 0402	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	asy) 7) asy) asy) asy)			
15079123 2075466 18592222 6695873 1476952 7549415 685812 29700626 2684779	6939 2530 3694 4079 5897 2709 6379	<pre>total tick fpOP instr total dram float for memory tic instructio load penal total tick # of ticks</pre>	uctions ticks float queu ks n ticks ties s	30.592% DRAM bu fpu CPI mem CPI raw CPI load CP CPI=	= 2.177		
-		-		1			

4962043458 instructions (including annulled) 4661592279 instructions (excluding annulled) 61.2 SPECmarks for li

level 1st I 1st D	size 8 KB 4 KB	32 B	subblk	assoc 2-way 2-way	write miss write back write back	write	allocate
2nd I+D 1st Level:	32 KB			direct	write thru	write	e allocate
1049	# 44241 11850	%instrs 2.2513% 0.4808%	%I+Drefs 1.612% 0.345%	%Iref: 0.452		I+D I	misses misses
	32391	1.7705%	1.268%		5.322%	D	misses
49620	26989 43458 83531	139.7147% 106.4453% 33.2694%	100.000% 76.188% 23.813%	100.0009	} 100.000%	I	references references references
545	96583 83526 86948	22.9192% 1.1710% 10.3503%	16.405% 0.839% 7.409%		68.890% 3.520% 31.111%	D D	reads read misses writes
279	48865	0.5996%	0.430%		1.803%	D	write misses
	09450 60585	1.1608% 0.5612%	0.8318 0.4028		3.489% 1.687%		write backs read mod writes
103	# 02524 87412	%instrs 0.2211% 0.0813%	%I+Drefs 6.478% 2.382%			I+D I	misses misses
	15112	0.1398%	4.097%	10.900	° 4.769%	D	misses
224	53576 11850 41726	3.4121% 0.4808% 2.9313%	100.000% 14.091% 85.910%		۶ 100.000۶	I+D I D	references references references
	83526	1.1710%	34.318%		39.947%		reads
40	95045 48865	0.08798	2.575%		2.997%	D	read misses writes
	42248	0.0503%	1.473%		1.715%	D	write misses
4 19 368 65	25863 49428 46165 18503 10120 67293 0 5937 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	PRAM busy) re (DRAM busy) RAM busy) re (DRAM bu d (DRAM bu i (DRAM bu	usy) y) usy) usy) usy)			
16241		total tick fpOP instr total dram float for	uctions ticks	0.000% DRAM bi	of total t: of total usy 24.002% I= 0.000	icks	
55611	52727 36309 0 89036	memory tic instructic load penal total tick	ks n ticks ties	mem CP: raw CP:	I= 0.259		
	01524					-al	
		<pre># of ticks saved = 5.90 percent of total # of 2nd level dirty misses</pre>					
55	22012	# OI ZHU I	ever urrt	у штэрбр			

Application: eqntott -s -.ioplte int_pri_3.eqn

1376907962 instructions (including annulled) 1326073659 instructions (excluding annulled) 46.9 SPECmarks for eqntott

level 1st I	size 8 KE	32 B	subblk	assoc 2-way	write miss write back	writ	e allocate
lst D 2nd I+D 1st Leve	4 KE 32 KE el:			2-way direct	write back write thru	writ	e allocate
1	# L7032852	%instrs 1.2845%	%I+Drefs 1.066%	%Irefs	S %Drefs		misses
	7623 17025229	0.0006%	0.001%	0.001%	7.689%	I	misses misses misses
137	98339434 76907962 21431472	120.5318% 103.8335% 16.6983%	100.000% 86.147% 13.854%	100.000%	; 100.000%	I+D I D	references references references
1	02396631 16756051 19034841 269178	15.2629% 1.2636% 1.4355% 0.0203%	12.663% 1.049% 1.191% 0.017%		91.404% 7.568% 8.597% 0.122%	D	reads read misses writes write misses
2nd Leve	376005 106827	0.0284% 0.0081%	0.024% 0.007%		0.170% 0.049%	-	write backs read mod writes
	# 3475761	%instrs 0.2622%	%I+Drefs 19.966%	%Irefs	%Drefs	T : D	
	561 3475200	0.2022% 0.0001% 0.2621%	0.004% 19.963%	7.360%	19.972%	I+D I D	misses misses misses
	7408782 7623 7401159	1.3129% 0.0006% 1.3123%	100.000% 0.044% 99.957%	100.000%	100.000%	I+D I D	references references references
	.6756051 3455795 269178 19073	1.2636% 0.2607% 0.0203% 0.0015%	96.251% 19.851% 1.547% 0.110%		96.293% 19.860% 1.547% 0.110%	D D	reads read misses writes write misses
2	21310 104 240 6089775 1111 35206 0 0 0	i for i (id i for d (D) i for store d for d (dd d for i (D) d for store store for d store for d store for d	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	sy) sy) sy) sy)			
15) 140	0 4353811 0 8252342 3832293 3149652 5234287	total ticks fpOP instru- total dram float for f memory tick instruction load penalt total ticks	actions ticks loat queu s ticks ies	0.000% d DRAM bu: e fpu CPI= mem CPI= raw CPI=	of total ti of total sy 11.779% = 0.000 = 0.120 = 1.059 I= 0.003 1.181	cks	
20	6549482	# of ticks	saved =	1.70 perc	cent of tot	al	
	89084	# of 2nd le	vel dirty	misses			

Application: matrix300

1695008913 instructions (including annulled) 1693559295 instructions (excluding annulled) 42.1 SPECmarks for matrix300

level 1st I 1st D 2nd I+D 1st Level:	size 8 KB 4 KB 32 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
2952	# 77276 1162 76114	%instrs 17.4354% 0.0001% 17.4353%	%I+Drefs 12.577% 0.001% 12.577%	%Irefs 0.001%		I	misses misses misses
16950	69860 08913 60947	138.6294% 100.0856% 38.5438%	100.000% 72.197% 27.804%	100.000%	100.000%	I	references references references
2945 2171	50797 62295 10150 13819	25.7240% 17.3931% 12.8198% 0.0422%	18.556% 12.547% 9.248% 0.031%		66.740% 45.126% 33.261% 0.110%	D D	reads read misses writes write misses
	72785 58966	7.6746% 7.6324%	5.537% 5.506%		19.912% 19.802%		write backs read mod writes
	# 30848 237 30611	%instrs 12.7147% 0.0001% 12.7147%	%I+Drefs 50.637% 0.001% 50.637%	%Irefs 20.396%		I	misses misses misses
	49958 1162 48796	25.1099% 0.0001% 25.1098%	100.000% 0.001% 100.000%	100.000%	100.000%	I+D I D	references references references
2148 7	62295 59561 13819 97765	17.3931% 12.6869% 0.0422% 0.0235%	69.269% 50.526% 0.168% 0.094%		69.269% 50.526% 0.168% 0.094%		reads read misses writes write misses
	3282 77 234 73310 583 25890 0 8 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM bu cache busy) RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	15Y) Y) 15Y) 15Y) 15Y)			
4320 53238 6905 43635 19121 2160	01625 00323 64992 91267 15016 22435 00307 29025	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	25.509% DRAM bu ie fpu CPI mem CPI raw CPI	= 2.577	licks	
-1587	87020	0 # of ticks saved = -2.22 percent of total					

Application: fpppp

1448153391 instructions (including annulled) 1443743830 instructions (excluding annulled) 32.4 SPECmarks for fpppp

level 1st I 1st D 2nd I+D 1st Level:	size 8 KB 4 KB 32 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write write write	e allocate e allocate e allocate
	#	%instrs		%Iref:	s %Drefs	T . D	
1150	574151 973763 500388	12.4451% 7.9706% 4.4746%	8.293% 5.311% 2.982%	7.9479	8.990%	I D	misses misses misses
14481	46002 53391 92611	150.0783% 100.3055% 49.7729%	100.000% 66.836% 33.165%		} 100.000%	I	references references references
	79193	40.7884%	27.179%		81.949%		reads
	255681	2.7191%	1.812%		5.463%		read misses
	13418 344707	8.9846% 1.7555%	5.987% 1.170%		18.052% 3.527%		writes write misses
)61775 517068	2.1446% 0.3891%	1.429% 0.260%		4.309% 0.782%		write backs read mod writes
2nd Level:		0.30918	0.2008		0.7028	D	icaa moa wiices
2.110 201021	#	%instrs	%I+Drefs	%Iref:	s %Drefs		
	286127	1.1974%	8.207%				misses
	503971	0.3882%	2.661%	4.870		I	misses
116	582156	0.8092%	5.547%		12.225%	D	misses
2106	535841	14.5896%	100.000%			T+D	references
	73763	7.9706%	54.632%		00	I	references
955	562078	6.6191%	45.369%		100.000%	D	references
392	255681	2.7191%	18.637%		41.079%	D	reads
	194393	0.5884%	4.033%		8.889%		read misses
	344707	1.7555%	12.0338		26.522%		writes
30	61521	0.2121%	1.454%		3.204%	D	write misses
141 148 579 535 183	012566 97551 82105 995645 501600 876129 0 583691 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM busy) cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	usy) y) usy) usy)			
	35848 47328	total tick fpOP instr	_		& of total · & of total	ticks	
	62365	total dram			sy 41.463%		
	02303	float for			-		
	82840	memory tic		mem CP1			
	16012	instructio		raw CPI	[= 1.095		
	89434	load penal	ties	load CH	PI= 0.177		
62628	91062	total tick	S	CPI=	4.338		
5239	33622	# of ticks	saved =	8.37 per	ccent of to	tal	

Application: tomcatv 1626566072 instructions (including annulled) 1626346391 instructions (excluding annulled) 28.5 SPECmarks for tomcatv subblk assoc write miss block level size write back write allocate lst I 32 B 2-way 8 KB 2-way write back write allocate 16 B 1st D 4 KB write thru write allocate 512 B direct 32 KB 2nd I+D 1st Level: %instrs %I+Drefs %Irefs %Drefs # 10.213% I+D misses 234671046 14.4294% 0.003% Т misses 42480 0.0027% 0.002% 34.956% 14.4268% 10.212% D misses 234628566 I+D references 2297780456 141.2849% 100.000% 70.789% 100.000% references 100.0136% Ι 1626566072 41.2714% 29.212% 100.000% D references 671214384 71.835% reads 29.6470% 20.984% D 482161509 30.476% read misses 12.5775% 8.903% D 204553491 8.228% 28.166% D writes 189052875 11.6244% 4.481% D write misses 1.8493% 1.309% 30075075 8.921% D write backs 3.6818% 2.606% 59878691 1.8326% 1.298% 4.441% D read mod writes 29803616 2nd Level: %Drefs %instrs %I+Drefs %Irefs # I+D misses 87332340 5.3699% 29.650% 20.836% misses 0.0006% 0.004% Ι 8851 29.6478 29.651% D misses 87323489 5.3694% 18.1112% 100.000% I+D references 294549629 0.0027% 0.015% 100.000% Ι references 42480 100.000% D 18.1086% 99.986% references 294507149 69.457% 204553491 12.5775% 69.447% D reads read misses 69958965 4.3017% 23.752% 23.755% D 10.213% D writes 1.8493% 10.211% 30075075 1.0667% 5.890% 5.891% D write misses 17346638 105498 i for i (icache busy) 3551 i for d (DRAM busy) 9682 i for store (DRAM busy) 204620494 d for d (dcache busy) d for i (DRAM busy) 30235 d for store (DRAM busy) 48112327 0 store for d (DRAM busy) 600 store for i (DRAM busy) store for store (DRAM busy) 0 3297778423 total ticks of fpu 53.043% of total ticks 30.794% of total fpOP instructions 500809316 3301143846 total dram ticks DRAM busy 53.097% 1542710928 float for float queue fpu CPI= 0.949 mem CPI= 1.642 raw CPI= 1.117 2670249906 memory ticks 1815652725 instruction ticks load CPI= 0.116 188602852 load penalties 3.823 6217216411 total ticks CPT =286418493 # of ticks saved = 4.61 percent of total

Application: 001.gcc1.35 1259060745 instructions (including annulled) 1217290497 instructions (excluding annulled) 47.4 SPECmarks for gcc level size subblk assoc write miss block 32 B 2-way write back write allocate 1st I 8 KB 2-way 1st D 4 KB 16 B write back write allocate 2nd I+D 64 KB 512 B write thru write allocate direct 1st Level: # %instrs %I+Drefs %Irefs %Drefs 61392801 I+D misses 3.878% 5.0434% 34594333 2.8419% 2.185% 2.748% Ι misses 8.267% 26798468 2.2015% 1.693% D misses 1583229821 130.0618% 100.000% I+D references 100.000% 1259060745 103.4314% 79.525% Ι references 100.000% 324169076 26.6304% 20.475% Ð references 225257129 18.5048% 14.228% 69.488% D reads 5.069% 1.038% read misses 16431934 1.3499% D 30.512% 98911947 8.1256% 6.247% D writes 10366534 0.8516% 0.655% 3.198% D write misses 12738857 1.0465% 0.805% 3.930% D write backs 0.732% 2372323 0.1949% 0.150% D read mod writes 2nd Level: %instrs %I+Drefs %Irefs %Drefs 8463056 0.6952% I+D misses 11.416% 4578982 0.3762% 6.177% 13.236% Ι misses 3884074 0.3191% 5.239% 9.824% D misses 74130979 6.0898% 100.000% I+D references 2.8419% 100.000% 34594333 46.666% Ι references 39536646 3.2479% 53.334% 100.000% references D 22.166% 16431934 1.3499% 5.069% D reads 3118746 0.2562% 4.207% 0.962% read misses D 10366534 0.8516% 13.984% 3.198% D writes 752887 0.0618% 1.016% 0.232% D write misses 104497364 i for i (icache busy) i for d (DRAM busy) 1591390 2015226 i for store (DRAM busy) 7310436 d for d (dcache busy) d for i (DRAM busy) 10267932 4059832 d for store (DRAM busy) store for d (DRAM busy) 0 13876 store for i (DRAM busy) store for store (DRAM busy) Ο 1419650 total ticks of fpu 0.068% of total ticks 0.010% of total fpOP instructions 120384 901547269 total dram ticks DRAM busy 43.288% 1096964 float for float queue fpu CPI= 0.001 705127389 mem CPI= 0.579 memory ticks 1376317463 instruction ticks raw CPI= 1.131 143716 load penalties load CPI= 0.000 2082685532 total ticks CPI= 1.711 167540448 # of ticks saved = 8.04 percent of total 2529101 # of 2nd level dirty misses

Application: 008.espresso

3102930786 instructions (Íncluding annulled) 2930507314 instructions (excluding annulled) 39.7 SPECmarks for espresso

levelsizelst I8 KIlst D4 KI2nd I+D64 KIlst Level:	32 B 3 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
# 58868398 5417375 53451023	%instrs 2.0088% 0.1849% 1.8240%	%I+Drefs 1.498% 0.138% 1.361%	%Irefs 0.1759		I+D I	misses misses misses
3928686124 3102930786 825755338	134.0616% 105.8837% 28.1779%	100.000% 78.981% 21.019%	100.000	\$ 100.000%	I	references references references
681401825 48545015 144353513 4906008	23.2520% 1.6565% 4.9259% 0.1674%	17.344% 1.236% 3.674% 0.125%		82.519% 5.879% 17.481% 0.594%	D D	reads read misses writes write misses
17705834 12799826 2nd Level: #	0.6042% 0.4368% %instrs	0.451% 0.326% %I+Drefs	%Irefs	2.144% 1.550% %Drefs	D	write backs read mod writes
1548092 513975 1034117	0.0528% 0.0175% 0.0353%	2.022%			I+D I	misses misses misses
76573904 5417375 71156529	2.6130% 0.1849% 2.4281%	100.000% 7.075% 92.925%		3 100.000%	I	references references references
48545015 871713 4906008 161752	1.6565% 0.0297% 0.1674% 0.0055%	63.396% 1.138% 6.407% 0.211%		5.879% 0.106% 0.594% 0.020%	D D	reads read misses writes write misses
16308807 207248 177561 42478588 1402189 1206249 0 1828 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	15y) 7) 15y) 15y) 15y)			
$\begin{array}{r} 108223\\ 8755\\ 728254412\\ 52935\\ 544063045\\ 3265169389\\ 2355\\ 3809287724\end{array}$	total tick fpOP instr total dram float for a memory tic instruction load penal total tick	uctions ticks float queu ks n ticks ties	0.000% DRAM bu te fpu CPI mem CPI raw CPI	= 0.186	icks	
218274840 649461	<pre># of ticks # of 2nd le</pre>		-	cent of tot	al	

Application: spice2g6

23810783660 instructions (including annulled) 22775128206 instructions (excluding annulled) 33.9 SPECmarks for spice2g6

level	size	block	subblk	assoc	write miss		
lst I lst D	8 KB 4 KB			2-way 2-way	write back write back	write write	e allocate e allocate
2nd I+D 1st Leve	64 KB el:	512 B		direct	write thru	write	e allocate
	# 58630368	%instrs 8.5999%	%I+Drefs 6.638%	%Irefs	s %Drefs		misses
-	79734583	0.3501%	0.271%	0.335%		I	misses
	78895785	8.2498%	6.367%		32.968%		misses
	09960888 10783660	129.5710% 104.5474%	100.000% 80.688%	100.000%	5	I+D I	references references
	99177228	25.0237%	19.313%		100.000%	D	references
	92611764	21.0432%	16.2418		84.094%		reads
)3511822)6565464	7.9188% 3.9806%	6.112% 3.073%		31.646% 15.907%		read misses writes
	75383963	0.3310%	0.256%		1.323%		write misses
	71994487	0.7552%	0.583%		3.018%		write backs
2nd Leve		0.4242%	0.328%		1.696%	D	read mod writes
5 (# 68111268	%instrs 2.4945%	%I+Drefs 26.665%	%Irefs	s %Drefs		misses
	366076 <u>4</u>	0.0161%	0.172%	4.5928		I	misses
56	64450504	2.4784%	26.493%		27.523%	D	misses
	30624742 79734583	9.3551% 0.3501%	100.000% 3.743%	100.0009	k	I+D I	references references
	50890159	9.0050%	96.258%	100.0003	, 100.000%		references
	03511822	7.9188%	84.648%		87.939%		reads
	59032796 75383963	2.4546% 0.3310%	26.238% 3.539%		27.259% 3.676%		read misses writes
	5402190	0.0238%	0.254%		0.264%		write misses
23	39039725	i for i (i		()			
	5356032 6250388	i for d (D i for stor		15V)			
	76029959	d for d (d	cache busy				
	52847105 69788214	d for i (D d for stor		usv)			
·	0	store for	d (DRAM bu	ısy)			
	5657 0	store for store for					
784	1192173	total tick	s of fpu	16.645%	of total	ticks	
	52369533 32444907	fpOP instr total dram			of total sy 51.014%		
367	77085511	float for	float queu	e fpu CPI	.162		
	50684012 34595868	memory tic instructio		mem CPI raw CPI	= 0.793 = 1.089		
59	97255631	load penal	ties	load CP	I= 0.027		
4710	9621022	total tick	S	CPI=	2.069		
225	57854075	# of ticks	saved =	4.80 per	cent of to	tal	

Application: doduc

1316441129 instructions (including annulled) 1304567915 instructions (excluding annulled) 30.6 SPECmarks for doduc

level 1st I 1st D 2nd I+D 1st Leve	size 8 KB 4 KB 64 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
7	# 9201289 2267172 6934117	%instrs 6.0711% 2.4734% 3.5977%	%I+Drefs 4.658% 1.898% 2.760%	%Irefs 2.452१		I+D I D	misses misses misses
131	0517986 6441129 4076857	130.3511% 100.9102% 29.4410%	100.000% 77.415% 22.586%	100.000%	100.000%	I+D I D	references references references
2 8	8852879 8989482 5223978 7944635	22.9082% 2.2222% 6.5328% 1.3756%	17.575% 1.705% 5.012% 1.056%		77.811% 7.548% 22.190% 4.673%	D D D D	reads read misses writes write misses
		1.4884% 0.1129%	1.142% 0.087%		5.056% 0.384%	D D	write backs read mod writes
	# 7020416 2392534 4627882	%instrs 0.5382% 0.1834% 0.3548%	%I+Drefs 7.119% 2.427% 4.693%	%Irefs 7.415%		I+D I D	misses misses misses
3	8618038 2267172 6350866	7.5595% 2.4734% 5.0861%	100.000% 32.720% 67.281%	100.000%	100.000%	I+D I D	references references references
1	8989482 3239378 7944635 1339120	2.2222% 0.2484% 1.3756% 0.1027%	29.396% 3.285% 18.197% 1.358%		43.692% 4.883% 27.046% 2.019%	D D D D	reads read misses writes write misses
3	5242142 3946925 5451464 0429774 9239507 7767834 0 63848 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	asy) 7) asy) asy) asy)			
33 110 171 86 140 8 406	2142075 8148549 0530753 8325192 0016617 8495471 0643507 7480787	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties s	25.921% DRAM bu fpu CPI mem CPI raw CPI load CP CPI=	= 0.660 = 1.080 I= 0.062 3.118		
25	1353780	# of ticks	saved =	o.18 per	cent of tot	aı	

Application: dnasa7

6800274171 instructions (including annulled) 6784406481 instructions (excluding annulled) 45.6 SPECmarks for nasa7

level size 1st I 8 KH 1st D 4 KH 2nd I+D 64 KH 1st Level:	3 32 B - 3 16 B	subblk	2-way 2-way	write miss write back write back write thru	write	e allocate
# 1237498291 5979544 1231518747	%instrs 18.2404% 0.0882% 18.1522%	%I+Drefs 13.141% 0.064% 13.078%	%Irefs 0.088%			misses misses misses
9417438173 6800274171 2617164002	138.8101% 100.2339% 38.5762%	100.000% 72.210% 27.791%	100.000%	100.000%	I+D I D	references references references
1879496657 1145289417 737667345 86229330	27.7032% 16.8813% 10.8730% 1.2710%	19.958% 12.162% 7.833% 0.916%		71.815% 43.761% 28.186% 3.295%	D D D D	reads read misses writes write misses
502715354 416486024 2nd Level:	7.4099% 6.1389%	5.339% 4.423%		19.209% 15.914%	D D	write backs read mod writes
# 351764912 52817 351712095	%instrs 5.1850% 0.0008% 5.1842%	%I+Drefs 20.214% 0.004% 20.211%	%Irefs 0.884%		I	misses misses misses
1740213565 5979544 1734234021	25.6502% 0.0882% 25.5621%	100.000% 0.344% 99.657%	100.000%	100.000%	I+D I D	references references references
1145289417 346682676 86229330 4717544	16.8813% 5.1100% 1.2710% 0.0696%	65.814% 19.922% 4.956% 0.272%		66.041% 19.991% 4.973% 0.273%	D D D D	reads read misses writes write misses
18829463 97487 49989 875864445 709528 519347490 0 16372 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	15Y) ?) 15Y) 15Y) 15Y)			
15079121076 2075466939 18312531848 6696078395 14488867295 7549415860 685812709 29420174259	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties s	30.592% DRAM bug ae fpu CPI mem CPI raw CPI load CP CPI=	= 2.136 = 1.113 I= 0.102 4.337		
3028858443	# of ticks	saved =	10.30 per	cent of tot	al	

Application: xlisp li-input.lsp

4962043458 instructions (including annulled) 4661592279 instructions (excluding annulled) 61.6 SPECmarks for li

lst I 8	ze block KB 32 B KB 16 B KB 512 B	subblk	assoc 2-way 2-way direct	write back	write	e allocate
1049764 224118 825646	0 0.4808%	1.612% 0.345%			I+D I D	misses misses misses
651292693 49620434 155088353	8 106.4453%	76.188%		ት 100.000ቶ	I+D I D	references references references
10683965 547291 4824869 278354	6 1.1741% 8 10.3503%	0.841% 7.409%		68.890% 3.529% 31.111% 1.795%	D D	reads read misses writes write misses
537079 258724 2nd Level:		0.398%	%Irefs	3.464% 1.669% s %Drefs		write backs read mod writes
56719 22406 34313	9 0.1217% 1 0.0481%	3.575% 1.412%			I+D I D	misses misses misses
1586842 224118 1362724	0 0.4808%	14.124%		} 100.000%	I+D I D	references references references
547291 13973 278354 19668	2 0.0300% 6 0.5972%	0.881% 17.542%		40.162% 1.026% 20.427% 1.444%	D D	reads read misses writes write misses
7654753 48183 19242 3594420 636673 282469 593	8 i for d (9 i for sto 9 d for d (7 d for i (3 d for sto 0 store for 3 store for		15y) () 15y) 15y) 15y)			
158454806 116535483 556113630 672649114	0 float for 2 memory tic 9 instructic 0 load pena	ructions n ticks float queu cks on ticks lties	0.000% DRAM bu ne fpu CPI mem CPI raw CPI		LCks	
43288498	2 # of ticks	s saved =	6.44 per	cent of tot	al	
321376	8 # of 2nd 1	Level dirty	misses			

Application: eqntott -s -.ioplte int_pri_3.eqn

1376907962 instructions (including annulled) 1326073659 instructions (excluding annulled) 47.1 SPECmarks for eqntott

level si lst I 8 lst D 4 2nd I+D 64 lst Level:	KB 32 B KB 16 B	subblk	2-way 2-way	write miss write back write back write thru	write	e allocate
1703254 762 1702492	3 0.0006%	%I+Drefs 1.066% 0.001% 1.066%	%Irefs 0.001%			misses misses misses
159833943 137690796 22143147	2 103.8335%	100.000% 86.147% 13.854%	100.000%	100.000%	I+D I D	references references references
20239663 1675588 1903484 26904	1.2636% 1.4355%	12.663% 1.049% 1.191% 0.017%		91.404% 7.568% 8.597% 0.122%	D	reads read misses writes write misses
37585 10681 2nd Level:		0.024% 0.007%		0.170% 0.049%	D D	write backs read mod writes
294901 45 294856	0.0001%	%I+Drefs 16.941% 0.003% 16.938%	%Irefs 5.917%		I	misses misses misses
1740833 762 1740070	0.0006%	100.000% 0.044% 99.957%	100.000%	100.000%	I+D I D	references references references
1675588 293455 26904 1386	5 0.2213% 0.0203%	96.253% 16.858% 1.546% 0.080%		96.295% 16.865% 1.547% 0.080%	D D D D	reads read misses writes write misses
2132 10 24 2608968 109 3519	i for d (DF i for store d for d (dc d for i (DF	RAM busy) e (DRAM busy cache busy RAM busy) e (DRAM busy) d (DRAM busy (DRAM busy)	15y) 7) 15y) 15y) 15y)			
	instruction	nctions ticks Eloat queu s ticks ticks	0.000% DRAM bu ne fpu CPI mem CPI raw CPI	= 0.117	lcks	
	# of ticks			cent of tot	al	
7144	# of 2nd le	vel dirty	misses			

Application: matrix300

1695008957 instructions (including annulled) 1693559338 instructions (excluding annulled) 42.5 SPECmarks for matrix300

17.4356% 0.0001%	14Drefs	%Irefs	움티	· ·		
0.0001%	12.578%			refs		
	0.001%	0.001%		236%	I	misses misses misses
100.0856%		100.000%		000%	I	references references references
	18.556% 12.547% 9.248% 0.031%		45. 33.	127% 261%	D D	reads read misses writes write misses
7.6748% 7.6326%	5.537% 5.506%					write backs read mod writes
12.1837% 0.0001%	1+Drefs 48.521% 0.001% 48.521%				I	misses misses misses
0.0001%	0.001%	100.000%		000%	I	references references references
	69.268% 48.430% 0.168% 0.085%		48. 0.	430% 168%	D D	reads read misses writes write misses
for d (DRA for store for d (dca for i (DRA for store store for d store for i	M busy) (DRAM bus che busy) M busy) (DRAM bus (DRAM bus (DRAM bus	Х) Х) Х)				
pOP instruct otal dram to loat for flo memory ticks instruction to oad penaltic otal ticks	tions icks oat queue ticks es	25.509% DRAM bus fpu CPI= mem CPI= raw CPI= load CP: CPI=	of to sy 73. = 0.4 = 2.5 = 1.1 I= 0.1 4.1	tal 857% 08 33 30 28 97		
	17.4355% 18.6294% 1 100.0856% 38.5438% 25.7240% 17.3934% 12.8198% 0.0422% 7.6748% 7.6748% 7.6326% %instrs % 12.1837% 0.0001% 12.1836% 25.1103% 1 0.0001% 25.1102% 1 17.3934% 12.1608% 0.0422% 0.0213% for i (ica for d (DRA for store for d (dca for store for d tore for i tore for store tore for d tore for store tore for d tore for store tore for d tore for store for d (dca for store for store for store for store for store for d (dca for store for d (dca for store for store for d (dca for store for store	17.4355% 12.578% 18.6294% 100.00% 100.0856% 72.197% 38.5438% 27.804% 25.7240% 18.556% 17.3934% 12.547% 12.8198% 9.248% 0.0422% 0.031% 7.6748% 5.537% 7.6326% 5.506% %instrs %I+Drefs 12.1837% 48.521% 0.0001% 0.001% 12.1836% 48.521% 25.1103% 100.000% 0.0001% 0.001% 25.1102% 100.000% 17.3934% 69.268% 12.1608% 48.430% 0.0422% 0.168% 0.0213% 0.085% for i (icache busy) for store (DRAM busy) for	17.4355% 12.578% 138.6294% 100.00% 100.0856% 72.197% 100.000% 38.5438% 27.804% 25.7240% 18.556% 17.3934% 12.547% 12.8198% 9.248% 0.0422% 0.031% 7.6748% 5.537% 7.6326% 5.506% %instrs %I+Drefs %Irefs 12.1837% 48.521% 0.0001% 0.001% 18.324% 12.1836% 48.521% 25.1103% 100.000% 0.0001% 0.001% 100.000% 25.1102% 100.000% 17.3934% 69.268% 12.1608% 48.430% 0.0422% 0.168% 0.0213% 0.085% 17.3934% 69.268% 12.1608% 48.430% 0.0422% 0.168% 0.0213% 0.085% 16 or i (icache busy) 16 or d (DRAM busy) 16 or store (DRAM busy) 17 or for i (DRAM busy) 16 or store (DRAM busy) 17 or for i (DRAM busy) 16 or store (DRAM busy) 17 or for i (DRAM busy) 16 or store (DRAM busy) 17 or for i (DRAM busy) 16 or store (DRAM busy) 17 or for i (DRAM busy) 16 or store (DRAM busy) 17 or for store (DRAM busy) 17 or for store (DRAM busy) 18 or store (DRAM busy) 19 otal ticks of fpu 42.546% 10 otal for float queue fpu CPI= 10 otal ticks of fpu 42.546% 10 otal for float queue fpu CPI= 10 otal ticks CPI=	17.4355% 12.578% 45. 38.6294% 100.000% 100.000% 38.5438% 27.804% 100. 25.7240% 18.556% 66. 17.3934% 12.547% 45. 12.8198% 9.248% 33. 0.0422% 0.031% 0. 7.6748% 5.537% 19. %instrs %1+Drefs %1refs 12.1837% 48.521% 0.001% 0.0001% 0.001% 18.324% 12.1836% 48.521% 48. 25.1103% 100.000% 100. 0.0001% 0.001% 100.000% 25.1102% 100.000% 100. 17.3934% 69.268% 69. 12.1608% 48.430% 48. 0.0422% 0.168% 0. 0.0213% 0.085% 0. 16or i (DRAM busy) for store (DRAM busy) 16or d (DRAM busy) 16or d (DRAM busy) 16or for d (DRAM busy) 16or for store (DRAM busy) 16or for store (DRAM busy) 16or for store (DRAM busy) 16or float	17.4355% 12.578% 45.236% 138.6294% 100.000% 100.000% 00.0856% 72.197% 100.000% 38.5438% 27.804% 100.000% 25.7240% 18.556% 66.740% 17.3934% 12.547% 45.127% 12.8198% 9.248% 33.261% 0.0422% 0.031% 0.110% 7.6748% 5.537% 19.912% 7.6326% 5.506% 19.803% %instrs %1+Drefs %1refs 0.001% 0.001% 18.324% 12.1836% 48.521% 48.521% 0.0001% 0.001% 100.000% 0.0001% 0.001% 100.000% 25.1103% 100.000% 100.000% 17.3934% 69.268% 69.269% 12.1608% 48.430% 0.168% 0.0422% 0.168% 0.168% 0.0213% 0.085% 0.085% for i (DRAM busy) for store (DRAM busy) for for store (DRAM busy) tore for store (DRAM busy) tore for store (DRAM busy) 5.509% of total<	17.4355% 12.578% 45.236% D 138.6294% 100.000% I+D 00.0856% 72.197% 100.000% I 38.5438% 27.804% 100.000% D 25.7240% 18.556% 66.740% D 17.3934% 12.547% 45.127% D 12.8198% 9.248% 33.261% D 0.0422% 0.031% 0.110% D 7.6748% 5.537% 19.912% D 7.6326% 5.506% 19.803% D %instrs %I+Drefs %Irefs %Drefs 12.1837% 48.521% I+D O.001% I 0.001% 0.001% 100.000% I I 25.1103% 100.000% I I+D 0.001% 0.001% 100.000% I 25.1103% 100.000% I I+D 0.001% 0.001% 100.000% I 12.1608 48.430% 0.168% 0.168% 0.0213% 0.085% 0.085% I <td< td=""></td<>

1448153360 instructions (including annulled) 1443743814 instructions (excluding annulled) 32.6 SPECmarks for fpppp

Application: fpppp

levelsizelst I8 KElst D4 KE2nd I+D64 KElst Level:	32 B 16 B	2-way 2-way	write miss write back write back write thru	write	e allocate
179674154 179673765 64600389	%instrs %I+Dre 12.4451% 8.29 7.9706% 5.31 4.4746% 2.98	3% 1% 7.947%		I+D I D	misses misses misses
2166745959 1448153360 718592599	150.0783% 100.00 100.3055% 66.83 49.7729% 33.16	5% 100.000%	100.000%	I+D I D	references references references
588879190 39255681 129713409 25344708	40.7884% 27.17 2.7191% 1.81 8.9846% 5.98 1.7555% 1.17	28 78	81.949% 5.463% 18.052% 3.527%	D	reads read misses writes write misses
30961776 5617068	2.1446% 1.42 0.3891% 0.26		4.309% 0.782%		write backs read mod writes
2nd Level: # 10956960 3214112 7742848	%instrs %I+Dre 0.7590% 5.20 0.2227% 1.52 0.5364% 3.67	28 58 2.794 8		I+D I D	misses misses misses
210635845 115073765 95562080	14.5896% 100.00 7.9706% 54.63 6.6191% 45.36	2% 100.000%	100.000%	I+D I D	references references references
39255681 5173254 25344708 2524993	2.7191% 18.63 0.3584% 2.45 1.7555% 12.03 0.1749% 1.19	7 8 3 8	41.079% 5.414% 26.522% 2.643%	D D	reads read misses writes write misses
355912566 14197551 14882108 57995642 53501597 18376130 0 683691 0	i for i (icache b i for d (DRAM bus i for store (DRAM d for d (dcache b d for i (DRAM bus d for store (DRAM store for d (DRAM store for i (DRAM store for store (D	y) busy) usy) y) busy) busy) busy)			
4171935848 591747328 2551524329 2294211460 2089944784 1579515967 254989434 6218661645	total ticks of fp fpOP instructions total dram ticks float for float qu memory ticks instruction ticks load penalties total ticks	40.988% DRAM bu neue fpu CPI mem CPI raw CPI	= 1.448	licks	
564036822	<pre># of ticks saved</pre>	= 9.08 per	cent of tot	al	

Application: tomcatv

1626566032 instructions (including annulled) 1626346353 instructions (excluding annulled) 30.9 SPECmarks for tomcatv

level si lst I 8 lst D 4 2nd I+D 64 lst Level:	KB 32 B KB 16 B	subblk	2-way 2-way	write miss write back write back write thru	write	e allocate
	0.0027%	10.189% 0.002%	%Irefs 0.003%	%Drefs 34.873%	I+D I D	misses misses misses
229778040 162656603 67121437	2 100.0136%	70.789%	100.000%	100.000%	I+D I D	references references references
48216149 20404576 18905287 3002368	3 12.5463% 5 11.6244%	8.881% 8.228%		71.835% 30.400% 28.166% 4.474%	D D D D	reads read misses writes write misses
5990390 2988021 2nd Level:	1.8373%	1.301%		8.925% 4.452%	D D	write backs read mod writes
1730207 737 1729470) 0.0005%	5.885% 0.003%	%Irefs 17.350%		I+D I D	misses misses misses
29401572 4248 29397324	0.00278	0.015%	100.000%	100.000%	I+D I D	references references references
20404576 1064787 3002368 663267) 0.6548% 5 1.8461%	3.622% 10.212%		69.410% 3.623% 10.214% 2.257%	D D D D	reads read misses writes write misses
2711 4867270 100	2 i for d (1 i for stor 3 d for d (4 d for i (1 d for stor 5 store for 5 store for		usy) y) usy) usy) usy)			
329777842 50080931 277816767 156200130 214885128 181565268 188602855 571510812	fpOP inst: total dran float for memory tic instructic load pena	ructions n ticks float queu cks on ticks lties	30.794% DRAM bu: fpu CPI mem CPI raw CPI	= 1.322	ticks	
75205009	# of ticks	s saved =	13.16 perc	cent of tot	al	

-121-

Application: 001.gcc1.35

1258997667 instructions (including annulled) 1217227427 instructions (excluding annulled) 49.4 SPECmarks for gcc

			2				
level 1st I 1st D 2nd I+D 1st Level		32 B 16 B	subblk	2-way 2-way	write miss write back write back write thru	write write write	allocate allocate allocate
55 34	# 5118803 598255 520548	%instrs 4.5282% 2.8424% 1.6858%	3.482% 2.185%	2.7489		I	misses misses misses
1258	166971 997667 169304	130.0634% 103.4316% 26.6318%	100.000% 79.524% 20.476%	100.000	100.000%	I	references references references
11 98	256896 451859 912408 068689	18.5057% 0.9408% 8.1260% 0.7450%			69.487% 3.533% 30.513% 2.798%	D D	reads read misses writes write misses
	856284 787595	0.8919% 0.1469%	0.686% 0.113%		3.349% 0.551%		write backs read mod writes
2	# 550041 548580 001461	%instrs 0.3738% 0.2094% 0.1644%	3.863%	%Irefs 7.366%		I	misses misses misses
34	973660 598255 375405	5.4200% 2.8424% 2.5776%	100.000% 52.443% 47.557%	100.000%	100.000%	I	references references references
1 9	451859 494335 068689 504430	0.9408% 0.1228% 0.7450% 0.0414%	17.358% 2.265% 13.746% 0.765%		3.533% 0.461% 2.798% 0.156%	D D	reads read misses writes write misses
1 1 5 6	240884 028779 486486 097161 548968 328892 0 8906 0	store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	15y) 7) 15y) 15y) 15y)			
800 1 623 1376	419650 120384 037675 096692 062006 255042 143491 557231	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	0.010% DRAM bu te fpu CPI mem CPI raw CPI	= 0.512	cks	
168	858627	# of ticks	saved =	8.44 per	cent of tot	al	
1	442927	# of 2nd l	evel dirty	misses			

Application: 008.espresso

3102930952 instructions (including annulled) 2930507476 instructions (excluding annulled) 41.0 SPECmarks for espresso

level lst I lst D 2nd I+D 1	size 8 KB 8 KB 28 KB	block 32 B 16 B 512 B	subblk	2-way	write miss write back write back write thru	write	allocate		
lst Level: 4446 541 3904	7408	%instrs 1.5174% 0.1849% 1.3325%	%I+Drefs 1.132% 0.138% 0.994%	%Irefs 0.175%		I	misses misses misses		
392868 310293 82575	0952	134.0616% 105.8837% 28.1779%	100.000% 78.981% 21.019%	100.000%	100.000%	I	references references references		
14435	2942	23.2520% 1.2231% 4.9259% 0.1094%	17.344% 0.912% 3.674% 0.082%		82.519% 4.341% 17.481% 0.388%	D D	reads read misses writes write misses		
1454 1134		0.4964% 0.3870%	0.370% 0.289%		1.762% 1.373%		write backs read mod writes		
33 21 5901	# 4274 2979 1295 4234 7408 6826	%instrs 0.0186% 0.0114% 0.0072% 2.0138% 0.1849% 1.8289%	0.922% 0.564% 0.358%	%Irefs 6.146% 100.000%	6 0.394%	I D I+D I	misses misses references references references		
320	2942 5458 6903 5750	1.2231% 0.0060% 0.1094% 0.0012%	60.736% 0.297% 5.434% 0.061%		4.341% 0.021% 0.388% 0.004%	D D	reads read misses writes write misses		
12 11 2785 91	<pre>16676474 i for i (icache busy) 128406 i for d (DRAM busy) 111445 i for store (DRAM busy) 27850150 d for d (dcache busy) 910154 d for i (DRAM busy) 764898 d for store (DRAM busy) 0 store for d (DRAM busy) 358 store for i (DRAM busy) 0 store for store (DRAM busy)</pre>								
56241 5 41556 326516	8755 4373 2805 1332 9566 2355	fpOP instr total dram float for memory tic instructio	uctions ticks float queu ks n ticks ties	0.000% DRAM bu ne fpu CPI mem CPI raw CPI	= 0.142	lcks			
17300 14		# of ticks # of 2nd l			cent of tot	al			

Application: spice26

23810783680 instructions (including annulled) 22775128214 instructions (excluding annulled) 38.0 SPECmarks for spice2g6

leve 1st 1st 2nd	I ls D	t I	KB	1	lock 8 KB 6 B 2 B		blk B	2- 2-	soc way way ect	wr: wr:	ite ite	back	write	e allocate e allocate e allocate
1st	Level:						_							
	148229		# 3		nstrs 5084%		Drefs .023%		%Iref:	S	۶I	refs	T+D	misses
	7973 140256	478	4	0.	3501% 1583%	0	.270% .753%		0.335	90 10	24.	610%	I	misses misses misses
	2950996				5710%		.000%						I+D	references
	2381078 569917				5473% 0237%		.687% .313%	10	^ء 000.0		100.	000%	I D	references references
	479261				0432%		.241%					093%	D	reads
	134175 90656				89138 98058		.547% .072%					5438 9078	D D	read misses writes
	6081	083	9		2670%		.206%					067%	D	write misses
224	14843 8762 Level:				6517% 3847%		.503% .297%					604% 537%	D D	write backs read mod writes
2110	Tever.		#	8i1	nstrs	%I+	Drefs		%Iref:	s	۶D	refs		
	32145			1.4	4114%	19	.712%						I+D	misses
	128 32017				0056% 4058%		.079% .634%		1.6109	0	20	643%		misses misses
											20.	0458		
	163073: 7973-				1601% 3501%		.000% .890%	10	0.0009	nio			I+D I	references references
	155099	773	7	6.8	8101%	95	.110%			1	100.	000%	D	references
	134175				8913%		.2798					543%	D	reads
	31642 6081				3893% 2670%		.4048 .7298					552% 067%	D D	read misses writes
	374:	228	1		0164%		.229%					066%	D	write misses
	24270				ri (i			7)						
	2048 5980				r d (D r stor			isv)						
	217843	341	0	d for	rd (d	cache	e busy							
	47899 49658				r i (D r stor			isv)						
		(0	store	e for	d (DI	RAM bu	isy)						
		104	<u>^</u>		e for e for		1		ısy)					
	7841192	2173	3	total	L tick	s of	fpu	18	3.6038	s of	to	tal t	icks	
	962369		3	fpOP	instr	uctio	ons	4	.226%	of	tot	al		
-	17599089 3734015				L dram : for		-		RAM bu bu CPI					
	13033821 24784595				y tic		alco		em CPI aw CPI					
2	597255				penal		285		ad CPI					
4	12149687	7787	7	total	. tick	S		CE	PI=		1.8	51		
	2575181	1654	1	# of	ticks	save	ed =	6.1	.1 per	cen	t o	f tota	al	
	45855	5343	3 :	# of	2nd le	evel	dirty	mis	ses					

1316441149 instructions (including annulled) 1304567934 instructions (excluding annulled) 31.7 SPECmarks for doduc

Application: doduc

leve 1st 1st 2nd	I D	siz 8 KI 8 KI 128 KI	B 32 B B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
lst	322	# 45612 67169 78443	%instrs 4.8404% 2.4734% 2.3670%	3.714% 1.898%	%Irefs 2.452%		I+D I D	misses misses misses
	13164	18013 41149 76864	130.3511% 100.9102% 29.4410%	100.000% 77.415% 22.586%	100.000%	100.000%	I+D I D	references references references
	170 852	52887 53863 23977 24580	22.9082% 1.3073% 6.5328% 1.0598%	17.575% 1.003% 5.012% 0.813%		77.811% 4.441% 22.190% 3.600%	D D D D	reads read misses writes write misses
2nd		81059 56479	1.1254% 0.0657%	0.864% 0.051%		3.823% 0.223%	D D	write backs read mod writes
	10	# 01828 71083 30745	%instrs 0.1995% 0.0822% 0.1174%	%I+Drefs 3.344% 1.377% 1.967%	%Irefs 3.320%		I	misses misses misses
	322	26477 67169 59308	5.9657% 2.4734% 3.4923%	100.000% 41.461% 58.540%	100.000%	100.000%		references references references
	100 1382	53863 09839 24580 93822	1.3073% 0.0775% 1.0598% 0.0379%	21.913% 1.298% 17.764% 0.635%		37.433% 2.217% 30.345% 1.084%	D D	reads read misses writes write misses
	288 400 2020 2128 587	31445 37850 01369 05646 35943 79124 0 52435 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	sy)) sy) sy) sy)			
	88085 174887 68636 140849	8549 1845 5208 4719 5492 3507	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	25.921% DRAM bus	= 0.527 = 1.080	icks	
	21738 121	1130 6417	<pre># of ticks # of 2nd lage</pre>			cent of tota	al	

Application: dnasa7 6800274227 instructions (including annulled) 6784406530 instructions (excluding annulled) 48.1 SPECmarks for nasa7 assoc size block subblk write miss level 8 KB 32 B 2-way write back write allocate lst I 16 B 8 KB 2-way write back write allocate lst D 2nd I+D 128 KB 512 B direct write thru write allocate 1st Level: %instrs %I+Drefs %Irefs ∛Drefs # 1033205318 15.22923 10.972号 I+D misses 0.064% 0.0883 5979543 0.08823 I misses 1027225775 15.14103 10.908% 39.250% D misses 9417438243 138.81013 100.0003 I+D references I references D references 6300274227 100.2339% 72.210% 100.000% 100.0003 D 2617164016 33.5762% 27.7913 1879496668 27.7032% 19.958% 71.815% D reads 942267014 13.88888 10.0063 36.004% D read misses 10.87303 7.833% 28.186% D writes 737667348 3.247% D 84958761 1.2523% 0.903% write misses 18.764% D write backs 491061675 7.2381% 5.215% 5.9859% 4.313% 406102914 15.517% D read mod writes 2nd Level: %instrs %I+Drefs %Irefs %Drefs 19.481% 296935371 I+D misses 4.3768% 0.0001% 0.001% 0.083% 4923 Т misses 19.557% D 295930448 4.3767% 19.481% misses 1524266894 22.4673% 100.000% I+D references I references D references 5979543 0.08823 0.393% 100.000% 100.000% D 1518287351 22.3791% 99.608% 942267014 13.88883 61.818% 62.062% D reads 19.366% D 5.596% D 0.184% D 4.3338% read misses 19.2903 294019897 84958761 1.2523% 5.574% writes 2789790 0.0412% 0.1843 write misses 19182542 i for i (icache busy) 28717 i for d (DRAM busy) 34031 i for store (DRAM busy) 738811944 d for d (dcache busy) 265671 d for i (DRAM busy) 428613755 d for store (DRAM busy) 0 store for d (DRAM busy) 45 store for i (DRAM busy) 0 store for store (DRAM busy) 54.118% of total ticks 15079121076 total ticks of fpu 2075466939 fpOP instructions 30.592% of total DRAM busy 57.394% 15991934353 total dram ticks 7040252699 float for float queue fpu CPI= 1.038 2588131747 memory ticks mem CPI= 1.856 12588131747 raw CPI= 1.113 instruction ticks 7549415923 load CPI= 0.102 685812709 load penalties 27863613078 total ticks CPI= 4.108 2768768231 # of ticks saved = 9.94 percent of total 177082961 # of 2nd level dirty misses

-126-

4661592279	instruction: instruction: SPECmarks fo	s (excludi				
level size lst I 8 KE lst D 8 KE 2nd I+D 128 KE lst Level:	32 B 3 16 B	subblk	2-way	write miss write back write back write thru	write write	allocate
# 80635512 22411850	%instrs 1.7298% 0.4808%	%I+Drefs 1.239% 0.345%	%Irefs 0.452%		I	misses misses
58223662 6512926989 4962043458 1550883531	1.2491% 139.7147% 106.4453% 33.2694%	0.894% 100.000% 76.188% 23.813%	100.000%		I+D I	misses references references references
1068396583 37515443 482486948 20708219	22.9192% 0.8048% 10.3503% 0.4443%	16.405% 0.577% 7.409% 0.318%		68.890% 2.419% 31.111% 1.336%	D D	reads read misses writes write misses
45510094 24801875 2nd Level:	0.9763% 0.5321%	0.699% 0.381%		2.935% 1.600%		write backs read mod writes
# 2680302 1376322 1303980	%instrs 0.0575% 0.0296% 0.0280%	%I+Drefs 2.125% 1.092% 1.034%	%Irefs 6.142%		I+D I	misses misses misses
126145307 22411850 103733457	2.7061% 0.4808% 2.2253%	100.000% 17.767% 82.234%	100.000%	100.000%	I	references references references
37515443 488104 20708219 815876	0.8048% 0.0105% 0.4443% 0.0176%	29.740% 0.387% 16.417% 0.647%		36.166% 0.471% 19.963% 0.787%	D D	reads read misses writes write misses
78581420 206679 984865 26850476 3503117 2284609 0 6001 0	i for i (id i for d (DH i for store d for d (dd d for i (DH d for store store for d store for d store for s	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu c (DRAM bu	sy)) sy) sy) sy)			
	total ticks fpOP instru total dram float for f memory tick instructior load penalt total ticks	nctions ticks float queu ts ticks ticks	0.000% DRAM bu e fpu CPI mem CPI raw CPI	of total t: of total sy 19.526% = 0.000 = 0.201 = 1.193 I= 0.000 1.394	icks	
	<pre># of ticks # of 2nd le</pre>		-	cent of tot	cal	

Application: xlisp li-input.lsp

4962043458 instructions (including annulled)

1376907962 instructions (including annulled) 1326073659 instructions (excluding annulled) 47.3 SPECmarks for eqntott level size block subblk assoc write miss 32 B 8 KB lst I 2-way write back write allocate 2-way lst D 8 KB 16 B write back write allocate write thru write allocate 2nd I+D 128 KB 512 B direct 1st Level: # %instrs %I+Drefs %Irefs %Drefs 16564949 1.2492% 1.037% I+D misses 7623 0.0006% 0.001% 0.001% Ι misses 16557326 1.2486% 1.036% 7.478% D misses 1598339434 120.5318% 100.000% I+D references 1376907962 103.8335% 86.147% 100.000% references Т 221431472 16.6983% 13.854% 100.000% D references 91.404% 202396631 15.2629% 12.663% D reads 16298941 1.22928 1.020% 7.361% D read misses 1.191% 19034841 1.4355% 8.597% D writes 258385 0.0195% 0.017% 0.117% write misses D 0.023% 360626 0.02728 0.163% D write backs 0.0078% 102241 0.007% 0.047% D read mod writes 2nd Level: %I+Drefs %instrs %Irefs %Drefs 2393109 0.1805% 14.140% I+D misses 0.0001% 0.003% 4.985% 380 Ι misses 2392729 0.1805% 14.137% 14.1448 D misses 16925406 1.2764% 100.000% I+D references 0.0006% 0.046% 100.000% 7623 references I 16917783 1.2758% 99.955% 100.000% references D 16298941 1.2292% 96.299% 96.343% D reads 2383333 0.1798% 14.082% 14.088% read misses D 258385 0.0195% 1.527% 1.528% D writes 9343 0.0008% 0.056% 0.056% D write misses 21504 i for i (icache busy) 87 i for d (DRAM busy) i for store (DRAM busy) 165 25540390 d for d (dcache busy) 856 d for i (DRAM busy) 28803 d for store (DRAM busy) store for d (DRAM busy) 0 store for i (DRAM busy) 0 store for store (DRAM busy) 0 total ticks of fpu 0.000% of total ticks 0 0.000% of total fpOP instructions 0 171448125 total dram ticks DRAM busy 11.039% float for float queue fpu CPI= 0.000 0 146240843 memory ticks mem CPI= 0.111 1403832293 instruction ticks raw CPI= 1.059 3149652 load penalties load CPI= 0.003 1553222788 total ticks CPI= 1.172 32017425 # of ticks saved = 2.07 percent of total 49863 # of 2nd level dirty misses

Application: eqntott -s -.ioplte int pri 3.eqn

Application: matrix300

1695008871 instructions (including annulled) 1693559255 instructions (excluding annulled) 52.8 SPECmarks for matrix300

level si: 1st I 8 1 1st D 8 1 2nd I+D 128 1 1st Level:	KB 32 B KB 16 B	subblk	assoc 2-way 2-way direct	write back	write	e allocate
	0.0001%	8.716%			I+D I D	misses misses misses
2347769800 169500887 65276093	100.0856%		100.0009	} 100.000%	I+D I D	references references references
43565078 204026212 217110150 581503	12.0472% 12.8198%	8.691%		66.740% 31.256% 33.261% 0.090%	D D	reads read misses writes write misses
46540513 45959010 2nd Level:	2.7138%	1.958%		7.130% 7.041%		write backs read mod writes
10932446 198 10932426	6.4554% 0.0001%	43.530%	%Irefs		I+D I D	misses misses misses
251149061 1162 251147899	0.0001%	0.001%	100.0008	ነ 100.000%	I+D I D	references references references
204026212 109120924 581503 203011	6.4433% 0.0344%	81.238% 43.449% 0.232% 0.081%		81.238% 43.449% 0.232% 0.081%		reads read misses writes write misses
3278 79 228 165323297 594 39247512 0 8 0	i for d (D i for stor d for d (d d for i (D d for stor store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	asy) y) asy) asy) asy)			
3024001625 432000323 3076330086 1059206625 2527454413 1912122391 216000307 5714783736	fpOP instr total dram float for memory tic instructio	uctions ticks float queu ks n ticks ties	25.509% DRAM bu e fpu CPI mem CPI raw CPI	= 1.493	icks	
-6606058 33773923				cent of tot	al	

-

Application: fpppp 1448153349 instructions (including annulled) 1443743790 instructions (excluding annulled) 34.7 SPECmarks for fpppp level assoc write miss block subblk size lst I 8 KB 32 B 2-way write back write allocate 2-way lst D write back write allocate 8 KB 16 B write thru write allocate 2nd I+D 128 KB 512 B direct 1st Level: %Irefs %Drefs %instrs %I+Drefs 143134606 I+D misses 9.9142% 6.606% 7.9478 115073763 7.9706% 5.311% Ι misses 28060843 1.9437% 1.296% 3.905% D misses 2166745950 I+D references 150.0783% 100.000% 100.000% 1448153349 100.3055% 66.836% Ι references 718592601 49.7729% 33.165% 100.000% D references 588879183 40.7884% 27.179% 81.949% D reads 17710303 read misses 1.2267% 0.818% 2.465% D 18.052% D 129713418 8.9846% 5.987% writes 10350540 0.478% 1.441% 0.7170% D write misses 13892891 1.934% D 0.9623% 0.642% write backs 3542351 0.2454% 0.164% 0.493% D read mod writes 2nd Level: %instrs %I+Drefs %Irefs %Drefs # 2673134 0.1852% 1.703% I+D misses 1225368 0.781% 0.0849% 1.065% Т misses 1447766 0.1003% 0.9228 3.451% D misses 100.000% 157027250 10.8764% I+D references 115073763 7.9706% 73.283% 100.000% Ι references 2.9059% 26.718% 100.000% 41953487 D references 17710303 1.2267% 11.279% 42.215% D reads 0.0657% 947336 0.604% 2.259% D read misses 0.7170% 6.592% writes 10350540 24.672% D 498470 0.0346% 0.318% 1.189% D write misses 374254394 i for i (icache busy) 7155157 i for d (DRAM busy) i for store (DRAM busy) 7369803 26585093 d for d (dcache busy) d for i (DRAM busy) 28876443 d for store (DRAM busy) 9941892 store for d (DRAM busy) 0 83040 store for i (DRAM busy) 0 store for store (DRAM busy) 4171935848 total ticks of fpu 71.352% of total ticks 591747328 fpOP instructions 40.988% of total 2008969988 total dram ticks DRAM busy 34.360% float for float queue fpu CPI= 1.639 2365550486 mem CPI= 1.141 raw CPI= 1.095 1646932771 memory ticks 1579515968 instruction ticks load CPI= 0.177 load penalties 254989434 5846988659 total ticks CPI= 4.050 454009051 # of ticks saved = 7.77 percent of total 1121184 # of 2nd level dirty misses

Application: tomcatv

1626566091 instructions (including annulled) 1626346394 instructions (excluding annulled) 33.2 SPECmarks for tomcatv

level size lst I 8 KH lst D 8 KH 2nd I+D 128 KH lst Level:	32 B 3 16 B	2-way write 2-way write	back writ	e allocate e allocate e allocate
# 175741703 42479 175699224	<pre>%instrs %I+Drefs 10.8060% 7.649% 0.0027% 0.002% 10.8034% 7.647%</pre>	0.003%	Drefs I+D I .177% D	misses misses misses
2297780482 1626566091 671214391	141.2849% 100.000% 100.0136% 70.789% 41.2714% 29.212%	100.000%	I+D I .000% D	references references references
482161504 146013109 189052887 29686115	29.6470% 20.984% 8.9780% 6.355% 11.6244% 8.228% 1.8254% 1.292%	21 28	.835% D .754% D .166% D .423% D	reads read misses writes write misses
53009079 23322964 2nd Level:	3.2594% 2.307% 1.4341% 1.016%	7 3	.898% D .475% D	write backs read mod writes
# 12762288 6236 12756052	%instrs %I+Drefs 0.7848% 5.580% 0.0004% 0.003% 0.7844% 5.577%	14.681%	Drefs I+D I .578% D	misses misses misses
228750570 42479 228708091	14.0654% 100.000% 0.0027% 0.019% 14.0627% 99.982%	100.000%	I+D I .000% D	references references references
146013109 7347310 29686115 5403112	8.9780% 63.831% 0.4518% 3.212% 1.8254% 12.978% 0.3323% 2.363%	3 12	.843% D .213% D .980% D .363% D	reads read misses writes write misses
5248	i for d (DRAM busy) i for store (DRAM b d for d (dcache bus d for i (DRAM busy) d for store (DRAM b store for d (DRAM b	usy) y) usy) usy) usy)		
3297778423 500809316 2159129815 1664695752 1656616346 1815652760 188602852 5325567710	total ticks of fpu fpOP instructions total dram ticks float for float que memory ticks instruction ticks load penalties total ticks	mem CPI= 1. raw CPI= 1. load CPI= 0.	otal .543% 024 019 117	
588287056 11066031	<pre># of ticks saved = # of 2nd level dirt</pre>		of total	

~

Application: 001.gcc1.35

1259003629 instructions (including annulled) 1217233775 instructions (excluding annulled) 56.6 SPECmarks for gcc

level 1st I 1st D 2nd I+D 1st Level	size 16 KB 16 KB 128 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
324 172	• 474667 231963 242704	%instrs 2.6679% 1.4157% 1.2522%	%I+Drefs 2.051% 1.088% 0.963%	%Irefs 1.369%			misses misses misses
12590	172929 003629 169300	130.0632% 103.4315% 26.6316%	100.000% 79.524% 20.476%	100.0009	5 100.000%	I	references references references
7 989	256896 797169 912404 445535	18.5056% 0.6406% 8.1260% 0.6117%	14.228% 0.493% 6.248% 0.470%		69.487% 2.405% 30.513% 2.297%	D D	reads read misses writes write misses
	724629 279094 :	0.7168% 0.1051%	0.551% 0.081%		2.691% 0.395%		write backs read mod writes
30	917670 724012 293658	%instrs 0.2479% 0.1416% 0.1063%	%I+Drefs 7.325% 4.185% 3.140%	%Iref:		I+D I	misses misses misses
172	194644 231963 962681	3.3843% 1.4157% 1.9686%	100.000% 41.831% 58.169%	100.0009	5 100.000%	I	references references references
74	797169 941356 445535 350849	0.6406% 0.0773% 0.6117% 0.0288%	18.928% 2.285% 18.074% 0.852%		2.405% 0.290% 2.297% 0.108%	D D	reads read misses writes write misses
35	782728 364879 689440 544711 500225 551321 0 2915 0	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	PAM busy) (DRAM busy) RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	15Y) 7) 15Y) 15Y)			
1 4792 10 3674 13762 1	419650 L20384 295539 096690 151937 261004 L43792 053423	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	0.010% DRAM bu ne fpu CPI mem CPI raw CPI	= 0.302	icks	
	738742 980513	<pre># of ticks # of 2nd l</pre>		-	cent of tot	al	

~

Application: 008.espresso

3102930952 instructions (including annulled) 2930507476 instructions (excluding annulled) 43.8 SPECmarks for espresso

level size lst I 16 KB lst D 16 KB 2nd I+D 128 KB lst Level:	32 B 16 B	subblk		write miss write back write back write thru	write	e allocate
# 20240025 626119 19613906	%instrs 0.6907% 0.0214% 0.6693%	%I+Drefs 0.515% 0.016% 0.499%			I+D I D	misses misses misses
3928686273 3102930952 825755321	134.0616% 105.8837% 28.1779%	100.000% 78.981% 21.019%	100.000	۶ 100.000۶	I+D I D	references references references
681401797 17929892 144353524 1684014	23.2520% 0.6118% 4.9259% 0.0575%	17.344% 0.456% 3.674% 0.043%		82.519% 2.171% 17.481% 0.204%	D D	reads read misses writes write misses
7569884 5885870 2nd Level:	0.2583% 0.2008%	0.193% 0.150%		0.917% 0.713%		write backs read mod writes
# 227082 72196 154886	%instrs 0.0077% 0.0025% 0.0053%	%I+Drefs 0.817% 0.260% 0.557%	%Irefs		I+D I D	misses misses misses
27807452 626119 27181333	0.9489% 0.0214% 0.9275%	100.000% 2.252% 97.748%	100.000	} 100.000%	I+D I D	references references references
17929892 127122 1684014 27711	0.6118% 0.0043% 0.0575% 0.0009%	64.479% 0.457% 6.056% 0.100%		2.171% 0.015% 0.204% 0.003%	D D	reads read misses writes write misses
2027508 14116 28771 11146728 118634 427890 0 198 0	i for store d for d (de d for i (D) d for store	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	- y) usy) usy) usy)			
8755 255163555 55519 183626687 3265169566	total dram float for f memory tic instruction load penalt	actions ticks float quea ks h ticks ties	0.000% DRAM bu le fpu CP mem CP raw CP	of total usy 7.399% I= 0.000 I= 0.063	icks	
81747824 115309	<pre># of ticks # of 2nd le</pre>			ccent of tot	cal	

~

Application: spice2g6 23810783596 instructions (including annulled) 22775128146 instructions (excluding annulled) 41.6 SPECmarks for spice2g6 block subblk assoc write miss level size 16 KB 32 B 2-way write back write allocate 1st I 16 B 2-way write back write allocate 16 KB 1st D 128 KB 512 B direct write thru write allocate 2nd I+D 1st Level: %I+Drefs %Irefs %Drefs %instrs 1037068529 4.5536% 3.515% I+D misses 0.004% 906625 0.0040% 0.004% Т misses 4.5496% 3.512% 18.1818 D misses 1036161904 129.5710% 100.000% I+D references 29509960809 104.5474% 100.000% 80.688% references 23810783596 Τ 100.000% 25.0237% 19.313% D references 5699177213 16.241% 84.094% D reads 4792611749 21.0432% 3.329% 17.234% D read misses 982175117 4.3125% 15.907% writes D 906565464 3.9806% 3.073% 0.2371% 0.183% 0.948% D write misses 53986787 2.354% 134152850 0.5891% 0.455% D write backs 1.407% read mod writes 80166063 0.3520% 0.2728 D 2nd Level: %I+Drefs %Irefs %Drefs %instrs I+D misses 237803942 1.0442% 20.3048 22.004% 199490 0.0009% 0.018% Т misses 20.287% 20.303% D misses 1.0433% 237604452 1171220711 5.1426% 100.000% I+D references 0.0040% 0.078% 100.000% references Ι 906625 1170314086 5.1386% 99.923% 100.000% D references 4.3125% 83.860% 83.925% D 982175117 reads 234772464 1.0309% 20.046% 20.061% D read misses 4.610% 4.614% writes 0.2371% D 53986787 2829370 0.0125% 0.242% 0.242% D write misses 2424017 i for i (icache busy) i for d (DRAM busy) 92527 89316 i for store (DRAM busy) d for d (dcache busy) 191737771 d for i (DRAM busy) 590907 41393972 d for store (DRAM busy) store for d (DRAM busy) 0 38 store for i (DRAM busy) store for store (DRAM busy) 0 7841192173 total ticks of fpu 20.420% of total ticks fpOP instructions 4.226% of total 962369533 total dram ticks DRAM busy 32.310% 12407019526 float for float queue fpu CPI= 0.171 3881753380 memory ticks mem CPI= 0.401 9126966066 instruction ticks raw CPI= 1.089 24784595801 607586548 load penalties load CPI= 0.027 CPI= 38400901795 total ticks 1.687 1779160233 # of ticks saved = 4.64 percent of total 37576704 # of 2nd level dirty misses

Application: doduc

1316441149	instructio	ons	(including	annulled)
1304567934	instructio	ons	(excluding	annulled)
33.9	SPECmarks	for	doduc	

level 1st I 1st D 2nd I+1 1st Lev		32 B 3 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
	# 32407547 14313771 18093776	%instrs 2.4842% 1.0973% 1.3870%	%I+Drefs 1.906% 0.842% 1.065%	%Irefs	021010	I+D I D	misses misses misses
13	700518013 316441149 384076864	130.3511% 100.9102% 29.4410%	100.000% 77.415% 22.586%	100.000%	100.000%	I+D I D	references references references
:	298852887 8972653 85223977 9121123	22.9082% 0.6878% 6.5328% 0.6992%	17.575% 0.528% 5.012% 0.537%		77.811% 2.337% 22.190% 2.375%	D D D D	reads read misses writes write misses
2nd Lev	10169438 1048315 vel:	0.7796% 0.0804%	0.599% 0.062%		2.648% 0.273%	D D	write backs read mod writes
	# 2046323 896441 1149882	%instrs 0.1569% 0.0688% 0.0882%	%I+Drefs 4.807% 2.106% 2.701%	%Irefs 6.263%		I+D I D	misses misses misses
	42576495 14313771 28262724	3.2637% 1.0973% 2.1665%	100.000% 33.619% 66.382%	100.000%	100.000%	I+D I D	references references references
	8972653 733707 9121123 395084	0.6878% 0.0563% 0.6992% 0.0303%	21.075% 1.724% 21.423% 0.928%		31.748% 2.597% 32.273% 1.398%		reads read misses writes write misses
	$\begin{array}{c} 37421717\\ 1296173\\ 2247356\\ 12536873\\ 10031793\\ 4396462\\ 0\\ 55534\\ 0\end{array}$	i for i (i i for d (D i for stor d for d (d d for i (D d for stor store for store for store for	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	asy) 7) asy) asy) asy)			
3 4 18 3 14	52142075 38148549 69563079 13775378 66878189 08495492 81790283 70939342	total tick fpOP instru- total dram float for : memory tick instruction load penalt total ticks	uctions ticks float queu ks n ticks ties	25.921% DRAM bu e fpu CPI mem CPI raw CPI		icks	
1	14858769	# of ticks		-	cent of tot	al	
	996036	# of 2nd le	evel dirty	misses			

-

Application: dnasa7 6800274227 instructions (including annulled) 6784406530 instructions (excluding annulled) 52.9 SPECmarks for nasa7 write miss level size block subblk assoc 2-way write back write allocate lst I 16 KB 32 B 16 B 2-way write back write allocate lst D 16 KB direct write thru write allocate 2nd I+D 128 KB 512 B 1st Level: %Irefs %Drefs %I+Drefs %instrs 727709708 7.728% I+D misses 10.7263% 5978143 0.0882% 0.064% 0.0888 Ι misses 27.577% D misses 721731565 10.6381% 7.664% 9417438243 I+D references 138.8101% 100.000% 100.000% 6800274227 100.2339% 72.210% Т references 100.000% 2617164016 27.791% D references 38.5762% 71.815% D 1879496668 reads 27.7032% 19.958% 25.464% D read misses 666429339 9.8230% 7.077% 28.186% 737667348 10.8730% 7.833% D writes 2.114% D write misses 55302226 0.8152% 0.588% 432854903 6.3802% 4.597% 16.540% D write backs 377552677 5.5651% 4.010% 14.427% D read mod writes 2nd Level: %Irefs %Drefs %instrs %I+Drefs 3.3576% 19.628% 227792060 I+D misses 0.081% 4820 0.0001% 0.001% Ι misses 3.3576% 19.729% D 227787240 19.628% misses 1160564487 17.1064% 100.000% I+D references 0.516% 100.000% 0.0882% 5978143 Т references 1154586344 17.0183% 99.485% 100.000% D references 9.8230% 57.423% 666429339 57.721% D reads 225620747 3.3256% 19.441% 19.542% read misses D 4.766% 4.790% D 0.8152% 55302226 writes 2037350 0.0301% 0.176% 0.177% D write misses 19247418 i for i (icache busy) i for d (DRAM busy) 28114 i for store (DRAM busy) 11643 d for d (dcache busy) 495178784 d for i (DRAM busy) 178286 d for store (DRAM busy) 319799671 0 store for d (DRAM busy) store for i (DRAM busy) 136 0 store for store (DRAM busy) 15079121076 total ticks of fpu 59.545% of total ticks 30.592% of total 2075466939 fpOP instructions DRAM busy 48.076% 12174603603 total dram ticks float for float queue fpu CPI= 1.118 7579511915 mem CPI= 1.402 9509419765 memory ticks instruction ticks raw CPI= 1.113 7549415923 load CPI= 0.102 685812766 load penalties CPI= 3.733 25324160369 total ticks 2045613180 # of ticks saved = 8.08 percent of total 148905641 # of 2nd level dirty misses

-136-

1062013158		-		ad)				
4661592279	4962043458 instructions (including annulled) 4661592279 instructions (excluding annulled) 68.0 SPECmarks for li							
level size lst I 16 KH lst D 16 KH 2nd I+D 128 KH lst Level:	32 B 3 16 B	bblk	2-way 2-way	write miss write back write back write thru	write	e allocate		
# 43672563 2581210 41091353	0.9369% 0.0554%	+Drefs 0.671% 0.040% 0.631%	%Irefs 0.053%		I+D I D	misses misses misses		
6512926989 4962043458 1550883531	106.4453% 7	0.000% 6.188% 3.813%	100.000%	100.000%	I+D I D	references references references		
1068396583 25987194 482486948 15104159	0.5575% 10.3503%	6.405% 0.400% 7.409% 0.232%		68.890% 1.676% 31.111% 0.974%	D D	reads read misses writes write misses		
37316750 22212591 2nd Level:		0.573% 0.342%		2.407% 1.433%	D D	write backs read mod writes		
2110 100011 # 764014 419883 344131	0.0164% 0.0091%	+Drefs 0.944% 0.519% 0.425%	%Irefs 16.267%			misses misses misses		
80988485 2581210 78407275	0.0554%	0.000% 3.188% 6.813%	100.000%	100.000%	I+D I D	references references references		
25987194 156149 15104159 187982	0.0034% 0.3241% 1			33.144% 0.200% 19.264% 0.240%	D D	reads read misses writes write misses		
2366 57098 19873047 418196	store for i (I busy) DRAM bus the busy) I busy) DRAM bus DRAM bus DRAM bus	sy)) sy) sy) sy)					
	fpOP instruct total dram ti float for flo memory ticks instruction t load penaltie	ions cks at queue icks	0.000% DRAM bu fpu CPI mem CPI raw CPI	of total ti of total sy 12.286% = 0.000 = 0.113 = 1.193 I= 0.000 1.306	.cks			
236888912	# of ticks sa	ved =	3.90 per	cent of tot	al			
349179	# of 2nd leve	l dirty	misses					

Application: xlisp li-input.lsp

lisp li-input.lsp

Application: eqntott -s -.ioplte int_pri_3.eqn

1376907962 instructions (including annulled) 1326073659 instructions (excluding annulled) 47.4 SPECmarks for eqntott

level lst I lst D 2nd I+D lst Leve	size 16 KB 16 KB 128 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	writ writ	e allocate
1	# 5978750 1803 5976947	%instrs 1.2050% 0.0002% 1.2049%	%I+Drefs 1.000% 0.001% 1.000%	%Irefs		I+D I	misses misses misses
137	8339434 6907962 1431472	120.5318% 103.8335% 16.6983%	100.000% 86.147% 13.854%	100.0009	۶ 100.000۶	I	references references references
1	2396631 5739936 9034841 237011	15.2629% 1.1870% 1.4355% 0.0179%	12.663% 0.985% 1.191% 0.015%		91.404% 7.109% 8.597% 0.108%	D D	reads read misses writes write misses
2nd Leve	334338 97327	0.0253% 0.0074%	0.021% 0.007%		0.151% 0.044%		write backs read mod writes
	# 2369545 120 2369425	%instrs 0.1787% 0.0001% 0.1787%	%I+Drefs 14.526% 0.001% 14.525%	%Irefs			misses misses misses
	6312747 1803 6310944	1.2302% 0.0002% 1.2301%	100.000% 0.012% 99.989%	100.000%	100.000%	I+D I D	references references references
	5739936 2360576 237011 8811	1.1870% 0.1781% 0.0179% 0.0007%	96.489% 14.471% 1.453% 0.055%		96.500% 14.473% 1.454% 0.055%	D D	reads read misses writes write misses
2	4974 43 49 4798161 332 23091 0 0 0		RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	asy) v) asy) asy) asy)			
14 140	0 5733298 0 1616298 3832293 3149659 8598250	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	0.000% DRAM bu te fpu CPI mem CPI raw CPI	= 0.107	icks	
31		<pre># of ticks # of 2nd l</pre>		_	cent of tot	al	

1695008934 instructions (including annulled) 1693559315 instructions (excluding annulled) 64.2 SPECmarks for matrix300 level block subblk assoc write miss size 32 B 2-way write back write allocate lst I 16 KB lst D 16 KB 16 B 2-way write back write allocate 128 KB 512 B direct write thru write allocate 2nd I+D 1st Level: %Irefs finstrs %I+Drefs %Drefs # 121491883 7.17388 5.175% I+D misses 0.001% 1001 0.0001% 0.001% Т misses 121490882 7.1738% 5.175% 18.612% D misses 138.6294% 100.000% I+D references 2347769886 1695008934 100.0856% 72.197% 100.000% references Т 100.000% 652760952 38.5438% 27.804% D references 435650802 25.7240% 18.556% 66.740% D reads 5.152% 18.527% D read misses 120936999 7.1410% 217110150 12.8198% 9.248% 33.261% D writes 553883 0.0328% 0.024% 0.085% D write misses 5129131 0.3029% 0.219% 0.786% write backs D 4575248 0.27028 0.195% 0.701% D read mod writes 2nd Level: %Irefs %instrs %I+Drefs %Drefs # 50318109 2.97128 39.740% I+D misses 190 0.00018 0.001% 18.982% Т misses 2.9712% 39.740% 50317919 39.740% D misses 126620181 7.4766% 100.000% I+D references 1001 0.0001% 0.001% 100.000% Т references 7.4766% 100.000% 100.000% 126619180 D references 120936999 7.1410% 95.512% 95.513% D reads 39.577% 50111438 2.9590% 39.577% D read misses 0.0328% 0.438% 553883 0.438% D writes 206200 0.01228 0.163% 0.163% D write misses 2801 i for i (icache busy) 71 i for d (DRAM busy) i for store (DRAM busy) 166 116382561 d for d (dcache busy) d for i (DRAM busy) 547 2032968 d for store (DRAM busy) store for d (DRAM busy) 0 store for i (DRAM busy) 8 store for store (DRAM busy) 0 3024001625 total ticks of fpu 64.270% of total ticks fpOP instructions 432000323 25.509% of total 1540125892 total dram ticks DRAM busy 32.733% float for float queue fpu CPI= 0.767 1298358757 1278681468 memory ticks mem CPI= 0.756 raw CPI= 1.130 1912122457 instruction ticks load CPI= 0.128load penalties 216000307 4705162989 total ticks CPI= 2.779 9960652 # of ticks saved = 0.22 percent of total 3998486 # of 2nd level dirty misses

Application: matrix300

Application: fpppp 1448153349 instructions (including annulled) 1443743790 instructions (excluding annulled) 37.5 SPECmarks for fpppp block subblk assoc write miss level size write back write allocate lst I 16 KB 32 B 2-way 2-way write back write allocate 16 KB 16 B 1st D write thru write allocate 2nd I+D 128 KB 512 B direct 1st Level: %Irefs # %instrs %I+Drefs %Drefs I+D misses 97260892 6.7368% 4.4898 93425965 6.4711% 4.312% 6.452% Ι misses 0.2657% 3834927 0.177% 0.534% D misses 2166745950 150.0783% 100.000% I+D references 100.000% 1448153349 100.3055% 66.836% Т references 718592601 49.77298 33.165% 100.000% D references 588879183 81.949% 40.7884% 27.1798 D reads 2919439 0.407% D read misses 0.2023% 0.135% 129713418 8.9846% 5.987% 18.052% D writes 915488 0.0635% 0.043% 0.128% D write misses 0.050% 0.150% 1073532 0.0744% D write backs 158044 0.0110% 0.008% 0.022% D read mod writes 2nd Level: %instrs %I+Drefs %Drefs %Irefs 972788 0.06748 0.990% I+D misses 488702 0.0339% 0.497% 0.524% Ι misses 484086 9.864% 0.0336% 0.4938 D misses 6.8111% 100.000% 98333953 I+D references 93425965 6.47118 95.009% 100.000% Т references 4907988 0.3400% 4.992% 100.000% references D 2919439 0.2023% 2.969% 59.484% D reads 358203 0.0249% 0.365% 7.299% D read misses 915488 0.0635% 0.931% 18.654% D writes 125882 0.00888 0.129% 2.565% D write misses 322894180 i for i (icache busy) i for d (DRAM busy) 477846 i for store (DRAM busy) 387563 d for d (dcache busy) d for i (DRAM busy) 2461773 2722345 d for store (DRAM busy) 432150 store for d (DRAM busy) 0 23 store for i (DRAM busy) 0 store for store (DRAM busy) 77.127% of total ticks total ticks of fpu 4171935848 fpOP instructions 40.988% of total 591747328 1359569696 total dram ticks DRAM busy 25.135% float for float queue fpu CPI= 1.703 2458039485 mem CPI= 0.772 memory ticks 1113665822 raw CPI= 1.095 1579515968 instruction ticks load CPI= 0.179 257966785 load penalties CPI= 3.747 5409188060 total ticks 288156908 # of ticks saved = 5.33 percent of total 360336 # of 2nd level dirty misses

Application: tomcatv

1626566113 instructions (including annulled) 1626346426 instructions (excluding annulled) 37.7 SPECmarks for tomcatv

level 1st I 1st E 2nd I 1st I	16 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write	back back	write	e allocate e allocate e allocate
	# 83516279 19062 83497217	%instrs 5.1353% 0.0012% 5.1341%	%I+Drefs 3.635% 0.001% 3.634%	%Irefs 0.0029	00	Drefs.440%	I	misses misses misses
	2297780507 1626566113 671214394	141.2849% 100.0136% 41.2714%	100.000% 70.789% 29.212%	100.0009		.000%		references references references
	482161515 66811736 189052879 16685481	29.6470% 4.1081% 11.6244% 1.0260%	20.984% 2.908% 8.228% 0.727%		9 . 28 .	.835% .954% .166% .486%	D D	reads read misses writes write misses
2nd I	36455368 19769887 Jevel:	2.2416% 1.2157%	1.587% 0.861%			.432% .946%		write backs read mod writes
	# 7534657 3825 7530832	%instrs 0.4633% 0.0003% 0.4631%	%I+Drefs 6.281% 0.004% 6.278%	%Irefs 20.067%	5)refs .279%	I	misses misses misses
	119971189 19062 119952127	7.3768% 0.0012% 7.3756%	100.000% 0.016% 99.985%	100.000%		0008	I	references references references
	66811736 4531668 16685481 2995861	4.1081% 0.2787% 1.0260% 0.1843%	55.690% 3.778% 13.908% 2.498%		3. 13.	699% 778% 911% 498%	D D	reads read misses writes write misses
	46614 1160 1267 60699100 16122 8140441 0 6 0	i for stor	RAM busy) e (DRAM bu cache busy RAM busy) e (DRAM bu d (DRAM bu i (DRAM bu	asy)) sy) sy) sy)				
	3297778423 500809316 1139005755 1836097354 847939712 1815652773 188603050 4688292889	total tick fpOP instr- total dram float for a memory tick instruction load penal total tick	uctions ticks float queu ks n ticks ties	70.341% 30.794% DRAM bu e fpu CPI mem CPI raw CPI load CP CPI=	of to sy 24. = 1.1 = 0.5 = 1.1	tal 295% 29 22 17 16	icks	
	301313158 6197797	<pre># of ticks # of 2nd left</pre>			cent o	f tot	al	

-

Application: 001	.gcc1.35	-					
1258990785 instructions (including annulled) 1217220271 instructions (excluding annulled) 61.8 SPECmarks for gcc							
level size 1st I 32 KE 1st D 32 KE 2nd I+D 128 KE 1st Level:	32 B 3 16 B	subblk	assoc 2-way 2-way direct	write	back back	write	e allocate e allocate e allocate
# 19332820 8242653 11090167	%instrs 1.5883% 0.6772% 0.9111%	%I+Drefs 1.221% 0.521% 0.701%	%Iref 0.655	do)refs 421%	I	misses misses misses
1583160061 1258990785 324169276	130.0636% 103.4316% 26.6319%	100.000% 79.524% 20.476%	100.000		0008	I+D I D	references references references
225256882 5051281 98912394 6038886	18.5058% 0.4150% 8.1261% 0.4961%	14.228% 0.319% 6.248% 0.381%		1. 30.	487% 558% 513% 863%	D D	reads read misses writes write misses
6965851 926965 2nd Level:	0.5723% 0.0762%	0.440% 0.059%		0.	1498 2868		write backs read mod writes
# 1927711 1046688 881023	%instrs 0.1584% 0.0860% 0.0724%	%I+Drefs 7.335% 3.982% 3.352%	%Iref 12.698	00)refs .884%	I	misses misses misses
26282535 8242653 18039882	2.1592% 0.6772% 1.4821%	100.000% 31.362% 68.638%	100.000		000%	I	references references references
5051281 599722 6038886 280503	0.4150% 0.0493% 0.4961% 0.0230%	19.219% 2.282% 22.977% 1.067%		0. 1.	558% 185% 863% 087%	D	reads read misses writes write misses
26279390 i for i (icache busy) 150361 i for d (DRAM busy) 329374 i for store (DRAM busy) 2320333 d for d (dcache busy) 1013628 d for i (DRAM busy) 2230364 d for store (DRAM busy) 0 store for d (DRAM busy) 2034 store for i (DRAM busy) 0 store for store (DRAM busy) 0 store for store (DRAM busy)							
$\begin{array}{r} 1419650\\ 120384\\ 292322908\\ 1097308\\ 221072828\\ 1376248132\\ 144678\\ 1598562946\end{array}$	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	0.010% DRAM bu ie fpu CP mem CP raw CP	I= 0.1	al 287% 01 82 31 00	cks	
	<pre># of ticks saved = 4.13 percent of total # of 2nd level dirty misses</pre>						

Application: 00	8.espresso	-					
3102930952 instructions (including annulled) 2930507476 instructions (excluding annulled) 45.0 SPECmarks for espresso							
level size 1st I 32 KI 1st D 32 KI 2nd I+D 128 KI 1st Level:	B 32 B B 16 B	oblk	2-way	write miss write back write back write thru	write	e allocate	
# 10540288 155944 10384344	0.3597% (0.0053% (+Drefs).268%).004%).264%	%Irefs 0.005१		I+D I D	misses misses misses	
3928686273 3102930952 825755321	105.8837% 78).000% 3.981% L.019%	100.000%	100.000%	I+D I D	references references references	
681401797 9515064 144353524 869280	0.3247% (4.9259% 3	7.344%).242% 3.674%).022%		82.519% 1.152% 17.481% 0.105%		reads read misses writes write misses	
4160680 3291400 2nd Level:).106%).084%		0.504% 0.399%	D D	write backs read mod writes	
2114 Dever: # 116083 7085 108998	0.0040% (0.0002% (-Drefs).790%).048%).742%	%Irefs 4.543%		I+D I D	misses misses misses	
14695390 155944 14539446	0.0053% 1).000% .061% }.939%	100.000%	100.000%	I+D I D	references references references	
9515064 88863 869280 20107	0.0030% (0.0297% 5	1.749%).605% 5.915%).137%		1.152% 0.011% 0.105% 0.002%	D D D D	reads read misses writes write misses	
<pre>461836 i for i (icache busy) 2256 i for d (DRAM busy) 4000 i for store (DRAM busy) 5281418 d for d (dcache busy) 14214 d for i (DRAM busy) 180379 d for store (DRAM busy) 0 store for d (DRAM busy) 39 store for i (DRAM busy) 0 store for store (DRAM busy)</pre>							
108223 8755 133941649 55715 95331789 3265169566 2355 3360559425	*	ons ks t queue cks	0.000% DRAM bu fpu CPI mem CPI raw CPI	= 0.033	cks		
43236030	# of ticks sav	ed =	1.29 per	cent of tot	al		
83043	# of 2nd level	dirty	misses				

Application: doduc 1316441191 instructions (including annulled) 1304567974 instructions (excluding annulled) 35.3 SPECmarks for doduc level size block subblk assoc write miss 2-way write back write allocate lst I 32 KB 32 B 2-way lst D 32 KB 16 B write back write allocate direct write thru write allocate 2nd I+D 128 KB 512 B 1st Level: %Irefs %I+Drefs %Drefs %instrs I+D misses 15581304 0.917% 1.1944% 7420765 0.5689% 0.437% 0.564% Ι misses 2.125% 8160539 0.6256% 0.480% D misses 1700518065 130.3511% 100.000% I+D references 1316441191 100.9102% 77.415% 100.000% Ι references 100.000% references 384076874 22.586% 29.4410% D 298852897 22.9082% 17.575% 77.811% D reads 0.205% read misses 3486056 0.2673% 0.908% D 85223977 6.5328% 5.012% 22.190% D writes 4674483 1.218% D 0.3584% 0.275% write misses 5425912 0.4160% 0.320% 1.413% D write backs 0.0576% 0.045% 0.196% D 751429 read mod writes 2nd Level: %instrs %I+Drefs %Irefs %Drefs 1238271 0.0950% 5.895% I+D misses 593753 0.0456% 2.827% 8.002% I misses 644518 0.0495% 3.069% 4.745% D misses 21005898 1.6102% 100.000% I+D references 0.5689% 35.328% 100.000% 7420765 Ι references 13585133 1.0414% 64.673% 100.000% D references 0.2673% 16.596% 3486056 25.661% D reads 337804 0.0259% 1.609% 2.487% read misses D 4674483 0.3584% 22.254% 34.409% D writes 306712 0.0236% 1.461% 2.258% D write misses 20400719 i for i (icache busy) 383132 i for d (DRAM busy) 892918 i for store (DRAM busy) 5894224 d for d (dcache busy) 2870226 d for i (DRAM busy) 1618511 d for store (DRAM busy) 0 store for d (DRAM busy) 36 store for i (DRAM busy) 36 0 store for store (DRAM busy) 2752142075 total ticks of fpu 78.093% of total ticks 338148549 fpOP instructions 25.921% of total total dram ticks DRAM busy 6.677% 235309303 float for float queue fpu CPI= 1.420 memory ticks mem CPI= 0.140 1851398189 182089080 memory ticks raw CPI= 1.080 instruction ticks 1408495536 load penalties 82236280 load CPI= 0.0643524219085 total ticks CPI= 2.702 54540015 # of ticks saved = 1.55 percent of total 620997 # of 2nd level dirty misses

-144-

Application: dnasa7 6800274207 instructions (including annulled) 6784406522 instructions (excluding annulled) 55.9 SPECmarks for nasa7 level block subblk size assoc write miss lst I 32 KB 32 B 2-way write back write allocate 32 KB lst D 16 B 2-way write back write allocate 2nd I+D 128 KB 512 B direct write thru write allocate 1st Level: %instrs %I+Drefs %Irefs %Drefs 599946973 8.8431% 6.371% I+D misses 7633 0.0002% 0.001% 0.001% Т misses 599939340 8.8430% 6.371% 22.924% D misses 9417438216 138.8101% 100.000% I+D references 100.2339% 6800274207 72.210% 100.000% Т references 2617164009 38.5762% 27.791% 100.000% D references 1879496669 27.7032% 19.958% 71.815% D reads 553085669 8.1524% 5.873% 21.134% D read misses 10.8730% 737667340 7.833% 28.186% D writes 1.791% 46853671 0.6907% 0.498% D write misses 384510045 5.6676% 4.083% 14.692% D write backs 337656374 4.9770% 3.586% 12.902% D read mod writes 2nd Level: %I+Drefs %Irefs %instrs %Drefs 179008425 2.6386% 18.184% I+D misses 8.647% 660 0.0001% 0.001% Ι misses 179007765 2.6386% 18.184% 18.184% D misses 984456869 14.5106% 100.000% I+D references 7633 0.0002% 0.001% 100.000% Т references 14.5105% 100.000% 984449236 100.000% D references 553085669 8.1524% 56.182% 56.183% D reads 177490200 2.6162% 18.030% 18.030% D read misses 46853671 0.6907% 4.760% 4.760% D writes 1458040 0.0215% 0.149% 0.149% D write misses 30174 i for i (icache busy) 246 i for d (DRAM busy) 334 i for store (DRAM busy) 382721725 d for d (dcache busy) 2182 d for i (DRAM busy) d for store (DRAM busy) 275156852 0 store for d (DRAM busy) 47 store for i (DRAM busy) 0 store for store (DRAM busy) 15079121076 total ticks of fpu 62.909% of total ticks 2075466939 fpOP instructions 30.592% of total 10177190256 total dram ticks DRAM busy 42.459% 7852949694 float for float queue fpu CPI= 1.158 mem CPI= 1.162 raw CPI= 1.113 7881708310 memory ticks 7549415892 instruction ticks 685931116 load penalties load CPI= 0.102 23970005012 total ticks CPI= 3.534 1763570219 # of ticks saved = 7.36 percent of total 128368864 # of 2nd level dirty misses

-145-

Application: xlisp li-input.lsp							
4962043458 instructions (including annulled) 4661592279 instructions (excluding annulled) 71.2 SPECmarks for li							
level size lst I 32 KH lst D 32 KH 2nd I+D 128 KH lst Level:	32 B 3 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	writ	e allocate	
# 21130402 140530 20989872	%instrs 0.4533% 0.0031% 0.4503%	%I+Drefs 0.325% 0.003% 0.323%	%Irefs 0.0038		I+D I D	misses misses misses	
6512926989 4962043458 1550883531	139.7147% 106.4453% 33.2694%	100.000% 76.188% 23.813%	100.000%	100.000%	I+D I D	references references references	
1068396583 13453668 482486948 7536204	22.9192% 0.2887% 10.3503% 0.1617%	16.405% 0.207% 7.409% 0.116%		68.890% 0.868% 31.111% 0.486%	D D	reads read misses writes write misses	
19949249 12413045 2nd Level:	0.4280% 0.2663%	0.307% 0.191%		1.287% 0.801%		write backs read mod writes	
# 79042 32048 46994	%instrs 0.0017% 0.0007% 0.0011%	%I+Drefs 0.193% 0.079% 0.115%	%Irefs 22.806%		I+D I D	misses misses misses	
41077761 140530 40937231	0.8812% 0.0031% 0.8782%	100.000% 0.343% 99.658%	100.000%	100.000%	I+D I D	references references references	
13453668 21480 7536204 25514	0.2887% 0.0005% 0.1617% 0.0006%	32.752% 0.053% 18.347% 0.063%		32.865% 0.053% 18.410% 0.063%	D D	reads read misses writes write misses	
<pre>412327 i for i (icache busy) 753 i for d (DRAM busy) 34652 i for store (DRAM busy) 9314990 d for d (dcache busy) 104898 d for i (DRAM busy) 501208 d for store (DRAM busy) 0 store for d (DRAM busy) 0 store for i (DRAM busy) 0 store for store (DRAM busy) 0 store for store (DRAM busy)</pre>							
0 257748566 5561136309 0	memory ticks mem CPI= 0.056						
		<pre># of ticks saved = 2.11 percent of total # of 2nd level dirty misses</pre>					
54205		are arecy	WT0969				

Application: xlisp li-input.lsp

Application: eqntott -s -.ioplte int_pri_3.eqn

1376907962 instructions (including annulled) 1326073659 instructions (excluding annulled) 47.7 SPECmarks for eqntott

	- · • ·						
level 1st I 1st D 2nd I+D 1st Level:	size 32 KB 32 KB 128 KB	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
150	# 19316 1781 17535	%instrs 1.1327% 0.0002% 1.1325%	%I+Drefs 0.940% 0.001% 0.940%	%Irefs 0.0019			misses misses misses
13769	39434 07962 31472	120.5318% 103.8335% 16.6983%	100.000% 86.147% 13.854%		100.000%	I+D I D	references references references
148 190	96631 04203 34841 13332	15.2629% 1.1164% 1.4355% 0.0161%	12.663% 0.927% 1.191% 0.014%		91.404% 6.686% 8.597% 0.097%	D	reads read misses writes write misses
	03674 90342	0.0230% 0.0069%	0.0198 0.006%		0.138% 0.041%		write backs read mod writes
23	# 12739 110 12629	%instrs 0.1745% 0.0001% 0.1744%	%I+Drefs 15.094% 0.001% 15.093%				misses misses misses
	22573 1781 20792	1.1555% 0.0002% 1.1554%	100.000% 0.012% 99.989%	100.0009	100.000%	I+D I D	references references references
23	04203 04276 13332 8330	1.1164% 0.1738% 0.0161% 0.0007%	96.617% 15.039% 1.393% 0.055%		96.629% 15.041% 1.393% 0.055%	D D	reads read misses writes write misses
	4933 41 41 88560 288 21137 0 0 0	<pre>i for i (icache busy) i for d (DRAM busy) i for store (DRAM busy) d for d (dcache busy) d for i (DRAM busy) d for store (DRAM busy) store for d (DRAM busy) store for i (DRAM busy) store for i (DRAM busy)</pre>					
1339 14038 31		A					
278	12596	# of ticks	saved =	1.81 per	cent of tot	al	
	40748	# of 2nd l	evel dirty	y misses			

Application: matrix300

1695008872 instructions (including annulled) 1693559267 instructions (excluding annulled) 65.8 SPECmarks for matrix300

level size lst I 32 KB lst D 32 KB 2nd I+D 128 KB lst Level:	32 B 16 B	subblk	assoc 2-way 2-way direct	write miss write back write back write thru	write	e allocate
109475916 901 109475015	%instrs 6.4643% 0.0001% 6.4642%	%I+Drefs 4.663% 0.001% 4.663%	%Iref: 0.001		I	misses misses misses
2347769807 1695008872 652760935	138.6294% 100.0856% 38.5438%	100.000% 72.197% 27.804%	100.000	۶ 100.000۶	I	references references references
435650793 108923279 217110142 551736	25.7240% 6.4317% 12.8198% 0.0326%	18.556% 4.640% 9.248% 0.024%		66.740% 16.687% 33.261% 0.085%	D D	reads read misses writes write misses
727624 175888 2nd Level:	0.0430% 0.0104%	0.031% 0.008%		0.112% 0.027%		write backs read mod writes
44533706 178 44533528	%instrs 2.6296% 0.0001% 2.6296%	%I+Drefs 40.412% 0.001% 40.411%			I+D I	misses misses misses
110201684 901 110200783	6.5072% 0.0001% 6.5071%	100.000% 0.001% 100.000%	100.000	\$ 100.000%	I	references references references
108923279 44308551 551736 224695	6.4317% 2.6163% 0.0326% 0.0133%	98.840% 40.207% 0.501% 0.204%		98.841% 40.208% 0.501% 0.204%	D D	reads read misses writes write misses
2558 57 151 108265276 468 484558 0 8 0	i for store (DRAM busy) d for d (dcache busy)					
3024001625 432000323 1347899454 1335284565 1126044775 1912122382 216000307 4589452029	total tick fpOP instr total dram float for memory tic instructio load penal total tick	uctions ticks float queu ks n ticks ties	25.509 DRAM bu le fpu CP mem CP raw CP	[= 0.665	ticks	
4918397 515755	<pre># of ticks # of 2nd l</pre>		-	ccent of to	tal	

_

Application: fpppp 1448153371 instructions (including annulled) 1443743822 instructions (excluding annulled) 40.6 SPECmarks for fpppp write miss assoc block subblk level size 32 B 2-way write back write allocate lst I 32 KB 2-way 16 B write back write allocate lst D 32 KB 128 KB write thru write allocate 512 B direct 2nd I+D 1st Level: %Irefs %I+Drefs %Drefs # %instrs 43879504 3.0393% 2.026% I+D misses 2.930% 42420691 2.93838 1.958% Ι misses 0.068% 0.204% D 0.1011% misses 1458813 2166745975 150.0783% 100.000% I+D references 66.836% 100.000% references 1448153371 100.3055% Ι 49.7729% 100.000% references 718592604 33.165% D 81.949% D reads 40.7884% 27.179% 588879194 0.060% 0.181% D read misses 1297145 0.0899% writes 18.052% D 129713410 8.9846% 5.987% 0.0112% 0.008% 0.023% D write misses 161668 0.030% 0.010% D 214853 0.0149% write backs 0.0037% 0.003% 0.008% D read mod writes 53185 2nd Level: %instrs %I+Drefs %Irefs %Drefs 182541 0.0127% I+D misses 0.414% 0.0064% 0.209% 0.218% I misses 92135 5.404% 90406 0.0063% 0.206% D misses 3.0542% 100.000% I+D references 44093717 96.206% 100.000% references 42420691 2.93838 Ι 100.000% D references 1673026 0.1159% 3.795% 1297145 0.0899% 2.942% 77.533% D reads 4.179% 0.0049% 0.159% D read misses 69902 161668 0.0112% 0.367% 9.664% D writes 20503 0.0015% 0.047% 1.226% D write misses 150864382 i for i (icache busy) i for d (DRAM busy) 102942 i for store (DRAM busy) 17398 756568 d for d (dcache busy) 768621 d for i (DRAM busy) 112530 d for store (DRAM busy) store for d (DRAM busy) 0 store for i (DRAM busy) 21 0 store for store (DRAM busy) 4171935848 total ticks of fpu 83.577% of total ticks 591747328 fpOP instructions 40.988% of total DRAM busy 12.228% 610364412 total dram ticks float for float queue fpu CPI= 1.829 2639741701 mem CPI= 0.349 memory ticks 503443650 raw CPI= 1.095 1579515981 instruction ticks load CPI= 0.187 269068181 load penalties 3.458 4991769513 total ticks CPI= 131045996 # of ticks saved = 2.63 percent of total 40112 # of 2nd level dirty misses

-149-

Application: tomcatv 1626566133 instructions (including annulled) 1626346434 instructions (excluding annulled) 37.9 SPECmarks for tomcatv write miss assoc block subblk level size lst I 32 KB 32 B 2-way write back write allocate write back write allocate 32 KB 16 B 2-way lst D 128 KB 512 B direct write thru write allocate 2nd I+D 1st Level: # %instrs %I+Drefs %Irefs %Drefs 72351944 4.4488% 3.149% I+D misses 0.0003% 0.001% 0.001% misses 3664 I 4.4486% 10.779% D 3.149% misses 72348280 2297780534 141.28498 100.000% I+D references 70.789% 1626566133 100.0136% 100.000% references Т 100.000% 671214401 41.2714% 29.212% D references 29.6470% 20.984% 71.835% D reads 482161514 2.433% 8.328% D read misses 55894116 3.4368% 28.166% writes 8.228% D 189052887 11.62448 2.452% write misses 16454164 1.0118% 0.717% D 5.368% D write backs 2.2154% 1.569% 36029545 19575381 1.2037% 0.852% 2.917% D read mod writes 2nd Level: %I+Drefs %Irefs %Drefs %instrs 6.403% I+D misses 6939399 0.42678 0.001% 17.277% misses 633 0.00018 Т 6.403% D 6938766 0.4267% 6.403% misses I+D references 6.6641% 100.000% 108380584 3664 0.0003% 0.004% 100.000% Ι references 100.000% D 99.9978 references 108376920 6.6639% 55894116 3.4368% 51.573% 51.574% D reads 3.857% 3.858% D 4180239 0.2571% read misses 1.0118% 15.182% 15.183% D 16454164 writes 2.545% D 0.1696% 2.545% 2757225 write misses 8887 i for i (icache busy) 160 i for d (DRAM busy) 316 i for store (DRAM busy) 59243856 d for d (dcache busy) d for i (DRAM busy) 1521 8304580 d for store (DRAM busy) 0 store for d (DRAM busy) Ω store for i (DRAM busy) 0 store for store (DRAM busy) 3297778423 total ticks of fpu 70.670% of total ticks 500809316 fpOP instructions 30.794% of total DRAM busy 22.072% 1029981245 total dram ticks 1889862004float for float queue fpu CPI=1.163772387821memory ticksmem CPI=0.4751815652804instruction ticksraw CPI= load CPI= 0.116 188603248 load penalties 4666505877 total ticks CPI= 2.870 270875449 # of ticks saved = 5.81 percent of total 3804931 # of 2nd level dirty misses

-151-

References

[Arimoto 90]	Arimoto et al. A Circuit Design of Intelligent CDRAM with Automatic Write Back Capability. Symposium on VLSI Digest of Technical Papers, 1990.	
[Asukura 89]	Asujura et al. An Experimental 1MB cache DRAM, Symposium on VLSI Digest of Technical Papers, 1989.	
[Dixit 91]	Dixit, Kaivalya. SPECulations. SunTech Journal, January, 1991.	
[Dosaka 92]	Dosaka, K., et al. A 100MHz 4Mb Cache DRAM with Fast Copy-Back Scheme. <i>IEEE ISSCC Digest of Technical Papers</i> , February, 1992.	
[Goodman 84]	Goodman, James and Chiang, Man-Chow. The Use of Static Column RAM as Memory Architecture. The 11th Annual Symposium on Computer Architecture, 1984.	
[Hennessy 90]	Hennessy, John and Patterson, David. Computer Architecture: A Quantitative Approach. Morgan Kaufman Publishers, 1990.	
[Hsu 89]	Hsu, Peter. Introduction to SHADOW. Technical Report, Sun Microsystems, Inc, July, 1989.	
[Sun 89]	Sun Microsystems, Inc. <i>The SPARC Architecture Manual.</i> Technical Report, Sun Microsystems, Inc, September, 1989.	
[Ward 88]	Ward, Steve and Zak, Robert. Static-Column RAM as a Virtual Cache. 8th International Conference on Computer Science, July, 1988.	
[Ward 90]	Ward, Steve and Zak, Robert. Technical Report, Laboratory for Computer Science, May, 1990.	