




Digital Architecture of the New ATLAS Pixel Chip FE-I4




ATLAS Upgrades Timeline




GOALS OF UPGRADE:
 - ATLAS phase-I upgrade: record 550 fb⁻¹ & cope with ~75 pile-up events each BC.
 - ATLAS phase-II upgrade: 10 times peak luminosity (up to ~400 pile-up events each BC).

ATLAS Pixel Detector




ATLAS Pixel Upgrades



FE-I4, ATLAS Pixel FE for Higher Luminosity


- **Targets IBL & outer layers sLHC:** Good fit for both projects (radiation environment, hit rate, schedule).
- **Technology:** 130nm. Integration of more digital functionalities, high radiation tolerance (no enclosed layout needed).
- **Geometry:** 336 by 80 pixel array, 50 by 250 μm² pixels, overall ~20.2 by 18.8 mm² FE → highest in HEP to date.
- **Powering:** Analog I~80 mA/cm², V=1.4 V; Digital I~80 mA/cm², V=1.2 V. Compatible w. Serial Powering & DC-DC.
- **Data Output Block:** On-chip PLL, 8b10b coder, pseudo-LVDS output → BW: 160Mb/s DC-balanced data streaming.

The Digital 4-Pixel Region




- **4 Pixels digitally tied together:** Common Read / Memory / Trigger management units, Latency Counters (5 per 4-pixel region) → Saves power & area, gains efficiency. New functionality available: time-walk-less recording of small hits.
- **Single-pixel functionalities:** Hit processing (Time Stamping, digital discrimination, ToT), 5 ToT memories / pixel.

The FE-I4



Pixel Layout (Analog + Digital)




Digital Double-Column

- An 8 times 21-region structure with:
- Skew compensated clock routing.
 - Buffering scheme for read signals.
 - Triple redundant read token + Majority voting.
 - Hamming coded pixel data and address (thermal encoder for yield optimization).
 - Redundant configuration register.
 - An efficient power routing scheme.

Conclusion


- FE-I4 is the new ATLAS Pixel FE for IBL & outer layers of sLHC.
- Digital architecture in 130nm allows high level of integration; radiation-hard.
- Regional architecture, tuned to demanding environment: efficient, low power, with new functionalities.
- Periphery assures compatibility to current pixel detector and allows pursuing innovative concepts.
- **Target: full size FE-I4 by end 2009.**

Digital Pixel Performances



- **Performances:**
- Efficient (~0.6%).
- Low power (< 10 μW / pixel).
- Optimized for real physics hits.

The Periphery



Tomasz Hemperek, University of Bonn, Germany, D. Arutinov, M. Barbero, M. Karagounis, A. Kruth, N. Wermes, Bonn Germany; D. Fougeron, M. Menouni, CPPM France; R. Beccherle, G. Darbo, INFN Genova Italy; S. Dube, D. Ellege, R. Ely, M. Garcia-Sciveres, D. Gnani, A. Mekkaoui, LBNL USA; V. Gromov, R. Kluit, J. Schipper, NIKHEF Netherlands.

