

# for the LHCb experiment at CERN

CERN, Geneve, Switzerland

IPJ, Swierk, Poland







clock level emulation of FE+ROB model with variable parameters

Why? Implement and test the TFC functionality and to study the optimum design parameters for the different sub-detector FEs



#### S-TFC links were successfully simulated

-> Additional firmware logic implemented to control the latency and the phase of the clock w.r.t. the data stream over commercial high-speed transceivers in FPGAs (ALTERA GX) -> Plan to test the link on a (real) board

## 4. Fully Configurable S-FE/S-ROB/S-TFC Model

S-ROB/crat

FC Master Loc



## 6. "Testing the simulation testbench": examples

![](_page_0_Figure_21.jpeg)

No truncation occurred: system undercommitted -> 145kbits of channel data sent through one GBT link over full LHC turn: 48.3% of GBT link bandwidth + 14% Event header + 4.8% GBT header

![](_page_0_Figure_23.jpeg)

Truncation occurred: "raw truncation" 10.5%, "effective truncation" 9.5% Size of truncated events follows occupancy PDF, no bias!

![](_page_0_Figure_25.jpeg)

Example 1:

<Detector occupancy> = 30%

<Detector occupancy> = 30%

-> ~ 6.3 channels/GBT after ZS

#channels/GBT link = 21

Derandomizer depth = 16

Channel size = 12

-> ~ 4.5 channels/GBT after ZS

#channels/GBT link = 15

Derandomizer depth = 16

Channel size = 12

#### **References:**

[1] F.Alessio, Z. Guzik, R.Jacobsson, "Timing and Fast Control and Readout Electronics Aspects of the LHCb Upgrade", LHCb Public Note, LHCb 2008-072

[2] F.Alessio, Z. Guzik, R.Jacobsson, "A 40 MHz Trigger-free Readout Architecture for the LHCb experiment", 16th IEEE-NPSS Conference, 10-15 May 2009, Beijing, China, submitted to IEEE TNS

[3] Marin F., Grassi T., Moreira P., Soos C., Cachemiche J-P., Baron S, "Implementing the GBT data transmission protocol in FPGAs", TWEPP09 Plenary Session 6, Programmable Logic, Boards, Crate and Systems [4] Moreira P, "The GBT Project", TWEPP09 Parallel Session B5, Optoelectronics and Links