

Chapter 2. High-Frequency InAlAs/InGaAs Metal-Insulator-Doped Semiconductor Field-Effect Transistors (MIDFETs) for Telecommunications

Academic and Research Staff

Professor Jesús A. del Alamo

Visiting Scientists and Research Affiliates

Dr. Yuji Awano¹

Graduate Students

Sandeep R. Bahl, Brian R. Bennett

Undergraduate Students

Michael H. Leary, Akbar A. Moolji

Technical and Support Staff

Kelley S. Donovan, Angela R. Odoardi

2.1 Introduction

Sponsors

Charles S. Draper Laboratories, Inc.
Contract DL-H-418488
Fujitsu Laboratories
Joint Services Electronics Program
Contract DAAL03-89-C-0001
Contract DAAL03-92-C-0001
Texas Instruments

The goal of this project is to investigate InAlAs/n⁺-InGaAs Metal-Insulator Doped channel Field-Effect Transistors (MIDFETs) on InP. These devices are of great interest for applications in long-wavelength lightwave communication systems and ultra-high frequency high-power microwave telecommunications.

InAlAs/InGaAs Modulation-Doped Field-Effect Transistors (MODFETs) on InP have recently emerged as an optimum choice for a variety of microwave and photonics applications. This is

because the outstanding transport properties of InGaAs have yielded devices with very low-noise and high-frequency characteristics. Unfortunately, the low breakdown voltage of InAlAs/InGaAs MODFETs on InP (typically less than 5 V) severely restricts their use in high-power applications, such as large-signal microwave amplification and laser driving. It also forces the use of a separate high voltage supply to operate the Metal-Semiconductor-Metal (MSM) photodetectors in InP photonics receivers.

A device strategy with great potential for power handling is the InAlAs/n⁺-InGaAs MIDFET featuring an undoped insulator and a thin, heavily-doped channel. In this structure, the breakdown voltage, V_B , is large and can be engineered using pseudomorphic insulators² and channel quantization (shown below). Drain current, I_D , can also be considerably improved with InAs-rich channels.³ The attainment of high power, however, demands a large $I_D \times V_B$ product. InAs-rich channel devices unfortunately suffer from a low breakdown voltage due to: (1) the reduced channel bandgap, and (2)

¹ Fujitsu Laboratories, Atsugi, Japan.

² S.R. Bahl, W.J. Azzam, and J.A. del Alamo, "Strained-Insulator In_xAl_{1-x}As/n⁺-In_{0.53}Ga_{0.47}As Heterostructure Field-Effect Transistors," *IEEE Trans. Electron Dev.* 38(9): 1986-1992 (1991).

³ S.R. Bahl and J.A. del Alamo, "An In_{0.52}Al_{0.48}As/n⁺-In_xGa_{1-x}As Heterostructure Field-Effect Transistor with an In-Enriched Channel," *Proceedings of the Second International Conference on InP and Related Compounds*, Denver, Colorado, April 23-25, 1990, p. 100.

severe gate leakage at the sidewall of the mesa, where the gate comes in contact with the heavily-doped channel.⁴

Towards solving this severe problem in this period of performance, we have studied the effect of quantizing the InGaAs channel. This has resulted in a drastically improved breakdown voltage through a quantum mechanically engineered enlargement of the effective bandgap of the channel. We have also solved the isolation problem through a selective chemical recessing of the edge of the channel on the mesa sidewall. We have finally integrated all our understanding developed over the last three years into a device with a strained (InAs-rich) channel, strained (AlAs-rich) insulator, quantized channel, optimized channel doping, and edge isolated device which has displayed unprecedented power and frequency performance. A detailed description of these experiments is presented in this report.

2.2 Quantum-channel InAlAs/n⁺-InGaAs MIDFETs

In previous work, we have shown that enriching the InAs mole fraction of In_{0.53}Ga_{0.47}As channel results in MIDFETs with superior transport properties. However this comes at the cost of a severely reduced breakdown voltage, V_B , presumably through the decrease in the energy gap, E_g .³ A method of increasing the effective energy gap in the channel is to introduce energy quantization by reducing the channel thickness to dimensions comparable to the electron wavelength (figure 1). In fact, it has been shown that in In_{0.53}Ga_{0.47}As/In_{0.52}Al_{0.48}As quantum wells the photoluminescence emission wavelength decreases⁵ with a reduction in well thickness.




Figure 1. Schematic conduction band diagrams in equilibrium of InAlAs/n⁺-InGaAs HFETs for thick and thin channels, showing the increase in effective energy gap in the thinner channel.

In this work, we exploit this effect to enhance the breakdown voltage of In_{0.52}Al_{0.48}As/n⁺-In_{0.53}Ga_{0.47}As MIDFETs on InP. We have doubled V_B by shrinking the In_{0.53}Ga_{0.47}As channel thickness from 350Å to 100Å, keeping other physical parameters constant. The principle behind our work should allow one to better exploit the excellent transport properties of InAs-rich InGaAs and other promising narrow gap semiconductors like InAs⁶ and InSb.

A cross section of the device structure is shown in figure 2. The wafers were grown on SI-InP by MBE in MIT's Riber 2300 system. In an effort to keep the channel charge constant, the thickness of its undoped portion was varied while the thickness of its heavily doped portion was kept constant at 100Å. Four wafers were subsequently grown with subchannel thicknesses of 250Å, 100Å, 50Å, and 0Å, i.e., total channel thicknesses of 350Å, 200Å, 150Å, and 100Å. Devices were fabricated with nominal gate lengths of 1 μm and widths of 30

⁴ S.R. Bahl and J.A. del Alamo, "An In_{0.52}Al_{0.48}As/n⁺-In_xGa_{1-x}As Heterostructure Field-Effect Transistor with an In-Enriched Channel," *Proceedings of the Second International Conference on InP and Related Compounds*, Denver, Colorado, April 23-25, 1990, p. 100.

⁵ D.F. Welch, G.W. Wicks, and L.F. Eastman, "Optical Properties of GaInAs/AlInAs Single Quantum Wells," *Appl. Phys. Lett.* 43(8): 762-764 (1983); W. Stolz, K. Fujiwara, L. Tapfer, H. Oppolzer, and K. Ploog, "Luminescence of In_{0.53}Ga_{0.47}As/In_{0.52}Al_{0.48}As Quantum Well Heterostructures Grown by Molecular Beam Epitaxy," *Inst. Phys. Conf. Ser.* 74(3): 139-144 (1985).

⁶ C.C. Eugster, T.P. Broekaert, J.A. del Alamo, and C.G. Fonstad, "An InAlAs/InAs MODFET," *IEEE Electron Dev. Lett.* 12(12): 707-709 (1992).




Figure 2. Cross-section of grown device structures in quantum-channel experiment.

μm . Fabrication is similar to that used in Bahl, Azzam, and del Alamo (1991).⁷

Our baseline device, 200Å channel thickness, had a peak transconductance, $g_{m(\text{peak})}$, of 202 mS/mm and a maximum drain current, $I_{d(\text{max})}$, of 312 mA/mm. The output conductance, g_d , was 5.73 mS/mm, resulting in a voltage gain, A_v , of 35. These are average values over five devices. $g_{m(\text{peak})}$ and $I_{d(\text{max})}$ were measured at $V_{ds} = 4$ V, and g_d at $V_{ds} = 4$ V and $V_{gs} = 0$ V. The contact and channel sheet resistances, measured by TLM, are $0.37 \Omega \cdot \text{mm}$ and $625 \Omega/\square$, respectively.

The reverse gate breakdown voltage, V_B , was measured with the source and drain grounded, and was defined at a reverse gate current of $500 \mu\text{A}$, corresponding to about 5% of the peak drain current of our baseline device.⁸ Here we focus on our main result: the increased breakdown voltage in devices with thinner channels and the exper-




Figure 3. Breakdown voltage, V_B , for typical HFETs with channel thicknesses of 100Å, 150Å, 200Å, and 350Å.

imental confirmation of the energy quantization therein.

Figure 3 shows typical reverse gate I-V characteristics of HFETs as a function of channel thickness. As shown, V_B increases gradually from 9 V at a channel thickness of 350Å to 10.6 V at 200Å, 11.9 V at 150Å, and to 19.1 V at 100Å. Average V_B measurements over several devices are within 1 V of the typical values shown in figure 3. V_B for the 200Å channel is also similar to what we have previously measured in identical devices grown and processed separately.⁸ The drastic improvement in breakdown voltage of our quantized-channel HFETs is a significant merit for high-power applications. This is particularly so in this material system because typical InAlAs/InGaAs MODFET breakdown voltages are on the order of 5 V.⁹

In order to verify the bandgap enhancement in the channel as a result of carrier quantization, we have carried out photoluminescence (PL) measurements on unprocessed portions of the device samples at 77 K. The results are shown in figure 4. The energy of the peak PL intensity increases from 0.83 eV for the 350Å channel, to 0.86 for 200Å, to 0.88 for 150Å, and to 0.92 eV for the 100Å channel. The literature reports a temperature-independent PL energy shift of about 60 meV over

⁷ S.R. Bahl, W.J. Azzam, and J.A. del Alamo, "Strained-Insulator $\text{In}_x\text{Al}_{1-x}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Heterostructure Field-Effect Transistors," *IEEE Trans. Electron Dev.* 38(9): 1986-1992 (1991).

⁸ S.R. Bahl and J.A. del Alamo, "An $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_x\text{Ga}_{1-x}\text{As}$ Heterostructure Field-Effect Transistor with an In-Enriched Channel," *Proceedings of the Second International Conference on InP and Related Compounds*, Denver, Colorado, April 23-25, 1990, p. 100.

⁹ P.C. Chao, A.J. Tessmer, K.-H.G. Duh, P. Ho, M.-Y. Kao, P.M. Smith, J.M. Ballingall, S.-M. Liu, and A.A. Jabra, "W-band Low-Noise InAlAs/InGaAs Lattice-Matched HEMT's," *IEEE Electron Dev. Lett.* 11(1): 59-62 (1990); Y.-C. Pao, C.K. Nishimoto, R. Majidi-Ahy, J. Archer, N.G. Bechtel, and J.S. Harris, Jr., "Characterization of Surface-Undoped $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InP}$ High Electron Mobility Transistors," *IEEE Trans. Electron Dev.* 37(10): 2165-2170 (1990).




Figure 4. Photoluminescence spectra of the device heterostructures, showing an increase in photoluminescence energy with decreasing channel thickness.

the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ bulk value for 100 Å thick $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ quantum wells.¹⁰ This value of 60 meV is also consistent with simple calculations for a finite square well of thickness 100 Å. Our slightly larger shift of 90 meV in the 100 Å channel might be due to depletion at the top and possibly bottom interfaces, causing a reduced effective well thickness. Additionally, band bending in the insulator results in an effective stronger potential than a square well (figure 1). Both effects will tend to enhance the strength of carrier quantization over a simple quantum well.

Electron quantization, as schematically shown in figure 1, also implies a reduction of the effective

conduction band discontinuity between channel and metal gate. This, in return, is expected to result in enhanced forward gate leakage current. We have experimentally found this to be the case at 300 K and 77 K,¹¹ providing us in this manner with an independent confirmation of the presence of quantization in the channel.

Unfortunately, we have found that a reduction in the channel thickness results in the degradation of transconductance and peak drain current.¹¹ $g_{m(\text{peak})}$ decreases from 262 mS/mm to 138 mS/mm, and $I_{d(\text{max})}$ from 451 mA/mm to 208 mA/mm in going from a channel thickness of 350 Å to 100 Å. However, the output conductance g_d , improves due to the enhanced channel aspect ratio, decreasing from 10.8 mS/mm to 1.84 mS/mm. This results in an enhancement in the voltage gain, A_V , from 24 to 75. The degradation in $g_{m(\text{peak})}$ and $I_{d(\text{max})}$ results from an increased source resistance R_s , a reduced channel sheet charge concentration n_s , and degraded mobility, μ . From 350 Å to 100 Å, R_s increases from $1.4 \Omega \cdot \text{mm}$ to $2.7 \Omega \cdot \text{mm}$, n_s drops from $2.38 \times 10^{12} \text{ cm}^{-2}$ to $1.77 \times 10^{12} \text{ cm}^{-2}$, and μ decreases from $4318 \text{ cm}^2/\text{V}\cdot\text{s}$ to $3591 \text{ cm}^2/\text{V}\cdot\text{s}$. n_s and μ were measured by the Hall-effect. The acknowledged poor quality of the reverse $\text{InGaAs}/\text{InAlAs}$ interface at the back of the channel can be held responsible for the mobility reduction.¹² As the undoped sub-channel is thinned down, the reverse interface has a larger impact on carrier mobility since the channel electrons travel closer to the reverse $\text{InAlAs}/\text{InGaAs}$ interface. There are, however, techniques that could mitigate this degradation: superlattice buffers to improve mobility¹³ and the Migration-Enhanced Epitaxy (MEE) growth technique to reduce interface roughness.¹⁴

¹⁰ D.F. Welch, G.W. Wicks, and L.F. Eastman, "Optical Properties of $\text{GaInAs}/\text{AlInAs}$ Single Quantum Wells," *Appl. Phys. Lett.* 43(8): 762-764 (1983); W. Stolz, K. Fujiwara, L. Tapfer, H. Oppolzer, and K. Ploog, "Luminescence of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ Quantum Well Heterostructures Grown by Molecular Beam Epitaxy," *Inst. Phys. Conf. Ser.* 74(3): 139-144 (1985).

¹¹ S.R. Bahl and J.A. del Alamo, "A Quantized-channel $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ HFET with High Breakdown Voltage," Extended Abstracts of the Materials Research Society 1990 Fall Meeting, Boston, Massachusetts, no. EA-21, p. 117.

¹² A.S. Brown, J.A. Henige, and M.J. Delaney, "Photoluminescence Broadening Mechanisms in High Quality $\text{GaInAs}-\text{AlInAs}$ Quantum Well Structures," *Appl. Phys. Lett.* 52(14): 1142-1143 (1988); T. Sajoto, M. Santos, J.J. Heremans, M. Shayegan, M. Heiblum, M.V. Weckwerth, and U. Meirav, "Use of Superlattices to Realize Inverted $\text{GaAs}/\text{AlGaAs}$ Heterojunctions with Low-temperature Mobility of $2 \times 10^6 \text{ cm}^2/\text{V}\cdot\text{s}$," *Appl. Phys. Lett.* 54(9): 840-842 (1989).

¹³ T. Sajoto, M. Santos, J.J. Heremans, M. Shayegan, M. Heiblum, M.V. Weckwerth, and U. Meirav, "Use of Superlattices to Realize Inverted $\text{GaAs}/\text{AlGaAs}$ Heterojunctions with Low-temperature Mobility of $2 \times 10^6 \text{ cm}^2/\text{V}\cdot\text{s}$," *Appl. Phys. Lett.* 54(9): 840-842 (1989).

¹⁴ Y.C. Chen, P. Bhattacharya, and J. Singh, "Strained Layer Epitaxy of InGaAs (on GaAs) by MBE and Migration Enhanced Epitaxy - Comparison of Growth Modes and Surface Quality," *J. Cryst. Growth* 111(1-4): 228-232 (1991).

Thinning down the subchannel reduces the sheet carrier concentration, possibly from backside depletion. A reduced channel doping can also result in an improvement of breakdown voltage. In a separate experiment on similar devices (with 200 Å channel thickness), we examined the impact of channel doping on V_B . This experiment indicated that a reduction in sheet charge concentration from $2.38 \times 10^{12} \text{ cm}^{-2}$ to $1.77 \times 10^{12} \text{ cm}^{-2}$ should result in an improvement of V_B by 5 V. Our experimental observation of a 10 V improvement in going from a 350 Å to 100 Å channel is evidence that quantization is instrumental in drastically enhancing the breakdown characteristics of our HFETs.

In conclusion, $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ HFETs have been fabricated with channel thicknesses of 100 Å, 150 Å, 200 Å, and 350 Å. For devices with channel thicknesses of 100 Å, the breakdown voltage improved twofold over the 350 Å devices. This is postulated to arise partially from an enlargement of the effective energy gap caused by energy quantization introduced from electron confinement, as observed by PL.

2.2.1 Elimination of Mesa-Sidewall Gate-Leakage Current by Selective Sidewall Recessing

We have shown in previous work¹⁵ that fabrication of $\text{InAlAs}/\text{n}^+-\text{InGaAs}$ MIFETs by conventional mesa isolation results in sidewalls where the InGaAs channel is exposed and comes in contact with the gate metallization running up the mesa (figure 5). The low Schottky barrier height of metals on InGaAs ¹⁶ potentially results in a sidewall leakage path from the gate to the channel. Sidewall-leakage in $\text{InAlAs}/\text{InGaAs}$ HFETs results

in excessive gate-leakage current,¹⁵ reduced breakdown voltage,¹⁵ and increased sidegating.¹⁷ In HFETs, sidewall-leakage was also found, by the present authors, to worsen with high doping, an increased channel thickness, and increased x ($x > 0.53$) in the $\text{In}_x\text{Ga}_{1-x}\text{As}$ channel.¹⁸ This latest trend is particularly consequential, since HFETs with InAs enriched channels have shown excellent electron transport properties.¹⁹

Airbridging and ion implantation have been utilized in InGaAs HFET isolation. Airbridging is complex, and implantation demands capital-intensive tools. In this paper, we propose and demonstrate a new, simpler technique by which we selectively recess the exposed InGaAs channel into the sidewall. The subsequently e-beamed gate metallization does not enter this cavity and remains isolated from the channel edge. This one-step technique is self aligned to the mesa, requires no additional masks, gate-length insensitive, and works for mesas in all crystallographic directions on the (100) surface.

The MBE grown heterostructure, lattice-matched to S.I. InP , consists of (bottom to top) a 1000 Å undoped $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ buffer layer, an $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel consisting of a 100 Å undoped subchannel and a 80 Å heavily Si doped ($N_D = 6 \times 10^{18} \text{ cm}^{-3}$) transport layer, a 300 Å undoped $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ gate insulator layer, and an undoped 50 Å $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ cap. For clarity in SEM imaging, an additional heterostructure with a thicker $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel (120 Å doped and 300 Å undoped) was processed along with the device sample.

Devices were fabricated by first chemically etching a mesa down to the InP substrate using a $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2:\text{H}_2\text{O}$ 1:10:220 etch. Then, before removing the mesa-level photoresist mask, the wafer was dipped for 45 seconds into a $\text{SA}:\text{H}_2\text{O}_2$

¹⁵ S.R. Bahl and J.A. del Alamo, "An $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_x\text{Ga}_{1-x}\text{As}$ Heterostructure Field-Effect Transistor with an In-Enriched Channel," *Proceedings of the Second International Conference on InP and Related Compounds*, Denver, Colorado, April 23-25, 1990, p. 100.

¹⁶ H.H. Wieder, "Fermi Level and Surface Barrier of $\text{Ga}_x\text{In}_{1-x}\text{As}$ Alloys," *Appl. Phys. Lett.* 38(3): 170-171 (1981).

¹⁷ Y.-J. Chan, D. Pavlidis, and G.-I. Ng, "The Influence of Gate-Feeder/Mesa-Edge Contacting on Sidegating Effects in $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Heterostructure FET's," *IEEE Electron Dev. Lett.* 12 (7): 360-362 (1991).

¹⁸ S.R. Bahl and J.A. del Alamo, "An $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_x\text{Ga}_{1-x}\text{As}$ Heterostructure Field-Effect Transistor with an In-Enriched Channel," *Proceedings of the Second International Conference on InP and Related Compounds*, Denver, Colorado, April 23-25, 1990, p. 100; S.R. Bahl, M.H. Leary, and J.A. del Alamo, "Mesa-Sidewall Gate-Leakage in $\text{InAlAs}/\text{InGaAs}$ Heterostructure Field-Effect Transistors," submitted for publication.

¹⁹ S.R. Bahl and J.A. del Alamo, "An $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_x\text{Ga}_{1-x}\text{As}$ Heterostructure Field-Effect Transistor with an In-Enriched Channel," *Proceedings of the Second International Conference on InP and Related Compounds*, Denver, Colorado, April 23-25, 1990, p. 100; U.K. Mishra, A.S. Brown, and S.E. Rosenbaum, "DC and RF Performance of 0.1 μm Gate Length $\text{Al}_{0.48}\text{In}_{0.52}\text{As}-\text{Ga}_{0.38}\text{In}_{0.62}\text{As}$ Pseudomorphic HEMT's," *Proceedings of the International Electron Device Meeting*, 1988. pp. 180-183.




Figure 5. Three-dimensional perspective of an HFET showing the mesa-sidewall gate-leakage path.

6:1 solution²⁰ to selectively etch the exposed portion of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel in a self-aligned manner. The SA solution was prepared by adding 1 liter H_2O to 200 g. succinic acid with the addition of ammonium hydroxide until the pH was 5.5. A planar selectivity of 23:1 was measured, with the $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ etching at $25\text{\AA}/\text{min}$. For reference, a portion of the wafer was masked during this etch by coating with photoresist using a

paintbrush. In this portion, mesa etching was performed, but no selective sidewall-recessing was carried out. For the ohmic contacts, 2000\AA of AuGe and 600\AA of Ni were evaporated, lifted off, and RTA alloyed at 360°C . For the gate and pad, 300\AA of Ti, 300\AA of Pt, and 2000\AA of Au were e-beam evaporated and lifted off. This process should be compatible with recessed-gate devices. If the same etchant is used for gate-recessing, then sidewall-recessing could be performed simultaneously.

To study sidewall-leakage, we fabricated special-purpose heterojunction diodes with an active Schottky area of $10,000\ \mu\text{m}^2$. Gate-metal/mesa-sidewall overlaps were created by etching grooves through the active diode during mesa formation, and then depositing gate metal on top. The ohmic contact surrounds the gate region. Twelve diodes were fabricated in each die, with sidewall-overlap lengths, L_s , of 0, 200, 400, and $600\ \mu\text{m}$, running in each of [011], [001] and [011] crystallographic directions. Figure 6 shows a photograph of the diode test structure with various sidewall-overlap lengths along one selected crystallographic direction.




Figure 6. Photograph of sidewall-leakage test diodes with $10,000\ \mu\text{m}^2$ area and sidewall overlap lengths of (left to right) 600, 400, 200, and $0\ \mu\text{m}$.

²⁰ T.P.E. Broekaert and C.G. Fonstad, "AlAs Etch-Stop Layers for InGaAsAs/InP Heterostructure Devices and Circuits," *IEEE Trans. Electron Dev.*, forthcoming (1992).




Figure 7. SEM photograph and explanatory sketch of the heterostructure sidewall, showing the isolation of the gate metal from the channel.

Figure 7 shows an SEM photograph and a sketch of the finished heterostructure with 420 Å $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel processed with the other device samples. The presence of a sidewall cavity is clearly revealed. This confirms the successful action of the selective etchant. The overhang formed by the InAlAs insulator prevents the gate from contacting the channel edge.

Figure 8 shows the I-V characteristics of typical heterojunction diodes from the non-sidewall-recessed portion of the wafer with grooves along the $[0\bar{1}1]$ direction. Both forward and reverse diode currents increase with sidewall-overlap length, as expected from the increase in contact area. This unmistakably proves the existence of a significant sidewall-leakage path. The figure shows that sidewall-leakage plays a major role from forward-bias till threshold (-0.82 V), when the channel is depleted. We also find (not shown) that sidewall-leakage depends on crystallographic orientation as $I[0\bar{1}1] > I[001] > I[011]$. For typical diodes with $L_s = 200 \mu\text{m}$, I increases by 38% from $[011]$ to $[0\bar{1}1]$ at $V = -2$ V.

In the sidewall-recessed portion of the wafer, both sidewall-length and orientation dependence of the diode current have disappeared. This is shown in figure 9, a plot of the I-V characteristics of twelve

diodes (one of each stripe and orientation) from the sidewall isolated portion of the wafer. All reverse characteristics are tightly clustered and randomly distributed around the baseline area leakage characteristic observed for zero overlap length in figure 8. The absence of orientation and overlap length dependence confirms that sidewall-leakage has been completely eliminated for all crystallographic orientations.




Figure 8. I-V characteristics of test diodes without sidewall recessing, as a function of sidewall overlap length along the $[0\bar{1}1]$ direction on the wafer surface.




Figure 9. I-V characteristics of test diodes with sidewall recessing, for different orientations and sidewall overlap lengths.

On the same wafer, we have also fabricated HFETs with nominal gate length, L_g , and width, W_g , of $1 \mu\text{m}$ and $30 \mu\text{m}$ respectively. Figure 10 shows the impact of sidewall isolation on the gate characteristics. Sidewall isolation results in lower gate-leakage current, a larger gate turn-on voltage, and an increased breakdown voltage. The complete elimination of sidewall-leakage in HFETs was confirmed by the disappearance in orientation dependence of the subthreshold current (not shown) at several gate-lengths.

In conclusion, a simple self-aligned technique for eliminating mesa-sidewall gate-leakage has been developed. This technique uses selective etching to etch the exposed part of the InGaAs channel into the mesa-sidewall, creating a cavity to isolate the channel from the gate. Measurements on specially designed diodes have shown complete elimination of sidewall-leakage. This process should be useful for any kind of heterostructure in the InAlAs/InGaAs system.




Figure 10. Gate-diode characteristics of HFETs, with and without sidewall isolation, for $L_g = 1 \mu\text{m}$ and mesa sidewall along $[0\bar{1}1]$.

2.2.2 Doubly Strained InAlAs/ n^+ -InGaAs HFET

In this section, we pull together all the knowledge developed over the last three years on InAlAs/ n^+ -InGaAs MIDFETs and present an original device design that features for the first time: (1) complete elimination of sidewall leakage, (2) an optimized channel doping level, and (3) high electron confinement by using a strained (AlAs-rich) insulator and a quantized and strained (InAs-rich) channel. The resulting device, though moderate in L_g , displays unprecedented power handling capabilities.

The MBE grown HFET (figure 11) on S.I. InP consists of (bottom to top), a 1000\AA $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ buffer, a 75\AA $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ subchannel, a 100\AA n^+ - $\text{In}_x\text{Ga}_{1-x}\text{As}$ channel, a 300\AA $\text{In}_{0.41}\text{Al}_{0.59}\text{As}$ strained insulator, and a 50\AA $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ cap. The insulator thickness and mole fraction were chosen to avoid misfit dislocations while providing maximum conduction band discontinuity. The subchannel thickness was chosen to introduce electron quantization and increase E_g in the channel without significantly degrading current driving capability. The impact of channel doping was examined by growing three wafers with lattice matched ($x = 0.53$) channels nominally doped to 4 , 6 , and $8 \times 10^{18} \text{cm}^{-3}$. From power considerations, as indicated below, an optimum doping level of $6 \times 10^{18} \text{cm}^{-3}$ was selected. This is the doping at which the InAs-rich channel ($x=0.65$) device was grown.




Figure 11. Cross-section of doubly-strained device structure.

Devices (see sketch in figure 11) were processed by mesa etching, sidewall isolation etching, RTA alloying of lifted-off Ge/Au/Ni ohmic contacts, and lifting-off Ti/Pt/Au gates and pads. Sidewall isolation was done by selectively etching the InGaAs channel edge into the sidewall to create a cavity. Gate-metal running up the mesa sidewall does not enter the cavity, and therefore does not contact the channel edge. Measurements are reported for 1.9 μm gate length (L_g) HFETs. All DC measurements are averaged over several devices.

In our $x=0.53$ channel devices, higher channel doping results in higher $I_{D(\text{max})}$, but lower V_B . $I_{D(\text{max})}$ for dopings of 4, 6, and $8 \times 10^{18} \text{ cm}^{-3}$ is respectively 117, 220, and 371 mA/mm. V_B is 21.1, 15.6, and 5.3 V, giving an $I_{D(\text{max})} \times V_B$ product of 2.5, 3.4, and 2.0 W/mm respectively. f_t and f_{max} also increase with doping. f_t is 9.2, 11.3, and 12.8 GHz, and f_{max} is 34, 42, and 68 GHz, respectively.




Figure 12. I-V characteristics of $x=0.65$ HFET.

For our doubly-strained InAs-rich ($x=0.65$) channel device, we found $g_{m(\text{peak})} = 201 \text{ mS/mm}$, and $I_{D(\text{max})} = 276 \text{ mA/mm}$ (figure 12). f_t was 14.9 GHz and f_{max} 101 GHz (figure 13). This gives an effective electron velocity of $1.8 \times 10^7 \text{ cm/sec}$ for our 1.9 μm L_g , comparable to values obtained in MODFETs of similar L_g 's. The high f_{max} is a consequence of low g_d (0.9 mS/mm at peak f_t) as this device is now able to enter accumulation at $V_{gs} \geq 0 \text{ V}$. The voltage gain at peak f_t is 150. The average V_B was 12.8 V (figure 14). This results in an average $I_D \times V_B$ product of 3.5 W/mm. Devices capable of handling as much as $I_D \times V_B = 4 \text{ W/mm}$ were obtained. These values represent an improvement over similar gate length MODFETs of 2 to 3 times. High electron confinement and reduced gate leakage in these HFETs are instrumental in obtaining these values.

In conclusion, in the pursuit of high-power InAlAs/InGaAs HFETs, we have combined for the first time in a single device, an optimized heavily-doped channel, an AlAs enriched insulator, an InAs enriched channel, channel quantization, and mesa-sidewall leakage elimination. We have thereby been able to fabricate a high-voltage, high-current device with excellent microwave characteristics. Scaled down versions of this device are very promising for high-power microwave and photonics applications.




Figure 13. H_{21} and MAG vs. frequency for $x=0.65$.




Figure 14. Reverse I_g vs. V_{gs} characteristics for typical HFETs showing that our improvements have mitigated the degradation in V_B for $x=0.65$ ($W_g = 30\mu m$).

2.2.3 Publications and Meeting Papers

Bahl, S.R., and J.A. del Alamo.

"InAlAs/ n^+ -InGaAs HFETs: Impact of Dislocations and Channel Quantization." Paper presented at the Workshop on Compound Semiconductors Materials and Devices (WOCSEMMAD), Ft. Lauderdale, Florida, February 18-20, 1991.

Bahl, S.R., W.J. Azzam, and J.A. del Alamo. "Orientation Dependence of Mismatched $In_xAl_{1-x}As/In_{0.53}Ga_{0.47}As$ HFETs." *J. Crystal Growth* 111(1-4): 479-483 (1991).

Bahl, S.R., W.J. Azzam, and J.A. del Alamo. "Strained-Insulator $In_xAl_{1-x}As/n^+-In_{0.53}Ga_{0.47}As$ Heterostructure Field-Effect Transistors." *IEEE Trans. Electron Dev.* 38(9): 1986-1992 (1991).

Bahl, S.R., and J.A. del Alamo. "Elimination of Mesa-Sidewall Gate Leakage in InAlAs/InGaAs HFETs by Selective Sidewall Recessing." *Proceedings of the 18th International Symposium on Gallium Arsenide and Related Compounds*, Seattle, Washington, September 9-12, 1991.