

Distributed Power Architectures for Computing Systems

Giorgio SPIAZZI

University of Padova, Department of Information Engineering - DEI, Padova, Italy

spiazzi@dei.unipd.it



Distributed Power Architectures in Computing Systems

P. Mattavelli, P. Tenti, L. Rossetto, S. Buso, S. Saggini

Speaker: G. Spiazzi

Department of Information Engineering - DEI
University of Padova, ITALY

TWEPP 2007, Prague

1



Outline




- Conversion system architectures for DPS
 - Unregulated Intermediate Bus Converters (IBC)
 - Regulated Intermediate Bus Converters
- Isolated Point of Load converters (POLs)
- Non isolated POL: buck interleaved
- Digital control for high-frequency power conversion in Distributed Power Systems: current research activity at the University of Padova

TWEPP 2007, Prague

2



Power Distribution Problem



TWEPP 2007, Prague

3



Power Distribution Problem




- Very complex Power Management Architectures in Computing & Networking Systems
 - Many low voltage, high current and tightly regulated voltage sources
 - Accurate management for sequencing, tracking and fault management
 - High Power density needed for real estate saving and Thermal management issues
 - Low cost always mandatory in high volume applications

TWEPP 2007, Prague

4



Distributed Power Architectures



TWEPP 2007, Prague

5



AC-DC Front End




- EMI filter for attenuate high-frequency noise (both conducted and radiated) produced by the switching converters
- High-Power-Factor (HPF) rectifier for low-frequency harmonic standard compliance
- Isolated DC/DC converter for electrical isolation with the main and voltage scaling

TWEPP 2007, Prague

6



HPF Rectifier




- Boost converter in CCM
- Average current mode
- High power factor
- Output voltage higher than peak input voltage
- Dedicated control IC available

TWEP 2007, Prague

7



Isolated DC/DC




- Phase-shift modulated Full-bridge converter
- Soft switching operation exploiting the transformer leakage inductance

TWEP 2007, Prague

8



Narrow Input IBCs




TWEP 2007, Prague

9



Example of Unregulated IBC




TWEP 2007, Prague

10



Wide Input IBCs




TWEP 2007, Prague

11



Example of Regulated IBC



- Active-clamped for soft switching
- Synchronous rectification
- Large output inductor
- High voltage rating device (60V) for SR
- Switching frequency of the state-of-art: ~300KHz

TWEP 2007, Prague


12



Isolated POLs



No intermediate bus voltage




TWEP 2007, Prague

13



Example of Isolated POL





- Half bridge with current doubler
- Synchronous rectification

TWEP 2007, Prague

14



Current Doubler



- No center-tapped windings
- Current ripple cancellation
- Splitted load current between the two inductors

TWEP 2007, Prague

15



Non Isolated Point Of Load Converters



- Voltage Regulator Modules (VRMs)
 - Power trend
 - Interleaved buck converters
 - Current sharing
 - Adaptive voltage positioning
 - Digital control for high-frequency power conversion in Distributed Power Systems: current research activity at the University of Padova

TWEP 2007, Prague

16



VRM Intel Specifications



Specs VRD 10.x for Intel P4 Prescott

intel	
VRD 10.x - VRD 10.1	
Minimum FID (Voltage Identification)	1.4V
FID Range (FID)	0.8/0.75-1.6V
FID step	12.5mV
FID Tolerance Band (FID)	± 3%
Max Load Current	91.6 for VRD 10.0 115.4 for VRD 10.1
Voltage Identification	6 bit
Over Voltage Protection	FID + 200mV (Proposed)
Over Current Protection	Not fixed (Proposed)
Maximum overcurrent voltage allowed over FID	50mV
Minimum overcurrent time duration over FID	25µs
Dynamic FID	Ep to 41 steps (12.5mV/step)
IFreq@Vout	~500kHz
Load Line Regulation (Rload)	±0.01 (4mV)

- Low supply voltage
- Small tolerance band
- High load current
- High current slew rate
- Resistive output impedance

TWEP 2007, Prague

17



Outline




- Voltage Regulation Modules (VRM)
 - Power trend
 - Interleaved buck converters
 - Current sharing
 - Adaptive voltage positioning
 - Digital control for high-frequency power conversion in Distributed Power Systems: current research activity at the University of Padova

TWEP 2007, Prague

18

Single-Phase Synchronous Buck Converter

- High load current requires the use of parallel power MOSFETs or parallel power converters




Parallel device approach is not convenient since interleaved operation reduces output and input ripple

TWEPP 2007, Prague

19

Multiphase Interleaved Buck Converters





- Reduced current level per phase
- Reduced output current ripple
- Reduced input current ripple
- Increased bandwidth ($F_{eq} = N F_{sw}$)

TWEPP 2007, Prague

20


Multi-Phase Interleaved Converters



TWEPP 2007, Prague

21



Output Current Ripple Cancellation



TWEPP 2007, Prague

22

Multi-Phase Interleaved Converters



TWEPP 2007, Prague

23

Outline


- Voltage Regulation Modules (VRM)
 - Power trend
 - Interleaved buck converters
 - Current sharing
 - Adaptive voltage positioning
- Digital control for high-frequency power conversion in Distributed Power Systems: current research activity at the University of Padova

TWEPP 2007, Prague


24



Current Sharing in Parallel Channels




Current Sharing in Parallel Channels



Current Sharing in Parallel Channels



- Even **small mismatches** of duty-cycle or of channel resistance generate **serious current sharing issues**
- Example with unmatched duty-cycles:



- Similar results for small unmatched channel resistances (spread of MOSFET R_{dson} , difference on PCB layout, etc..)



Outline



- **Voltage Regulation Modules (VRM)**
 - Power trend
 - Interleaved buck converters
 - Current sharing
 - **Adaptive voltage positioning**
 - Digital control for high-frequency power conversion in Distributed Power Systems: current research activity at the University of Padova



VRM Intel Specifications




Specs VRD 10.x for Intel P4 Prescott

	VRD 10.0 - VRD 10.1
Maximum FID (Voltage Identification)	1.4V
Fid Range (FID)	0.875-1.4V
FID step	12.5mV
Fid Tolerance Band (FID)	+15mV
Max Load Current	91.6 for VRD 10.0 115.4 for VRD 10.1
Voltage Identification	6 bit
Over Voltage Protection FID + 200mV (Proposed)	
Over Current Protection	Notified (Proposed)
Maximum over-load voltage allowed over FID	50mV
Minimum over-load time duration over FID	25ns
Dynamic FID	Ep as 41 steps (12.5mV/step)
Max FID max	>50mV
Load Line Regulance (Rmax)	1mV/1.5mV

Resistive output impedance

$$V_{VTP,max} = VID - TOB - R_{DROOP} \cdot I_{load}$$



NOTE: 1. Presented as a deviation from VID

2. Socket load line Slope = 10 mV/A, TOB = +10 mV


“Droop Function” or “Adaptive Voltage Positioning”



Adaptive Voltage Positioning



- Adaptive voltage positioning (AVP) is required by VRM specs
- AVP is very effective on reducing VRM output caps:
 - For given output caps, output voltage variation is halved
 - For a given output voltage tolerance, output caps are halved







Adaptive Voltage Positioning



- AVP is realized by VRM resistive output impedance
- Number of parallel electrolytic caps is determined by condition: $ESR = R_{droop}$



Output voltage





TWEP 2007, Prague

31



Constant Resistive Output Impedance




TWEP 2007, Prague

32



AVP: Control Block Diagram




- Closed-loop control on $v_T = v_o + R_{droop} \cdot i_L$
- PI design so as to impose controller bandwidth $\omega_c = 1/(ESR \cdot C)$ (theoretically no need for high-performance controller)

TWEP 2007, Prague

33



AVP: Control Block Diagram



- Closed-loop control on $v_T = v_o + R_{droop} \cdot i_L$
- PI design so as to impose controller bandwidth $\omega_c = 1/(ESR \cdot C)$
- Use of an additional $R_p - C_p$ to limit precisely controller bandwidth

TWEP 2007, Prague


34



AVP with Ceramic Capacitors



- In ceramic capacitor $ESR < R_{droop}$



TWEP 2007, Prague


35



AVP with Ceramic Capacitors



- The higher the control bandwidth, the lower the output capacitor requirement: $C > 1/(\omega_c \cdot R_{droop})$
- Need for high-performance controller



TWEP 2007, Prague

36



Distributed Power Architectures in Computing Systems

P. Mattavelli, P. Tenti, L. Rossetto, S. Buso, S. Saggini

Speaker: G. Spiazzi

Department of Information Engineering - DEI
University of Padova, ITALY

TWEPP 2007, Prague

1



Outline




- Conversion system architectures for DPS
 - Unregulated Intermediate Bus Converters (IBC)
 - Regulated Intermediate Bus Converters
- Isolated Point of Load converters (POLs)
- Non isolated POL: buck interleaved
- Digital control for high-frequency power conversion in Distributed Power Systems: current research activity at the University of Padova

TWEPP 2007, Prague

2



Power Distribution Problem



TWEPP 2007, Prague

3



Power Distribution Problem




- Very complex Power Management Architectures in Computing & Networking Systems
 - Many low voltage, high current and tightly regulated voltage sources
 - Accurate management for sequencing, tracking and fault management
 - High Power density needed for real estate saving and Thermal management issues
 - Low cost always mandatory in high volume applications

TWEPP 2007, Prague

4



Distributed Power Architectures




TWEPP 2007, Prague

5



AC-DC Front End



- EMI filter for attenuate high-frequency noise (both conducted and radiated) produced by the switching converters
- High-Power-Factor (HPF) rectifier for low-frequency harmonic standard compliance
- Isolated DC/DC converter for electrical isolation with the main and voltage scaling

TWEPP 2007, Prague

6




Digital Control



- Technology independent design
(Hardware Description Language - HDL)

Better resources employment

- Lower Time to market (faster design process)
- Intellectual Property - IP
- Easy scaling with advances in fabrication technologies



TWEP 2007, Prague

43



Critical Issues of Digital Control



- *Lack of experienced people* in digital design and power electronics
- *Lack of understanding* and research on how to realize simple digital IC which comply with the cost/complexity constraints of computing/telecom applications
 - Specific dedicated digital or mixed-signal ICs are needed (no discrete uC or DSP)
- Quantization effects (limit cycles) and control delays (bandwidth limitation) has to be considered
- Conversion solutions and digital complexity
 - High resolution DPWM
 - High resolution AD and DA converters



Need of simple-mixed signal control architectures

TWEP 2007, Prague

44



Research Activities in Digital Control




- Investigating the digital advantage
 - Auto-tuning systems
 - Complex power management
- Solving the digital trouble
 - Mixed signal control architectures

TWEP 2007, Prague

45



Mixed-Signal Voltage-Mode Control



Features:


- ✓ Simple analog interface (low-resolution DAC + comparator)
- ✓ No need for ADC and DPWM
- ✓ No quantization effects
- ✓ High dynamic performance

TWEP 2007, Prague

46



DAC operation



TWEP 2007, Prague


47



Experimental Results



Load step variation



time: 10 μsec/div

TWEP 2007, Prague

48



Auto-Tuning System




Objective:

- Investigation of PID autotuning techniques for digitally controlled voltage-mode synchronous buck converters
- Features:
 - ✓ Closed-loop operation during autotuning
 - ✓ Direct autotuning based on specified dynamic requirement without transfer function identification
 - ✓ Simple algorithm




Experimental Results



Experimental Results




Load step variation after autotuning
($f_c = 13\text{kHz}$, $m_\phi = 60^\circ$)



Power Line Communication



Distributed dc-dc converters sharing the same voltage bus



16-Phases Interleaved Buck Converter



- High number of phases enables higher switching frequencies and lower L
- The requirement for precise timing and automatic current sharing call for digital control
- Prototype
 - 16 Phases Buck converter
 - 1.56 MHz Switching Frequency (each channel)
 - ≈ 25 MHz Sampling Frequency
 - $V_m = 3\text{V}$
 - $V_{out} = 1\text{V}$, $I_{out} = 8\text{A}$
 - $q_{ADC} = 16\text{mV}$
 - $L = 300\text{nH}$
 - $C_{out} = 30\mu\text{F}$

Project in which our Ph.D student (Daniele Trevisan) was involved during his visit at COPEC (Colorado Power Electronics Center) - Boulder



Digital Control for 16-Phases Buck Converter

