# Generation of Analog Voltages to Improve Flash Memory Read Speed 

by<br>Michelle Ying-Wai Eng<br>Submitted to the Department of Electrical Engineering and Computer Science<br>in Partial Fulfillment of the Requirements for the Degrees of Bachelor of Science in Electrical Science and Engineering and Master of Engineering in Electrical Engineering and Computer Science at the Massachusetts Institute of Technology

January 15, 1998
Copyright 1998 Michelle Ying-Wai Eng. All rights reserved.

The author hereby grants to M.I.T. permission to reproduce and distribute publicly paper and electronic copies of this thesis and to grant others the right to do so.

Author $\qquad$

> Department of होTectrical Engineering and Computer Science January 15, 1998

Certified by $\qquad$


Accepted by $\qquad$


Chairman, Department Committee on Graduate Theses



```
Eng
```


# Generation of Analog Voltages to Improve Flash Memory Read Speed by Michelle Ying-Wai Eng 

Submitted to the
Department of Electrical Engineering and Computer Science
January 15, 1998


#### Abstract

In Partial Fulfillment of the Requirements for the Degrees of Bachelor of Science in Electrical Science and Engineering and Master of Engineering in Electrical Engineering and Computer Science


#### Abstract

A method to improve Flash memory read speed is discussed. This methodology entails applying a direct voltage to the wordline of the Flash cells. The direct voltage is applied using "sample and hold" at a supply voltage of 3 v . A positive voltage reference of 2 v is generated using a Precision Voltage Reference circuit (PVR). The voltage is then held and recharged in a sampling capacitor. The output to the wordline is held constant by adjusting the Active and Positive Pump regulation associated with a Read. In addition, a study of possible low-voltage techniques is included which may extend 3 v "sample and hold" to 1 v supply voltage. An op-amp is designed which can handle a low VCC supply ( $1 \mathrm{~V}<\mathrm{VCC}<1.5 \mathrm{~V}$ ) and a large input voltage swing on the reference voltage ( $0.05 \mathrm{~V}<\mathrm{Vref}<0.95 \mathrm{~V}$ ). The comparator can be used for Flash memory sensing circuitry and pump regulation circuitry. The input stage uses a complementary design combined with a cascoded input to maximize the input common mode voltage range (CMR). The output inverters are designed using low threshold voltage devices in order to provide a larger output voltage swing and to minimize propagation delay.


Thesis Supervisor: Dr. Christopher Terman
Title: Senior Lecturer

## Acknowledgements

I would first like to thank my Intel supervisor Michelle Chuaprasert for her untiring support and positive attitude. Without Michelle, this thesis would never have been published. Also, I would like to thank my MIT thesis supervisor Dr. Christopher Terman for his helpful comments and unbounded sense of humor. Thanks to Sherif Sweha for giving me the chance to work with some of the best engineers at Intel.

Thanks also go to my wonderful friends and family. Without their love and support, I would not be where I am today. Humor me and let me name them: Alice, Ken, Jenny, Kathy, gramps1 and 2. Special thanks to Walter von Koch, my better half.

I would also like to acknowledge Bob B., Marc L., Jeff E., Thomas T., and Kerry T. for providing support and technical expertise. Thank to Lester V., Charles Y., and Janice B. of the Legal department for their speediness in allowing me to publish. Finally, thanks to Mario A., Isidro L., Karthi R., Tom B., and Nelson C. for keeping me sane and saving me from the lions and ants.

## Table of Contents

LIST OF FIGURES ..... 5
LIST OF TABLES ..... 9

1. GENERAL INTRO ..... 10
1.1 PURPOSE ..... 10
1.2 FLASH MEMORY ..... 11
1.3 PUMPS ..... 13
1.4 READ - WORDLINE ..... 15
1.5 OVERVIEW ..... 18
2. 3V SAMPLE AND HOLD ..... 20
2.1 Precision voltage reference(PVR) ..... 20
2.1.1 Introduction ..... 20
2.1.2 Methods ..... 26
2.1.3 Results ..... 45
2.2 Active Pump ..... 58
2.2.1 Introduction ..... 58
2.2.2 Method / Results ..... 61
2.3 Miscellaneous ..... 72
3. 1V OP AMP ..... 74
3.1 InTRODUCTION. ..... 74
3.1.1 Purpose and functionality ..... 74
3.1.2 Past Work / Background ..... 76
3.1.3 Relation to PVR ..... 82
3.2 METHODS ..... 83
3.3 RESULTS. ..... 94
4. CONCLUSIONS ..... 102
4.1 3V SAMPLE AND HOLD ..... 102
4.21 V OP-AMP ..... 104
5. APPENDIX ..... 106
5.1 Appendix A: Original simulation of wordline ..... 106
5.2 APPENDIX B: SIMULATION RESULTS FOR DIRECT WORDLINE REGULATION. ..... 107
5.3 APPENDIX C: UPDATED CAPACITANCE VALUES FORPVR ..... 108
5.4 APPENDIX D: ZOOMED LEFT SCHEMATIC OFPVR, MOP ..... 109
5.5 Appendix E: Zoomed right side ofplr, MOP ..... 110
5.6 APPENDIX F: ZOOMED LEFT SIDE OFPVR, CAM ..... 111
5.7 Appendix G: ZOOMED RIGHT SIDE OFPVR, CAM. ..... 112
5.8 APPENDIX H: SCHEMATIC OF ACTIVE PUMP REGULATION ..... 113
5.9 APPENDIX I: INITIAL OP-AMP SIMULATION RESULTS ..... 114
5.10 APPENDIX J: NEW OP-AMP SIMULATION RESULTS. ..... 117
6. REFERENCES ..... 120
List of Figures
Figure 1: Threshold voltages ..... 12
FIGURE 2: REQUIRED vOLTAGE LEVELS ..... 13
Figure 3: Charge pump "cell" ..... 14
Figure 4: Pump operation with regulation. ..... 15
Figure 5: DECODE PATH TO WORDLINE ..... 16
Figure 6: Path to WL for a read. ..... 17
FIGURE 7: (A) BLOCK DIAGRAM OF PUMPS USINGREF2. (B) TRADITIONAL WAVEFORMS FOR CHOOSING
REF2. ..... 21
FIGURE 8: PRECISION VOLTAGE REFERENCE (A) THEORETICAL, (B) CMOS ..... 21
Figure 9: DECODE PATH TO wORDLINE ..... 27
Figure 10: Map of traditionalVCC to wordline voltage ..... 27
Figure 11: ORIGINALPVR with load ..... 34
Figure 12: DECAY OF CAPACITOR OVER TIME. ..... 36
Figure 13: Concept of "SAMPLE AND HOLD" ..... 36
Figure 14: Model to test initial Sampling changes ..... 37
Figure 15: Test of sample and hold all skews. ..... 38
Figure 16: PVR with Metal options. ..... 40
Figure 17: CAM OPTION OFPVR ..... 41
Figure 18: SAMPLING WAvEFORMS FOR PRECISION VOLTAGE REFERENCE- MULTIPLIED BY AN UNDISCLOSED
CONSTANT ..... 42
Figure 19: MODEL TO CALCULATE PROP. DELAY FROM OSCILLATOR TOPVR. ..... 43
Figure 20: SimULATION TO FIND SAMPLING WAVEFORMS FORPVR ..... 47
Figure 21: Simulation to verify sample times ofpVr ..... 48
Figure 22: MEASUREMENT OF CURRENT BURNED By PVR ..... 50
FIGURE 23: MODEL of NMOS and CAPACITOR IN SERIES ..... 52
Figure 24: Test CAM option PVR - B has less leakage thanA (Smaller pass gate) ..... 53
FIGURE 25: PVR, CAM OFF ..... 54
Figure 26: VCC POWERUP SCHEME ..... 55
FIGURE 27: PVR POWERUP - 1v/10US ALL SKEWS ..... 57
Figure 28: The different powerup modes of the active pump. ..... 60
FIGURE 29: DIAGRAM OF REGULATION CIRCUIT ..... 62
FIGURE 30: SIZING ACTIVE PUMP. TOP = FIRST SIMULATION BOTTOM $=$ VERIFY. ..... 64
Figure 31: Active Pump in Metal options. ..... 65
FIGURE 32: ACTIVE MODE OF PUMP, ALL SKEWS (MINUS SLOW N SLOW P) ..... 66
Figure 33: Active mode of pump, SLOW n SLOW P ..... 67
FIGURE 34: Standby Current of pump top - NEw CURRENT BOTTOM - OLD CURRENT. ..... 68
Figure 35: CAM OPTION OF ACTIVE PUMP. ..... 69
Figure 36: Active pump, CAM selected on ..... 70
Figure 37: Active pump, CAM selected OFF ..... 71
FIGURE 38: POWERUP OF ACTIVE PUMP WITH POSITIVE PUMP AT1v/10US ..... 72
Figure 39: Traditional differential amplifier ..... 75
FIGURE 40: (A) DGMOS INVERTER (B) OPERATION WHEN INPUT IS 1-->0 (C) OPERATION WHEN INPUT IS0-->
1.79
Figure 41 : SIMPLE DIFFERENTIAL AMPLIFIER. ..... 84
FIGURE 42: INITIAL BLOCK DIAGRAM OF DIFFERENTIAL AMPLIFIER ..... 85
Figure 43: Initial op-AMP, RESIZED WITh IbiAS=15UA, vin_pOS=0.05 ..... 86
FIGURE 44:InITIAL OP-AMP, RESIZED WITH IBIAS=15UA, VIN_POS=VCC/2 ..... 87
FIGURE 45: InITIAL OP-AMP, RESIZED WITH IBIAS=15UA, VIN_POS=0.95 ..... 88
Figure 46: IdS vs. Vds curve - Lower bias implies lower Vdsat ..... 89
FIGURE 47: Initial Op-AMP, RESIZED WITH IBIAS=30UA, VIN_POS=0.05, MARK ..... 90
FIGURE 48: Initial op-AMP, RESIZED WITH IbIAS=30UA, vin_POS=VCC/2, MARK ..... 90
Figure 49: Initial op-amp, resized with Ibias=30uA, vin_POS=0.95, MARK ..... 91
FIGURE 50: OP-AMP WITH PRIME DEVICESIBIAS=30UA, VIN_POS=0.05, MARK ..... 92
Figure 51: Op-AMP WITH PRIME DEvices Ibias=30UA, vin_POS=VCC/2, MARK ..... 93
FIGURE 52: OP-AMP WITH PRIME DEVICES IBIAS=30UA, VIN_POS=0.95, MARK ..... 93
Figure 53: Folded cascoded input ..... 94
Figure 54: Block diagram of or-amp with cascode and prime devices ..... 96
FIGURE 55: OP-AMP WITH CASCODE AND PRIME DEVICES, VIN_POS $=0.05$, MARK ..... 97
Figure 56: Op-AMP WITH CASCODE AND PRIME DEVICES, VIN_POS=VCC/2, MARK ..... 97
FIGURE 57: OP-AMP WITH CASCODE AND PRIME DEVICES, VIN_POS=0.95, MARK. ..... 98
FIGURE 58: OP-AMP AS A UNITY GAIN BUFFER ..... 99
Figure 59: Transfer curve of op-amp. ..... 100
Figure 60: Zoomed left side of PVR in metal options. ..... 109
FIGURE 61: ZOOMED RIGHT SIDE OFPVR IN METAL OPTIONS ..... 110
FIGURE 62: ZOOMED LEFT SIDE OFPVR WITH CAM OPTION ..... 111
Figure 63: Zoomed right side ofPVR with CAM option ..... 112
Figure 64: REGULATION CIRCUIT OF ACTIVE PUMP. ..... 113
FIGURE 65: InITIAL OP-AMP, RESIZED WITH IBIAS=30UA, VIN_POS=VCC/2, SLOW N SLOW P. ..... 114
Figure 66: Initial op-AMP, RESIZED with Ibias=30uA, Vin_POS=0.05, SLOW N SLOW P ..... 114
FIGURE 67: INITIAL OP-AMP, RESIZED WITH IbIAS=30UA, VIN_POS=0.95, SLOW N SLOW P ..... 115
FIGURE 68: Initial Op-AMP, RESIZED WITH IBIAS=30UA, VIN_POS=0.05, FAST N FAST P ..... 115
FIGURE 69: INITIAL OP-AMP, RESIZED WITH IBIAS=30UA, VIN_POS=VCC/2, FAST N FAST P. ..... 116
Figure 70: Initial op-amp, RESIZED WITH IBIAS=30UA, VIN_POS=0.95, FAST N FAST P. ..... 116
FIGURE 71: OP-AMP WITH CASCODE AND PRIME DEVICES, VIN_POS=0.05, SLOW N SLOW P. ..... 117
FIGURE 72: OP-AMP WITH CASCODE AND PRIME DEVICES, VIN_POS=VCC/2, SLOW N SLOW P. ..... 117
FIGURE 73: Op-AMP WITH CASCODE AND PRIME DEVICES, VIN_POS=0.95, SLOW N SLOW P. ..... 118
FIGURE 74: OP-AMP WITH CASCODE AND PRIME DEVICES, VIN_POS=0.05, FAST N FAST P. ..... 118
FIGURE 75: OP-AMP WITH CASCODE AND PRIME DEVICES, VIN_POS=VCC/2, FAST N FAST P ..... 119
FIGURE 76: OP-AMP WITH CASCODE AND PRIME DEVICES, VIN_POS=0.95, FAST N FAST P. ..... 119

## List of Tables

TABLE 1: PRECISION VOLTAGE REFERENCE INPUTSOUTPUTS. ..... 24
TABLE 2: RESULTS OF DIRECT VOLTAGE ON WORDLINE(MULTIPLIED BY AN UNDISCLOSED CONSTANT) ..... 28
TABLE 3: CAPACITANCE ESTIMATES FOR COUPLING CALCULATIONS ..... 31
TABLE 4: COUPLING ERROR ON REF2 ..... 32
TABLE 5: LEAKAGE ON PASSGATE TRANSISTOR NOMINAL DISCHARGE ..... 44
TABLE 6: SKEWS FOR SIMULATIONS. ..... 45
TABLE 7: ACTIVE PUMP INPUTS AND OUTPUTS. ..... 61
TABLE 8: PROPAGATION DELAYS FROM INPUT TO OUTPUT OF OPAMP, WITH A 2PF LOAD. ..... 101
TABLE 9: ORIGINAL SIMULATION - DOUBLING MI DECREASES WL SELECT TIME EVEN WHILE DECREASING SIZES OF OTHER DEVICES IN DECODER ..... 106
Table 10: WL select time $\mathrm{VCC}=2.7 \mathrm{v}, \mathrm{T}=100$, SLOW N SLOW P ..... 107
Table 11: WL SELECT TIME VCC=3.65v, T=-40, FAST N FAST P. ..... 107
TABLE 12: FTRC VALUES FOR FLASHPAIR WITH NEW LAYOUT. ..... 108
TABLE 13: FTRC VALUES FOR ACTIVE PUMP WITH NEW LAYOUT. ..... 108

## 1. General Intro

### 1.1 Purpose

One of the challenges facing a circuit designer today is optimizing for the worst case VCC, since a chip's power supply can vary within a certain percentage of precision. Thus, if $\mathrm{VCC}=3 \mathrm{v}$, circuits must be optimized to be operational at both 2.7 v and 3.6 v .

The ability to read information from memory quickly is a necessary feature of Flash Memory. If the wordline to the desired Flash cells can be selected faster, one would see a speedup in reads. This thesis will concentrate on a method to improve read speed.

Currently, wordlines in Flash memory are driven high for a read to a value dependent upon VCC. Since the input voltage range can vary, the circuit designer must design for the minimum possible VCC. It is hypothesized that driving the wordline high with a direct voltage instead of referencing VCC will increase the read speed.

The initial design and simulations will be produced for a 3v technology. The methodology will also be used to extend to a 1v differential amplifier. Recreating circuitry for 1 v technology introduces many complications, since the threshold voltage of a typical P or N device is 0.8 v . The 1 v design must conform to a new Intel Process. Many complications arise for low power design. This $1 v$ diff amp can be used in conjunction with future innovation to extend the completed 3 v design to 1 v .

### 1.2 Flash memory

In this new age of shrinking laptops, handheld PCs, digital computers, and handheld recorders, memory storage which is safe, reliable, and low-power is becoming a high priority. Flash memory has many advantages over traditional memory media such as ROM, SRAM, EPROM, EEPROM, and DRAM. These advantages include nonvolatility (retains memory after power off), updateability (rewrites are possible), high density, ruggedness, and re-write ability within a host (no UV light needed for an erase).

The Flash transistor allows its threshold voltage to be changed electrically. The modified voltage remains even after the power supply is turned off. Alteration of the threshold voltage is made possible by the Flash cell's floating gate. The polysilicon floating gate sits, or "floats," between the gate and the channel.

When the Flash threshold voltage is set greater than or equal to 5.3 v , the Flash cell is considered programmed. Programming, or the " 0 " logic state, is accomplished by hot electron injection. The high voltages applied between gate, drain and source of the Flash transistors create an electric field, which allows some electrons to become "hot" and jump onto the floating gate. Eventually, no more charge can be accepted on the floating gate. When the programming voltages are removed, the negative charge on the floating gate remains, resulting in a higher threshold voltage for the Flash cell.

The Flash cell is "erased," or " 1 ," if it has a threshold voltage less than or equal to 3.1 v . Erase is done using Fowler-Nordheim tunneling. Tunneling creates a field which
removes electrons from the floating gate and thus lowers the Flash cell's threshold voltage.

A write to Flash memory is performed by erasing entire blocks in a "flash" and then programming the desired bytes or words. Erasing blocks instead of single devices ensures reliable threshold voltage values and avoids possible problems with device characteristics.

During a read, one must set the gate-to-source voltage of the Flash cell to 5 v . If the drain current of the Flash cell flows, then the cell is a " 1 " (erased). If no current flows, the cell is a " 0 " (programmed). ${ }^{1}$ The threshold voltages for the flash cell and a read are depicted in Figure 1.


Figure 1: Threshold voltages

[^0]The necessary gate, drain and source voltages for program, erase and read of Flash cells are pictured in Figure 2.


Figure 2: Required voltage levels

### 1.3 Pumps

Since the input power supply is 3 v , one must determine how to generate 5 v on the gate of the Flash cell. Voltages higher than VCC are produced by using pumps. ${ }^{2}$ The pump concept is based on the bi-polar voltage multiplier. Switching the voltages on the ends of a capacitor can increase the resulting reference voltage. For example, if a capacitor originally has a 3 v differential and the bottom node is switched to 3 v , the top node will switch to 6 v to maintain the 3 v differential. By using this switching concept with clocked coupling capacitors, one can increase the input voltage through stages. Diodes must also be placed after the input supply and between capacitors to prevent

[^1]reverse bias current. These diodes can be implemented in CMOS using s-devices. Sdevices have a lower threshold voltage than NMOS devices. Bootstrapping is also used in pumps to avoid threshold drops in voltage across devices. In other words, bootstrapping "boosts" the gate voltage on the diode to avoid a threshold voltage drop across the diode. An example pump is shown in Figure 3.


Figure 3: Charge pump "cell" ${ }^{3}$
An actual pump combines many of these s-device pump "cells." Clock drivers supply the clock signals to the pump. To keep the output voltage constant, regulation is used. Regulation is achieved using a differential amp, voltage divider, and oscillator as shown in Figure 4. If the inputs to the diff amp are not equal, the output of the diff amp will rise or fall. A fall in voltage at the output of the diff amp will speed up the oscillator.

This rise in oscillator frequency will change the clock drivers, which will alter the output pump voltage. As the output of the entire pump reaches its desired regulated value, the oscillator will slow down.


Figure 4: Pump operation with regulation

### 1.4 Read - wordline

The gates of the flash cells of the memory array are attached to a global wordline. In order to place 5 v on the gate of the flash cells for a read, the p-device driver for the global wordline must be driven high. The decode path, including this driver, is shown in Figure 5.

[^2]The positive pump output (HSRCDRV) is connected to the source of the p-device driver. The gate of the p-device driver (HGTDRV) is connected to the negative pump output. The voltages applied to the driver during a read have historically been $1.5 *$ VCC and $-1.5 *$ VCC respectively. Since VCC can vary from $2.7 \mathrm{v}-3.6 \mathrm{v}$, the voltages applied range from 3.9-5.5v.

An address change at the pads will send the requested address to the required decoder and wordline. Initially, HNGTDRV=HNSELWVK=HSRCDRV=HSRCDIV = 1.5* VCC and HADDR $=0 \mathrm{~V}$ for a read. The gate of the p -driver, HGTDRV is


Figure 5: Decode path to wordline
always kept on at $-1.5^{*} \mathrm{VCC}$. The address change will enable PREDECRA, PREDECRB, and DECR. This change will cause node A to switch from 1 to 0 and output $1.5 * \mathrm{VCC}$ onto PSRC. A read in the decode path is depicted in Figure 6.

It is hypothesized that there are two methods of improving read speed. First, the p-device driver can be sized as large as possible without largely affecting die size.

Increasing the size directly increases speed; however, doubling the size of the devices would entail a doubling in area.

Secondly, one can directly apply up to 5.5 v onto PSRC instead of referencing VCC and designing for $\mathrm{VCC}=2.7 \mathrm{v}$.


Figure 6: Path to WL for a read
The second method would require a constant voltage reference which cannot fluctuate with VCC. References of $4 v$ (REF4) and $2 v$ (REF2) have already been invented. The Precision Voltage Reference circuit (PVR), which generates REF4 and

REF2, uses the difference in threshold voltages between two flash cells to generate a constant voltage. ${ }^{4}$ The PVR will be discussed in depth in the next chapter.

### 1.5 Overview

Implementation of 3 v "sample and hold" involves first examining the path to the flash cell wordline. Simulations were run to determine the before and after effects of applying a direct voltage to the wordline. After verifying a speed improvement, one then needed to design the additional circuitry. A sampling capacitor was added to the PVR circuit to hold 2 v constant. Other circuitry was also added for functionality. Two signals, PVREN and SAMPLE, are periodic and originate from the oscillator. These signals are used in combination to enable and refresh the 2 v held in the sampling capacitor. Other simulations were run to verify the size of the capacitor chosen, leakage effects, coupling of other circuits, and decay off of the capacitor. Powerup and warmup sims were run to assure that these timings were not changed. Also, the standby current was measured and found to increase to 5.4 uA with the new changes to the PVR. Two implementations of the PVR are discussed in the thesis, one in metal options, and the other a CAM option.

To implement 3 v "sample and hold," changes were also necessary to the active pump, which outputs the voltage needed to the wordline during a read. The original operation of the pump was first simulated and tested. Then new logic and regulation was added to take the constant REF2 (2v) input to the pump instead of the 1.5 VCC input. The new regulation for the pump needed to be resized. Simulations were run to find and

[^3]verify these sizes. Powerup was also run to verify that the timing was not changed. Standby current was also measured to ensure that it was not increased from previous numbers. Finally, the active pump was implemented and tested in both metal options and CAM options.

Since the PVR is essentially a differential amplifier, a 1v op-amp is developed within this thesis. The 1 v op-amp is crucial in the search for a working 1v PVR and eventually a working 1 v "sample and hold." Techniques to lower the supply voltage to 1 v are discussed. These range from changing the process to using "new" devices which dynamically alter the threshold voltage of transistors. A 1v op-amp is then developed which attempts to avoid a change of process or "new" devices. A simple differential amplifier is first simulated. These initial sims fail operation, since the $V_{t}$ of a device ( 0.8 v ) is obviously too high. Next, a complementary input stage comparator which is operational at 1.5 v is used as a starting point for the 1 v op-amp. This comparator is resized to function at 1 v with an Ibias of 15 uA . However, the op-amp is too slow and the current is too small to generate. Therefore, the op-amp is resized to operate with an Ibias of 30 uA .

To improve the propagation delay, prime devices which have low threshold voltages are used in the output inverters. This allows the output of the amplifier to swing rail-to-rail. Finally, the input stage is altered to a cascoded complementary input stage. This allows the common mode range (CMR) to swing rail-to-rail at a low voltage. The final op-amp with cascode and prime devices is simulated and verified to be operational
at 1 v . However, the propagation delays in the resulting op-amp can still be improved and optimized. Final simulations are done to verify the op-amp's transfer curve and operation as a unity gain buffer.

## 2. 3 v sample and hold

### 2.1 Precision voltage reference (PVR)

### 2.1.1 Introduction

### 2.1.1.1 Purpose and functionality

The precision voltage reference circuit generates voltage references REF4 (4v) and REF2 (2v). These 4 v and 2 v references are used as inputs to various parts of the chip, such as the positive and negative pumps, the vpp detectors, and the Y-path series regulated loadline. All of these circuits need a reliable voltage reference which does not vary as VCC can. The precision voltage reference is particularly important for the positive and active pumps. During chip turn on, the pumps must use REF2 instead of VCC regulation (since it takes a while for VCC to ramp up). The block diagram of the use of REF2 in the pumps is shown in Figure 7. The active pump logic chooses between REF2 and VCC regulation. The active pump and changes will be explained in greater detail in the next section.
a.)


Figure 7: (a) Block diagram of pumps using REF2. (b) Traditional waveforms for choosing REF2

The precision voltage reference circuit uses the difference in threshold voltages between two flash cells to generate a constant voltage. ${ }^{5}$ The theoretical and CMOS precision voltage reference is pictured in Figure 8. Resistors $R$ and $2 R$ form a resistor
(a)


Figure 8: Precision voltage reference: (a) Theoretical, (b) CMOS
divider relationship so that $V_{3}=2 / 3 V_{\text {out }}$. In order to minimize the fluctuations of the opamp at equilibrium, the current $\mathrm{I}_{\mathrm{d} 1}$ and $\mathrm{I}_{\mathrm{d} 2}$ must be the same, and $\mathrm{V}_{1}$ must be close to $\mathrm{V}_{2}$.

The equations to determine $V_{t 1}$ and $V_{t 2}$ are as follows:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{d}} \sim \mathrm{~V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}} \\
& \mathrm{~V}_{\mathrm{tl}}=\mathrm{V}_{\mathrm{gs} 1}-\mathrm{I}_{\mathrm{d}} \\
& \mathrm{~V}_{\mathrm{t}}=\mathrm{V}_{\mathrm{gs} 2}-\mathrm{I}_{\mathrm{d}} \\
& \mathrm{~V}_{\mathrm{t} 2}-\mathrm{V}_{\mathrm{tl}}=\mathrm{V}_{\mathrm{gs} 2}-\mathrm{V}_{\mathrm{gs} 1} \\
& \mathrm{~V}_{\mathrm{gs} 1}=\mathrm{V}_{3}=2 / 3 \mathrm{~V}_{\text {out }} ; \mathrm{V}_{\mathrm{gs} 2}=\mathrm{V}_{\text {out }} \\
& \mathrm{V}_{\mathrm{t} 2}-\mathrm{V}_{\mathrm{t} 1}=\mathrm{V}_{\text {out }}-2 / 3 \mathrm{~V}_{\text {out }} \\
& \mathrm{V}_{\text {out }}=3\left(\mathrm{~V}_{\mathrm{t} 2}-\mathrm{V}_{\mathrm{t} 1}\right) \\
& \text { For } \mathrm{V}_{\text {out }}=4 \mathrm{v}, \mathrm{~V}_{\mathrm{t} 2}=4, \mathrm{~V}_{\mathrm{t} 1}=2.667 .
\end{aligned}
$$

Figure 8(b) depicts the CMOS version of the precision voltage reference. The flash cells FG1 and FG2 are different from conventional flash cells because they are used to store specific charge values (4 and 2.667) instead of continually being programmed and erased with various threshold voltages. The two NMOS transistors connected to the drain of the flash cells are cascode devices. These transistors maintain the voltage at the drain of the flash cells at a threshold voltage below the gate voltage of the cascode device. The cascode devices prevent drain disturb, making sure the flash cell drain voltages are equal in equilibrium. In other words, the drain of FG1 $=$ drain of FG2 $=$ Vtn. Gates M1 and M2 act as a current mirror. Thus, if the current through FG1 is decreased in comparison to FG2, the current through M1 will decrease by decreasing the drain voltage.

[^4]The lowered drain voltage of M1 is reflected and lowers the Vgs of M2. Subsequently, M2 will want to decrease current. Since FG2 is still maintaining the same amount of current as before, it attempts to transfer its current to M2. This higher current, in conjunction with the lowering of the Vgs of M2, causes the Vds of M2 to increase. Vds of M2 increasing implies a lowering in the drain voltage of M2. M3 is an s-device which acts as a source follower (change in voltage at its gate is reflected at its source -Vt ). Thus the voltage on the gate of M 3 is lowered, which lowers the output current and $\mathrm{V}_{\text {out }}$. The drop in $\mathrm{V}_{\text {out }}$ will lower the gate voltage at FG2, which will lower the current through FG2 and put $\mathrm{I}_{\mathrm{d} 2}$ and $\mathrm{I}_{\mathrm{d} 1}$ into equilibrium again.

### 2.1.1.2 Inputs and outputs

Table 1 summarizes the inputs and outputs of the precision voltage reference. It includes

| Inputs |  |  |
| :---: | :---: | :---: |
| IS5V | indicates VCC=5v |  |
| POWDFF | enable PVR during powerup (on 55us after POWUND) |  |
| PGMEN | enable trimming of PVR |  |
| MF1DRAIN | connected to drain of 2.666Vt cell during trim |  |
| MF2DRAIN | connected to drain of 4.0Vt cell during trim |  |
| MFGATE | used for trimming flash cells |  |
| PVREN | PVR enable, from MFO |  |
| SAMPLE | PVR sample (refresh) from MFO |  |
| SELSMPHLD | ON = sample and hold OFF = old PVR |  |
| Outputs |  |  |
| REF4 | outputs 4V |  |
| REF2 | outputs 2V (sampled) |  |

Table 1: Precision voltage reference inputs/outputs
the new signals added: PVREN, SAMPLE, and SELSMPHLD, which will be explained through the course of the thesis.

### 2.1.1.3 Past Work

Unfortunately, the precision voltage reference's circuitry burns too much power and current and is therefore shut-off during Standby or Deep Power Down modes. The precision voltage reference is also off during Active mode (Read mode), since $1.5^{*} \mathrm{VCC}$ is used for the wordlines. Also, the PVR takes more than 600 ns to warm up when turned
on. This would make it impossible to try to enable the circuit for a Read, which has to happen in under 120ns. In other words, if a Read happened after the chip was in Deep Power Down mode, there would not be enough time to warm up the precision voltage reference circuitry and to access the constant REF2 reference. One would need a way to hold the 2 v reference permanently so that it could be used as a reference to the active pump. The constant REF2 reference would allow a constant voltage to be generated on the wordline.

A recent Intel project has designed a way to hold REF2. However, the project's objective was to obtain tighter regulation of their voltages. This high precision voltage regulation is needed to program the multilevel Flash cells in their project. ${ }^{6}$ For multiple bit Flash memory, the sensing regions for threshold voltages are much smaller. Therefore, the voltages need to be accurately regulated. The multilevel cell project is also designed on a 5 v technology with different circuitry, including completely different pumps, regulation, and logic. Yet the idea of holding REF2 seems possible to apply to this problem of direct voltage regulation. The 2 v reference could be held in a capacitor which would be recharged every so often in a "sample and hold." The main difference would be that the "sample and hold" will be used for improving read speed instead of for regulating programming voltages. Also, the extra voltage self-regulation circuit used in the previous project for programming is not a necessary feature, since the sensing margins for the current project allow more room for error.

[^5]The main concern of using "sample and hold" is its reliability and the impact of the large capacitor on die size. REF2 and REF4 must be accurate to within $3 \%$ of their values at all times. Results from the past 5v Intel project indicate that "sample and hold" can be reliable and also consistent, since it maintains the precise voltage of REF2 and allows the precision voltage reference to only turn on during refresh of the capacitor.

### 2.1.2 Methods

The initial step in determining the feasibility of direct wordline regulation is to examine the path to the wordline. When an address change occurs on the pad of the chip (indicating a read request), the address is input into the decode path. The end of the decode path to the wordline is shown again in Figure 9. The correct wordline is chosen by the decode path. To set the wordline high for a read, a gate-to-source voltage of approximately 11 v is placed on the p -device driver for the wordline.


Figure 9: Decode path to wordline

Initial simulations were done to verify the wordline select and deselect timings. In these simulations, the traditional voltages applied to the p -device driver are $1.5^{*} \mathrm{VCC}$ to


Figure 10: Map of traditional VCC to wordline voltage
the source and $-1.5 * \mathrm{VCC}$ to the gate (see Figure 10 ). If the p-device driver is doubled in
size, there is a significant decrease in wordline select time. However, doubling the pdevice size would entail a doubling in area. The results of the original simulations of the decode path are in Appendix A.

The hypothesis of a speedup in wordline select time by applying a direct voltage is tested by simulating the decode path in HSPICE and replacing (during a read) HSRCDRV $=\mathrm{PSRC}=1.5 \mathrm{VCC}$ with a direct range of arbitrary voltages. Test vectors sweep the voltage HSRCDRV from 3.9-5.5v to determine the speed-up gain.

The results of direct voltage for worst case HSRCDRV at slow n slow $\mathrm{p}, \mathrm{T}=100$, $\mathrm{VCC}=2.6 \mathrm{~V}$ are shown in Table 2.

| HSRCDRV (V) | WL select time (ns) |
| :---: | :---: |
| 1.5 VCC | 142 |
| 3.9 | 145.5 |
| 4.9 | 112.9 |
| 5.1 | 110.0 |
| 5.3 | 107.71 |
| 5.5 | 107.71 |

Table 2: Results of direct voltage on wordline (multiplied by an undisclosed constant)

Results for other skews are shown in Appendix B.
These results clearly indicate that applying a direct voltage to the source of the pdevice driver will speed up the wordline select time. Since devices tend to breakdown with high gate-to-source voltages, and the maximum value of HGTDRV is -5.5 v , HSRCDRV should range from 5.1-5.4v. However, more in-depth analysis needs to be
made by other project members to determine if there is an issue or problem with having a low $\mathrm{VCC}=2.6 \mathrm{v}$ and a high wordline line voltage $=5.4 \mathrm{v}$. To test this theory, the following HSPICE formula can be used:

$$
\operatorname{HSRCDRV}=\text { is } 5 \mathrm{v}+[(1.75+(\operatorname{sign}(-.25, \mathrm{vcc}-3)) * \operatorname{vcc} *(0.5-\operatorname{sign}(0.5, \mathrm{vcc}-4))]
$$

This formula accounts for process shifts (which can change depending on VCC) and changes the multiplier. In other words, $5.4 \mathrm{volts} / 3.7 \mathrm{v}=1.5 \mathrm{x}$, while $5.4 \mathrm{volts} / 2.6 \mathrm{v}=$ $2 x$. The formula was derived by using the final simulation data of the output on HSRCDRV from the pumps. Other project members will use the derived equation for future simulation and research.

In order to apply a direct voltage to the wordline driver, it is important to understand the path to the wordline upon chip powerup. The voltage HSRCDRV is generated in the following manner: a pump which is regulated to the correct value outputs to switches, which outputs HSRCDRV. There is also logic which controls the inputs to the regulation of the pump. A block diagram of the path of HSRCDRV is shown in Figure 7.

To use a direct voltage for HSRCDRV, the logic for regulation of the pump (the Active Pump) will have to be changed to always use REF2 instead of VCC as a reference. The regulation will also need to be altered to obtain the correct value desired on HSRCDRV.

The reference of 2 v (REF2) generated by the precision voltage reference circuit needs to be held constant so that it can be always be used as a reference to the active
pump during a read. This methodology of "sample and hold" previously mentioned is implemented and tested for 3 v functionality within this thesis.

A "sampling capacitor" is added to the output 2 v node to hold the 2 v reference of the PVR constant. The first task undertaken is to determine the size of the sampling capacitor. The capacitor is sized as small as possible to minimize impact on die size. It is also sized to minimize voltage change on the output node due to coupling of other circuits. Initial hand calculations are done by estimating the load on the 2 v output node (REF2). By taking into account the coupling from other circuits, one can estimate the worst case variable voltage change on REF2:

$$
\begin{aligned}
& \mathrm{Q}_{\mathrm{s}}=\mathrm{C}_{\mathrm{S}} \mathrm{~V}_{\mathrm{s}} ; \mathrm{Q}_{\mathrm{L}}=\mathrm{C}_{\mathrm{L}} \mathrm{~V}_{\mathrm{L}} \\
& \mathrm{~V}_{\mathrm{t}}=\mathrm{Q}_{\mathrm{t}} / \mathrm{C}_{\mathrm{t}}=\left(\mathrm{C}_{\mathrm{s}} \mathrm{~V}_{\mathrm{s}}+\mathrm{C}_{\mathrm{L}} \mathrm{~V}_{\mathrm{L}}\right) /\left(\mathrm{C}_{\mathrm{L}}+\mathrm{C}_{\mathrm{s}}\right) \\
& \mathrm{V}_{\mathrm{s}}=2 \mathrm{~V} ; \mathrm{V}_{\mathrm{L}}=2 \pm 1 \mathrm{~V} ; \text { assume load is not fully charged } \\
& \mathrm{V}_{\mathrm{t}}=\left[2 \mathrm{C}_{\mathrm{s}}+\mathrm{C}_{\mathrm{L}}(2 \pm 1)\right] /\left(\mathrm{C}_{\mathrm{L}}+\mathrm{C}_{\mathrm{s}}\right)^{7}
\end{aligned}
$$

Estimates of $\mathrm{C}_{\mathrm{L}}$ are made by first calculating the capacitance for the current Intel process. The input gate capacitance of a minimal length transistor is found using the equation:

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{gate}}=\left[\left(\varepsilon_{\mathrm{o}} * \varepsilon_{\mathrm{ox}}\right) / \mathrm{t}_{\mathrm{ox}]} * \text { area. }^{8}\right. \\
& \varepsilon_{\mathrm{ox}}=3.9 ; \varepsilon_{\mathrm{o}}=8.854 \mathrm{e}^{-12}
\end{aligned}
$$

Wire or interconnect capacitance is estimated using the HSPICE model:

[^6]$$
\mathrm{CAP}_{\mathrm{eff}}=\mathrm{M} * \operatorname{Scale}\left[\mathrm{~L}_{\mathrm{eff}} * \mathrm{~W}_{\mathrm{eff}} * \mathrm{C}_{\mathrm{ox}}+2\left(\mathrm{~L}_{\mathrm{eff}}+\mathrm{W}_{\mathrm{eff}}\right) * \mathrm{Capsw}\right] .{ }^{9}
$$
$\mathrm{M} *$ Scale $=1$;
$L_{\text {eff }}=L_{\text {drawn }}-2 d w ; d w=L_{\text {eff }}$ (values from Intel process library).
$\mathrm{W}_{\text {eff }}=\mathrm{W}_{\text {drawn }}-2 \mathrm{dw} ; \mathrm{dw}=\mathrm{Dw}_{\text {eff }}$
$\mathrm{C}_{\mathrm{ox}}$, dw, Capsw are taken from the Intel process library.
Interconnect capacitance is estimated for $L_{\text {drawn }}=1000 u m$ and $W_{\text {drawn }}=1 u m$. The complete load and values for gate capacitance and interconnect combined are estimated in Table 3.

| Circuits | gate <br> capacitance (pf) | interconnect <br> cap (pf) | total load <br> (pf) |
| :--- | :--- | :--- | :--- |
| powerde | 0.12 | 0.088 | 0.208 |
| hsrcdrvreg | 0.18 | 0.208 | 0.388 |
| lcpmp | 0.6 | 0.24 | 0.838 |
| actpmp | 0.07 | 0.387 | 0.46 |
| pmpoth | 0.2 | 0.208 | 0.408 |
| hladout | 0.308 | 0.89 | 1.2 |
| negpmp | 0.6 | 3 | 3.6 |
| pmpnegreg | 0.3 |  | 0.3 |
|  |  | total $\mathrm{C}_{\mathrm{L}}=$ | 7.4 pF |

Table 3: Capacitance estimates for coupling calculations

Summing up the total load from the table, $\mathrm{C}_{\mathrm{L}}=7.4 \mathrm{pF}$.

[^7]Therefore, $\mathrm{V}_{\mathrm{t}}=\left[2 \mathrm{C}_{\mathrm{s}}+(7.4 \mathrm{pF}) *(2 \pm 1)\right] / 7.4 \mathrm{pF}+\mathrm{C}_{\mathrm{s}}$.
A table of more current interconnect parasitics, using new and updated layout is in Appendix C.

Table 4 shows the percent coupling error for a 1 v change on $\mathrm{C}_{\mathrm{L}}$. From the table, the size of the capacitor is chosen to be 30 pF . A 1 v change on $\mathrm{C}_{\mathrm{L}}$ is an overestimation; actual test data from a test circuit indicates a very small coupling change $\sim 0.3 \mathrm{mV}=$ $0.0015 \%$ error for a 30 pF capacitor.

| $\mathrm{C}_{\mathrm{S}}$ | +1 v | -1 v | error |
| :--- | :--- | :--- | :--- |
| 20 pF | 2.27 | 1.73 | $13 \%$ |
| 25 pF | 2.23 | 1.77 | $11 \%$ |
| 30 pF | 2.20 | 1.80 | $9.89 \%$ |
| 35 pF | 2.17 | 1.82 | $8.7 \%$ |
| 40 pF | 2.156 | 1.84 | $7.8 \%$ |

Table 4: Coupling error on REF2
The load model for the node REF2 is determined by attaching models of circuitry which take REF2 as an input. FTRC is used to model interconnect, reflecting the distance from the precision voltage reference circuit to the circuit requiring REF2.

The load model is simulated with the original precision voltage reference circuit (without sample and hold) to verify operation and warmup within 600 ns . An important part of the load model is the current drawn on REF4 from the negative pumps. This is reflected in the DC voltage in the negative pump model to reflect the worst case current
drawn during an Erase, which is about 75uA. For this simulation, the precision voltage reference is enabled after 60 ns . The flash gates are set to 2.67 and 4.0 in the HSPICE model. The results of the simulation for $\mathrm{VCC}=2.6 \mathrm{v}, \mathrm{T}=100$, mark are shown in Figure 11. As can be seen in the diagram, it takes REF4 and REF2 less than 600ns to rise. REF4 is designed to initially overshoot 4 v and then drop back to 4 v . This is to ensure the precision of REF4 with loading.

Decay of the sample capacitor is not a strong issue as long as the refresh capacitor time determined is short enough to avoid a large decay. The capacitor is a Poly1/Poly2 capacitor, which can be broken into squares for ease of layout. To avoid a large impact on die size, the 30 pF capacitor will be hidden under routing signals. Therefore, the layout of the sampling capacitor will be done after all other circuits have been completed.


Figure 11: Original PVR with load

On a simple level, one can do an imprecise hand calculation for the decay. The capacitor and loading circuits can be modeled as an RC circuit:

The equation for the voltage over time is $\mathrm{V}=$
 $V_{o} e^{-t / R C}$, where $V_{0}=2 v$. Assuming that the loading circuits are modeled as capacitive loading and resistance (in actuality, the gates also have diode leakage), we have $\mathrm{V}=2 \mathrm{e}^{-}$ $1.5 \mathrm{~ms} / 5.1 \mathrm{Mohm}(37 \mathrm{pF})$. The voltage level at this approximation is about $\mathrm{V}=1.96$, within the $3 \%$ of 2 v that is required. An HSPICE simulation gives more accuracy, proving that the capacitor does not decay much. The results of the simulation are shown in Figure 12. To test the decay of the 30 pF capacitor, a schematic is built which includes the load model, the capacitor, and a 2 v voltage supply. The voltage supply is attached to the capacitor and load (REF2) from 101 ns to 3000 ns . Then, the voltage supply is shut off, and the charge is allowed to decay over time. From simulation, the voltage stored in the 30 pF capacitor decays to $\mathrm{V}=1.99 \mathrm{v}$ after 5 ms . This voltage drop is obtained using the worst case situation, in which all load would be on.


Figure 12: Decay of capacitor over time
A block diagram of "sample and hold" is shown in Figure 13. The sample

capacitor holds the charge of REF2 and is periodically refreshed by connecting the PVR to the REF2 node.

To initially test the sample and hold theory, a model is used for the PVR behavior. The model is shown in Figure 14.

A 2 v power supply simulates the output of the Precision voltage reference. A 1.9 v


Figure 14: Model to test initial sampling changes
power supply is connected to the capacitor and load to initially charge them to 1.9 v .1 .9 v is well below the level required for REF2 and thus simulates below the worst case. The 1.9 v supply is connected from 100 ns to 2001 ns . The sampling transistor is then turned on at 2.6 us. As the resulting waveform in Figure 15 shows, it takes about 250 ns to charge up the 1.9 v load to 2 v . However, these initial sims are not completely accurate, since it does not include the real precision voltage reference.

When attaching the actual precision voltage reference circuit, the refresh time of the capacitor and load increases, since some reverse current and the coupling of capacitors slows down the charge up process.

The modifications to the precision voltage reference to allow "sample and hold" are depicted in Figure 16 as metal options. Zoomed schematics are pictured in Appendix D-Appendix E. The additional signals are: PVREN and SAMPLE. These signals are derived from the oscillator. PVREN enables the precision voltage reference, while


Figure 15: Test of sample and hold all skews

SAMPLE turns on the pass-gate to refresh the capacitor. POWDFF is also input and ORed with SAMPLE, since the load for REF4 and REF2 needs to be connected during chip turn on. PMPEN must be high before the capacitor can be sampled to ensure that the precision voltage reference is on and charged before refresh. CSMP is the sample 30 pF capacitor which holds the 2 v charge when the precision voltage reference is off. The changes are initially made with metal options.

However, due to the complexity of the circuitry, the changes are later implemented using a CAM option and test bit SELSMPHLD. The CAM option alternative is depicted in Figure 17. Zoomed versions of the CAM option are shown in Appendix F-Appendix G.


Figure 16: PVR with Metal options


Figure 17: CAM option of PVR

The sampling waveforms for refreshing the sample capacitor are shown in Figure 18.


Figure 18: Sampling waveforms for precision voltage reference - Multiplied by an undisclosed constant

The period of the enable waveform is 5.1 ms to minimize standby current and capacitor decay. Previously, the PVR was off during Standby. Therefore, enabling the PVR every 5.1 ms will increase Standby current (Icc). Standby current is increased to 5.4 uA with these sampling waveforms.

The sampling waveform is high long enough for the worst case REF2 to refresh to a proper value. PVREN must remain high for 50 ns more than SAMPLE to avoid the

REF2 node being pulled down when the precision voltage reference is disabled. This timing takes into account the propagation delay from the oscillator to the precision voltage reference. The simulation to determine the propagation delay from the oscillator to the precision voltage reference is shown in Figure 19. FTRCs are used to model the interconnect from the output of the oscillator to the precision voltage reference sample pass-gate transistor. The delay of 170 ns is measured from $50 \%$ rise of SAMPLE to $50 \%$ rise of the input to the pass-gate (M100). Internal gate delays inside the precision voltage reference on both SAMPLE and PVREN also add buffer times.


Figure 19: Model to calculate prop. delay from oscillator to PVR

Reverse bias leakage, or leakage current, between diffusion regions and substrate is a concern for the precision voltage reference. ${ }^{10}$ Transistor source and drain diffusions

[^8]and n-well diffusions form parasitic diodes which can become reversed biased. A double guard ring has been added around the pass-gate transistor to minimize leakage. $\mathrm{P}+$ and $\mathrm{N}+$ guard rings act as "dummy collectors" for the reverse biased current, attracting the hole/electron current. ${ }^{11}$ The leakage current for a 30 pF capacitor has been measured on a test circuit. The results in Table 5 assure that leakage with a guard ring will be minimal, below $1 \mathrm{mv} / \mathrm{ms}$. Leakage may increase slightly due to the fact that the actual pass-gate used is slightly larger than that in the test circuit.

| Temperature (C) | Leakage current | Leakage rate |
| :--- | :--- | :--- |
| 25 | $3 \times 10^{-15} \mathrm{~A}$ | $0.1 \mathrm{uv} / \mathrm{ms}$ |
| 85 | $7.5 \mathrm{X10}^{-13} \mathrm{~A}$ | $25 \mathrm{uv} / \mathrm{ms}$ |

Table 5: Leakage on passgate transistor, nominal discharge
The oscillator is always on; therefore the precision voltage reference is sampled in all modes (Active, Standby and Deep Power Down). The PVR could remain on at all times during Active mode. Instead, it is sampled for a more accurate REF2 and for simplicity, since it must be sampled during Deep Power Down and Standby.

The voltage divider gates from REF4 to REF2 are sized larger to allow a faster conversion during powerup.

Since $\mathrm{I}_{\mathrm{ds}} \alpha \beta$, increasing $W / L$ should increase the current and speed up the division of REF4 to REF2.

[^9]\[

$$
\begin{aligned}
& \left(\mathrm{I}_{\mathrm{ds}}=\beta\left[\left(\mathrm{V}_{\mathrm{gs}}-\mathrm{V}_{\mathrm{t}}\right) \mathrm{V}_{\mathrm{ds}}-\mathrm{V}_{\mathrm{ds}}^{2} / 2\right]\right. \text { linear region } \\
& \left.B=\mu \varepsilon / \mathrm{t}_{\mathrm{ox}}(\mathrm{~W} / \mathrm{L})\right)
\end{aligned}
$$
\]

### 2.1.3 Results

The skews used in simulation are shown in Table 6.

| VCC | Temperature | Process File Skew |
| :---: | :---: | :---: |
| 3.3 v | 25 | mark |
| 2.9 | 140 | slow n slow p |
| 2.6 | 100 | slow n slow p |
| 3.7 | -40 | fast n fast p |
| Below are skews for pump simulations. <br> They are needed for circuits which can vary <br> if the N and P speed ratio is changed. |  |  |
| 2.9 | 140 | slow n fast p |
| 2.6 | 100 | slow n fast p |
| 2.9 | 100 | fast n slow p |
| 2.6 | 100 | fast n slow p |

Table 6: Skews for simulations
Simulations were done to verify the correct logic for the precision voltage
reference. At first, the precision voltage reference was simulated without initializing the load and capacitor. However, it would have taken a long time for the simulation to run and charge up all of the load and the capacitor. In true operation, the load will already be charged up when the PVR is turned on to refresh the sampling capacitor. Therefore, the
load model and sampling capacitor were initialized to a set voltage. This was done by using a power supply attached to the load and capacitor through a switch. The switch was turned on for about 300 ns , long enough to charge the load.

All of the load in the model was attached in order to simulate the worst case, when all other circuits are requiring REF2. The negative pumps also draw current from REF4, which is simulated in the model by setting a voltage on the pump model to draw a DC current.

The input PVREN was set high to enable the precision voltage reference. After 2us, SAMPLE was enabled to sample and refresh the capacitor. The output waveforms were examined to identify the time needed to enable the precision voltage reference for warmup and the time needed to sample the capacitor and recharge back up to 2 v . The voltages of $1.96 \mathrm{v}, 2.06 \mathrm{v}$, and 2 v were used as the initial charge on the load. These reflect the worst case of $3 \%$ maximum variation on REF2. All skews are in Figure 20. The actual sampling waveforms were determined from these simulations.


Figure 20: Simulation to find sampling waveforms for PVR

Once the sampling waveforms were determined, simulations were done to verify the timings for the sample and hold. The verification simulations are shown in Figure 21. When SAMPLE is disabled from high to low, a small drop of $\sim 5 \mathrm{mv}$ is seen on REF2. This drop is inconsequential since REF2 still remains within $3 \%$ of its required value. The drop could be due to noise or leakage on the pass-transistor.


Figure 21: Simulation to verify sample times of PVR
The standby current for the precision voltage reference was also measured. The precision voltage reference was cycled on for the enable time, and the average VCC current burned was measured (Figure 22). The precision voltage reference burns 0 mA when off and 3 mA when on in the worst case. In the past, the precision voltage reference has not been enabled in Standby mode. Thus, implementing sample and hold will increase the standby current, since the precision voltage reference will burn current every
time it is enabled. The current in the worst case (fast $n$ fast $p, T=-40, V C C=3.7$ ) is increased by 5.4 uA . This is derived from a weighted average:

$$
[(3 \mathrm{~mA} \mathrm{X} 9.18 \mathrm{us})+0 \mathrm{~mA} \mathrm{X} 5.1 \mathrm{~ms}] / 9.18 \mathrm{us}+5.1 \mathrm{~ms}=5.4 \mathrm{uA}
$$

The increase is a small price to pay for the speed increase in wordline select time. The CAM option implementation of the PVR also had to be tested and verified. Using a CAM option allows the PVR "sample and hold" to be tested by simply setting SELSMPHLD high. This ensures that the original circuits without "sample and hold" could still be used if desired. Unfortunately, the initial design produced undesired results.

Simulations were then run to attempt to minimize the apparent discharge on REF2 after sampling that occurred at slow n slow $\mathrm{p}, \mathrm{VCC}=-2.9, \mathrm{~T}=140$. The additions to the PVR for the CAM option are shown in Figure 17 and Appendix F-Appendix G.

When the SELSMPHLD bit is high, the PVR will act with the "sample and hold" feature. When the SELSMPHLD bit is low, the PVR will act without the new feature. The inverted signal of SELSMPHLD is ORed with the existing sampling signal SAMPLE. SELSMPHLD is ANDed with PVREN so that the oscillator will not falsely enable the PVR when SELSMPHLD is not active. Other additions are an extra voltage divider leg off of REF4 for faster charge of REF2, which is controlled by the SELSMPHLD bit.

An extra pulldown leg to reset node REF2 is also permanently added in.
SELSMPHLD determines which pulldown leg off of REF2 is chosen.


Figure 22: Measurement of current burned by PVR

It is important that the pulldown leg for the "sample and hold" configuration be placed before the sampling pass gate. Otherwise, the capacitor's charge will be reset to zero. An extra NMOS device is also added to control the connection of the sampling capacitor to REF2. A size of 50 um for the NMOS device connected to the sampling capacitor appears to minimize the loss of charge. Anything higher does not allow enough current to pass to the capacitor, and a lower value causes too much leakage and capacitance on REF2. A metal option is included to directly connect the sampling capacitor to REF2. This is necessary because simulations at high temperatures shows that the REF2 node is losing or gaining charge even after sampling. This phenomenon is due to the NMOS connected to the capacitor. At high temperatures, the mobility of the electrons decreases. Thus, the effective resistance of the NMOS gate increases. Therefore, the voltage at the drain and source of the NMOS gate is not the same even after the sampling has completed. Thus, the capacitor still "charges up" even after sampling is done. The model of this problem is shown in Figure 23.


At high temperatures, V1 is not always equal to V 2 ; R increases.

Figure 23: Model of NMOS and capacitor in series
The other transistors connected to REF2 were all sized much smaller, and guard rings were placed to minimize leakage. The sampling transistor was also sized much smaller. The effect of a smaller sampling transistor can be seen by comparing the simulations in Figure 24: leakage is less with the smaller sized sampling transistor.


Figure 24: Test CAM option PVR - B has less leakage than A (smaller pass gate)


Figure 25: PVR, CAM off

A simulation was also run to verify the old functionality of the PVR when the CAM is off (Figure 25).


POWUND = 55us after POWDFF
POWUND always trips at 2.3 V
VCC ramp can vary from $1 \mathrm{v} / 10 \mathrm{us}$ to $1 \mathrm{v} / 1 \mathrm{~ms}$

Figure 26: Vcc powerup scheme

VCC ramp-up (powerup) was simulated for the precision voltage reference.
Figure 26 shows the input vectors for powerup. It is important that the precision voltage reference is able to rise and function at the correct values within the time of VCC rampup. This is because other circuitry need the outputs of the precision voltage reference, so it must be operational at powerup.

The typical rampup time for VCC is $1 \mathrm{v} / 10 \mathrm{us}$. The worst case rampup time is $1 \mathrm{v} / 1 \mathrm{~ms}$. The latter is worst case because POWUND always drops at 2.3 v , and POWDFF always drops at 55us after POWUND. Therefore, if VCC was rising at 2.6 v in 2.6 ms , then POWUND would rise at 2.3 v in 2.3 ms . POWDFF would drop at 2.355 ms . This only gives the precision voltage reference 2.355 ms to warm up at a point when VCC will
only be at 2.3 V . There are potential problems with $1 \mathrm{v} / 1 \mathrm{~ms}$, which has not been previously tested for "sample and hold." Previously, "sample and hold" was implemented on a 5 v chip. Therefore, the voltage level applied to the PVR was much higher than for the current $3 v$ chip. Simulation results first indicated that the PVR was not operational at $1 \mathrm{v} / 1 \mathrm{~ms}$. However, when the previous version of the PVR was simulated under the same conditions, it also appeared to fail $1 \mathrm{v} / 1 \mathrm{~ms}$. This may have occurred because the skew was not tested in GEAR method (explained in Miscellaneous section). Since both the previous simulation and simulation with new additions appeared the same, the issue was determined to be resolved. More accurate results could probably be achieved with a more correct load model (less aggressive). The main goal in simulating the new additions is to ensure that nothing has changed from the previous circuitry, which has been proven to work in lab and in real-life. The result of a $1 \mathrm{v} / 10 \mathrm{us}$ vcc ramp for the precision voltage reference is in Figure 27.


Figure 27: PVR powerup-1v/10us all skews

### 2.2 Active Pump

### 2.2.1 Introduction

### 2.2.1.1 Purpose and functionality

The active pump is enabled during active mode for pump regulation. Historically, the active pump has used REF2 during powerup as its input reference and then switched to VCC reference for all operations. Figure 7 shows the block diagram of the active pump's interaction with the pumps and wordline. The positive input to the differential amplifier in the active pump is connected to either VCC reference or REF2. The negative input to the differential amplifier of the active pump is connected to output of the regulation dividers, which regulate the positive pump output. In other words, the active pump provides the regulation feedback for the positive high current pump during a read. The positive pump, in turn, outputs HSRC5DRV to the switches (level shifters), which output HSRCDRV to the wordline.

The active pump needed to be altered to always use REF2 as its input instead of using VCC. Originally, it was assumed that a simple change to the active pump logic would suffice. However, the active pump logic turned out to be quite complex, activating many different modes of the active pump. Also, the regulation of the pump itself needed to be altered.

Simulations were done to determine the correct voltage divider ratio for the pump regulation. The initial simulations were done to understand the powerup of the active pump. It was determined that there are many modes of the active pump: DPD powerup, Stby powerup, Active powerup, Active, Stby, and DPD. Therefore, the regulation changes depending upon what mode the chip is in during turn on. For DPD powerup, all regulation comes on initially, using REF2. Then all regulation is turned off. During Stby powerup, all regulation is on initially (using REF2) and then only the standby regulation divider stays on. The VCC regulation is turned on by a pulse from the oscillator. For active powerup, all regulation is on initially (using REF2) and then VCC regulation is used. Active, Stby, and DPD modes are similar to their powerups, except that they do not use REF2. The signals from the active logic which control these regulation dividers are: HBDIVV1 = standby divider, HDIV2B= use ref2 and ref2 divider, HDIV3B= active/VCC divider, $\mathrm{CHVCCB}=$ use VCC. Figure 28 shows the different powerup modes of the active pump.


Figure 28: The different powerup modes of the active pump

### 2.2.1.2 Inputs and Outputs

Table 7 shows the inputs and outputs of the active pump.

| Inputs |  |
| :---: | :---: |
| ACDIV3 | turns on active regulation dividers (in read mode) |
| HSRC5DRV | regulated by active pump |
| HBDIVV1 | turns on standby dividers (in all modes) |
| CHVCCB | select VCC regulation (old way) |
| CHREF2B | select PLRF2 regulation (old way) |
| SELSMPHLD | test bit to test CAM option |
| REF2 | inputs 2v |
| OPOUT | regulated output to positive pumps |
| OPPOS | positive output of diff amp |
| OPNEG | negative output of diff amp |
| HSRC5DRV | output to switches $\rightarrow$ wordline HSRCDRV |
| (indirectly) |  |

Table 7: Active pump inputs and outputs

### 2.2.2 Method / Results

The original approach was to change the active logic to always use ref2 by setting CHREF2B $=0$ and CHVCCB $=1$. However, the dividers were not adjusted to the desired value of HSRC5DRV. Also, it was imperative that the original modes and powerup of the chip not change. Therefore, since the VCC and ref 2 dividers are always turned on at powerup, it is easier to simply adjust the VCC divider and the standby
divider. In this way, the original logic can still function the same way. The ref2 divider originally added in is detached, since the other dividers are tweaked for ref2 regulation. Also, the input to the diff amp is changed to always take REF2 instead of choosing between REF2 and VCC.


Figure 29: Diagram of regulation circuit
Two different simulations were run to size the new regulation dividers. Both the standby and active regulation dividers were sized the same to avoid contention. The two simulations were run using a model of the regulation circuit, similar to Figure 29, minus the oscillator and positive pump. After the initial sizes were found, simulations including the oscillator and positive pump were then run with the new sizes. In the first simulation (Figure 30, top), the widths of the gates in the divider string were input as a SWEEP variable. HSRC5DRV was set to the desired value of 5.4 v . The correct width was found where the output into the differential amplifier crossed 2 v . This width=7.23um had the
danger of varying greatly over process variation. To limit variation over process, it would be ideal to have all of the gates in the divider be the same width and length. However, this is difficult to achieve for $\operatorname{HSRC} 5 D R V=5.4 \mathrm{v}$.

The second simulation (Figure 30, bottom) attempted to verify the value of $\mathrm{W}=7.23$. HSRC5DRV was varied in a SWEEP and plotted against OPOUT. The trip point occurred at HSRC5DRV=5.4v, confirming the size.

If the dividers were constructed with resistors instead of CMOS gates, it would have been easy to estimate the correct size since one could use voltage divider relationships. However, CMOS gate voltage does not vary linearly as one varies the width; therefore it is difficult to estimate by hand calculations.

$$
\begin{aligned}
& I_{d s}=\beta\left[\left(V_{g s}-V_{t}\right) V_{d s}-V_{d s}^{2} / 2\right] \text { linear region } \\
& B=\mu \varepsilon / t_{\mathrm{ox}}(\mathrm{~W} / \mathrm{L}) \\
& V_{\mathrm{ds}} \alpha(\mathrm{~W} / \mathrm{L})^{1 / 2}
\end{aligned}
$$



Figure 30: Sizing active pump: top $=$ first simulation, bottom $=$ verify

The current through the new dividers was also measured to ensure that it would not greatly increase during Standby mode. The active pump with metal optioned changes is shown in Figure 31.


Figure 31: Active Pump in Metal options

Finally, the active pump was simulated in active mode (Figure 32 and Figure 33)
with the positive pump and loading attached. The pump regulates to the correct value of
5.4 v even with the loading of the other circuits. The loading also assists in smoothing out the ripple of the pump output. The target for HSRC5DRV can be from 5.1-5.4v, as was found in the simulations to determine the effectiveness of applying a direct voltage to the wordline.


Figure 32: Active mode of pump, all skews (minus slow n slow p)


Figure 33: Active mode of pump, slow $n$ slow $p$

The active pump and positive pump were also simulated in Standby mode to ensure that standby current was not increased. Since we are no longer using VCC regulation, standby current should not increase (less of a draw on VCC). The pump was simulated before and after the changes for comparison. The two simulations were similar. The old simulation had a current of 62 uA while on (for 2 us ). The new simulation had a current of 60.4 uA while on (for 2 us ). Therefore, since the pumps are on every 1 ms for 2 us, the Icc for both old and new active pumps $=60 \mathrm{uA}(2 \mathrm{us}) / 2 \mathrm{us}+1 \mathrm{~ms}=0.012 \mathrm{uA}$. Thus, standby current was not altered by the changes to the regulation, as can be seen in Figure 34.


Figure 34: Standby current of pump top - new current bottom - old current

The active pump was also changed to a CAM option for ease of testing. The CAM option implementation of the active pump is pictured in Figure 35. A closeup of the regulation circuit is shown in Appendix H .

Simulations were run to verify the new circuitry and logic added. The SELSMPHLD bit was added as an input. When SELSMPHLD is high, the new regulation is used; when SELSMPHLD is low, the old regulation is used. SELSMPHLD is ORed with


Figure 35: CAM option of active pump
the original inputs to the old regulation PMOS switches. Thus, these PMOS gates are only turned on when SELSMPHLD is off. The inverse of SELSMPHLD is ANDed with the original inputs to the old regulation NMOS switches. Likewise, these NMOS gates are only turned on when SELSMPHLD is off. The inputs to the new regulation PMOS and NMOS switches are similar, except the SELSMPHLD and its inverse are reversed. A similar concept is used as the new inputs to control the VCC vs. REF2 regulation. The simulations tested the active pump with the test bit set to ON and then with the test bit OFF (Figure 36 and Figure 37).


Figure 36: Active pump, CAM selected on


Figure 37: Active pump, CAM selected OFF

The results of the regulated voltage with the new CAM option were slightly lower than without the option. This could be because of added capacitance on the HSRC5DRV node from having all of the possible regulation dividers attached. The new regulated numbers still comply with the necessary voltage to improve read speed (5.0-5.2v) and was determined to not be an issue. Furthermore, once testing is done, it can be possible to take out the CAM option and directly wire the circuits to obtain the more precise results.

Powerup of the active pump is shown in Figure 38:


Figure 38: Powerup of Active pump with positive pump at $\mathbf{1 v} / \mathbf{1 0 u s}$

### 2.3 Miscellaneous

Several problems were encountered when dealing with HSPICE. For example, when running long simulations, it was important to set .options METHOD=Gear. This is due to the fact that HSPICE cannot handle the oscillations from the oscillators of the pumps. In its iterations, it fails to produce a valid answer and often will output a value below what is expected. The graphical viewer Metawaves also had problems processing large output files. Therefore, the simulations were done using both Metawaves and Viewtrace plotter tools.

Another common problem found using HSPICE was non-convergence. One solution to this problem is to ramp inputs such as VCC and to set as many initial conditions as possible. Otherwise, HSPICE has too many nodes to calculate and initialize in a short amount of time. Other parameters can also be set to help convergence, but it may lessen accuracy and should be used with caution. These settings are:
.OPTIONS mbypass=0.1
.OPTIONS $\mathrm{rmin}=1 \mathrm{e}-12$ absmos $=20 \mathrm{u}$ absvar=2 relmos $=.2$ relv $=.5$
. OPTIONS DCSTEP=. 1 VNTOL=. 001 reltol $=.01$
HSPICE also cannot model leakage off of nodes very well. The leakage rate instead needs to be determined from test circuits. Since HSPICE is only a tool to assist engineers, there is plenty of room for judgement as to the accuracy of results. Often the results will seem much worse than they are in reality, while in other cases the results will not be worst case.

## 3. $1 \mathrm{vop} a m p^{12}$

### 3.1 Introduction

### 3.1.1 Purpose and functionality

A 1v operational amplifier is important to the future of Flash Memory. In order to meet the demands of mobile electronic devices such as cellular phones, PDAs, and cameras, it would be ideal to have circuits that can be operational at a low voltage. A 1 v supply voltage would be equivalent to battery power; circuits designed at 1 v could be used in widespread low voltage applications. The op-amp is important particularly to the Precision Voltage Reference circuit, which depends upon an op-amp, flash cells, and a pump to operate. Therefore, the first step in getting the PVR to operate at low voltage is to investigate possible methods of creating a 1 v operational amplifier. This op-amp would also be useful as a differential amplifier in the active pump, which compares a 2 v reference to a series of voltage dividers in order to provide regulation for the positive pumps.

An operational amplifier has high forward gain. Ideally, one would like an opamp to have infinite input resistance, infinite differential voltage gain, and zero output resistance. In other words, $\mathrm{V}_{\text {out }}=\mathrm{A}\left(\mathrm{V}_{+}-\mathrm{V}_{-}\right)$

However, the typical op-amp is not ideal. $V_{\text {out }}=A_{v}\left(V_{+}-V_{-}\right)+A_{c}\left[\left(V_{+}+V_{-}\right) / 2\right]$

[^10]The first quantity is the differential gain, while the second is the common-mode gain. A typical differential amplifier is shown in Figure 39.


Figure 39: Traditional differential amplifier

M3 and M4 are current loads and M1 and M2 are the differential pair. Ibias is the current source for the amplifier. The current in M1 determined the current in M3. This current is then mirrored in M4. Thus, if $\mathrm{V}_{\mathrm{gs} 1}=\mathrm{V}_{\mathrm{gs} 2}$, then $\mathrm{I}_{1}=\mathrm{I}_{2}$ and $\mathrm{I}_{\mathrm{out}}=0$. However if $\mathrm{V}_{\mathrm{gs} 1}>\mathrm{V}_{\mathrm{gs} 2}$, then $I_{1}>I_{2}$ since Ibias $=I_{1}+I_{2}$. An increase in $I_{1}$ implies an increase in $I_{3}$ and $I_{4}$. Since $\mathrm{I}_{2}=\mathrm{I}_{\text {out }}+\mathrm{I}_{4}, \mathrm{I}_{\text {out }}=$ positive. If $\mathrm{V}_{\mathrm{gs} 1}<\mathrm{V}_{\mathrm{gs} 2}$, then Iout $=$ negative. Thus $\mathrm{V}_{2}$ is the positive input and $V_{1}$ is the negative input to the differential amplifier. ${ }^{13}$

There are some limiting factors to consider when designing op-amps. The first is the slew rate, which is the maximum current available to charge or discharge a

[^11]capacitance. In other words, this reflects the fastest that the op-amp can go from one voltage level to another when a step input is applied. The slew rate measures the opamp's maximum output current sourcing and sinking abilities. Another limit is the settling time, or the time for the output to reach a final value when excited by a small signal. Finally, there is a limit on the output voltage range capability.

Another important feature of the op-amp is its Common Mode input Range (CMR). This is the voltage range over which the input signal can vary for the op-amp to continue to operate. It is important to design an op-amp that can have a large CMR, close to the rails of VCC and VSS.

Finally, the op-amp's transconductance must be considered. The transconductance $\left(\mathrm{g}_{\mathrm{m}}\right)$ is the output current in response to an input voltage. In signal processing applications, it is important to have constant $\mathrm{g}_{\mathrm{m}}$ so that the output response exactly mirrors shifts in the AC level. However, for the purposes of the current project, it was determined that constant $\mathrm{g}_{\mathrm{m}}$ is not a driving factor for designing a 1 v op-amp.

### 3.1.2 Past Work / Background

### 3.1.2.1 Lowering the supply voltage

Reducing chip operating voltage has been a widely discussed topic among circuit designers. As the channel length and gate-oxide thickness becomes smaller, the supply voltage must be lowered in order to maintain device reliability. Power dissipation will also increase as the chip density increases, the. Lowering the supply voltage will lower
the amount of power dissipated per unit of area. Finally, lower voltage is important for battery-powered equipment.

There are many challenges and problems which must be addressed as the supply voltage is decreased. According to researcher Phillip Allen, the minimum supply voltage necessary for any circuit is equal to $V d d \geq V_{T n}+\left|V_{T p}\right| .{ }^{14}$ If the threshold voltage is maintained around $0.7-0.8$ volts, it appears impossible to have a minimum supply voltage of 1 v . Hogervorst and Huijsing offer an alternative equation for the minimum supply voltage. For low-voltage circuits, $\mathrm{V}_{\text {sup,min }}=2\left(\mathrm{~V}_{\mathrm{gs}}+\mathrm{V}_{\mathrm{dsat}}\right)$. This translates to a supply voltage equal to two stacked gate-source voltages and two saturation voltages of a MOS device. For extremely low-voltage circuits, $\mathrm{V}_{\text {sup,min }}=\mathrm{V}_{\mathrm{gs}}+\mathrm{V}_{\mathrm{dsat}}$. Extremely low-voltage circuits operate on one gate-source voltage and one saturation voltage. ${ }^{15}$ This equation provides more flexibility than the previous since it does not directly depend upon threshold voltage.

The gate-source voltage $\left(\mathrm{V}_{\mathrm{gs}}\right)$ of a transistor from the minimum supply equation above determines whether a transistor is operating in strong or weak inversion. A transistor is in strong inversion if $V_{g s}>V_{T}$. Saturation occurs when $V_{d s}>V_{g s}-V_{T}$. Usually, $\mathrm{V}_{\mathrm{ds}}=\mathrm{V}_{\mathrm{dsat}}$ for an op-amp, since all transistors in an op-amp are biased to saturation to obtain the largest voltage gain for a given $\mathrm{I}_{\mathrm{ds}}$. A transistor is in weak inversion (subthreshold region) when $\mathrm{V}_{\mathrm{gs}}<\mathrm{V}_{\mathrm{T} \text {. Saturation occurs when }} \mathrm{V}_{\mathrm{ds}}>3$ to $4 \mathrm{~V}_{\mathrm{th}}$,

[^12]$\mathrm{V}_{\mathrm{th}}=$ thermal voltage $=\mathrm{kT} / \mathrm{q}=25 \mathrm{mv}$ at room temperature ${ }^{16}$ Thus the transistor can operate even below the threshold voltage level of the device.

Several researchers have found solutions to the low voltage supply problem. The first solution to the low voltage supply problem involves creating new devices and altering the process. An obvious solution would be to alter the process and technology to create devices with lower threshold voltages. The drawbacks to this method are that it could be very costly, time consuming, and often unreliable. Furthermore, these low $\mathrm{V}_{\mathrm{t}}$ devices often only operate below 1 v and become non-functional at higher supply voltages. Creating low threshold voltage devices would require much work on improving processes to enable double or triple well technology. A less drastic approach still involves a change in the transistor, but tries to avoid creating a completely new device.

### 3.1.2.2 Altering threshold voltages / "new" devices

The first solution is a double gate driven MOSFET (DGMOS) by Louis Wong and Graham Rigby. ${ }^{17}$ In this configuration, the body of the MOSFET is dynamically connected to the gate by a capacitor. A reverse-biased MOS diode is also inserted between the body and the voltage supply in order to minimize body leakage current.

Thus the operating region the device is in determines the potential of the body. When

[^13]

Figure 40: (a) DGMOS inverter (b) operation when input is $1-->0$ (c) operation when input is $0-->1$
the transistor is on, it will have a low $\mathrm{V}_{\mathrm{th}}$, and when the transistor is off, it will have a high $\mathrm{V}_{\mathrm{th}}$. The DGMOS can offer high switching speed and low static power dissipation.

The CMOS inverter in Figure 40(a) has a PMOS transistor with a double gate. If the input changes from a " 1 " to a " 0 ," (Figure $40(\mathrm{~b})$ ) the PMOS turns on, the source-body junction becomes forward biased, and the threshold voltage drops. A larger drain current is produced for faster switching speed, and $\mathrm{C}_{\mathrm{b}}$ is charged through capacitive coupling. When $\mathrm{C}_{\mathrm{b}}$ is fully charged, the body leakage current is lessened. If the input changes from a " 1 " to a " 0, ," (Figure $40(\mathrm{c})$ ) the PMOS turns off. $\mathrm{C}_{\mathrm{b}}$ discharges through $\mathrm{D}_{1}$, and the
source-body junction becomes reverse biased. The body effect increases the threshold voltage, while the leakage drain current is reduced.

Problems with the DGMOS circuitry are that it requires isolated wells, which could be a significant area cost. Furthermore, the results will probably vary significantly over process and would therefore be unreliable.

Another device which dynamically alters the threshold of a device is the Body biased Controlled SOI (BCSOI) pass-gate. ${ }^{18}$ Unlike other low-voltage SOI devices, researcher Tsuneaki Fuse has created the BCSOI pass-gate and the boosted ground scheme which can operate both below and above 1 v supply. SOI technology is used because it provides reduced substrate capacitance, reduces leakage and latchup, minimizes body effect, and allows for speed improvements. ${ }^{19}$ The BCSOI alters the threshold voltage, also improving speed. The basic concept of the BCSOI pass-gate connects the body of the SOI to the gate. When the pass-gate is on, the threshold voltage is low for a high current drive. When the pass-gate is off, the threshold voltage is high for a stable cut-off. These BCSOI pass-gates can be used to create circuits which can operate at much lower voltages than conventional pass-gate (CPL) technology. The boosted ground scheme, which is beyond the scope of this thesis, can be combined with the BCSOI technology to allow a wider range of operation both above and below 0.8 v VCC.

[^14]Although direct control of $\mathrm{V}_{\mathrm{th}}$ will increase design time, area, and energy, the technique becomes necessary as the supply voltage is lowered furthur. Ricardo Gonzalez explains the necessity of controlling the threshold voltage in "Supply and threshold Voltage Scaling for Low Power CMOS." Controlling the threshold voltage has an advantage over a new device with lower $\mathrm{V}_{\mathrm{t}}$ when process and operating point variations are taken into account. ${ }^{20}$ Examination of the delay-product associated with circuits also supports the control of the threshold voltage.

### 3.1.2.3 Techniques

Since altering the process is expensive and long-term, this thesis investigated alternative ways to lower supply voltage without having to create a new Intel process. The first technique involves using low $\mathrm{V}_{\mathrm{t}}$ devices in the "peripheral" interfacing circuitry and high $V_{t}$ devices in the "core" designs. ${ }^{21}$ In the past, this technique has been used successfully in level shifters which can operate as low as 1.5 v . Both low and high ( 0.8 v ) $\mathrm{V}_{\mathrm{t}}$ devices are becoming the standard mix of current process technology. Therefore, it is possible to use these different $\mathrm{V}_{\mathrm{t}}$ devices together to improve performance. A complex level shifter has been designed using a mix of low and high $\mathrm{V}_{\mathrm{t}}$ devices. This level shifter also includes bootstrapping devices which "boost" certain critical voltages. The technique of bootstrapping also becomes important in reducing the supply voltage. It can also improve power performance, as shown in the boosted ground scheme

[^15]aforementioned. A more simplified version of level shifting in the form of an inverter is used in the op-amp design in this thesis. The details of the application of the "peripheral vs. core" technique is explained in the Methods section.

The second technique used to help lower supply voltage relates primarily to opamps. A cascode circuit is used to allow the input common mode range to extend rail-torail. A complex but compact version of a folded cascode along with a complementary input stage allows that input stage to be rail-to-rail. If only a single differential pair with a current mirror load is used, the lower supply-rail can only be reached within one gatesource voltage. Thus the CMR is reduced. A folded cascoded input stage, however, is connected to the lower supply rail by a saturation voltage which is less than the gatesource voltage. Therefore, the CMR can go rail-to-rail with the folded cascode device. ${ }^{22}$ A version of cascoding is used to help maximize the CMR in this thesis.

### 3.1.3 Relation to PVR

The PVR concept is basically a differential amplifier which senses the difference in current through two flash cells. Therefore, research into 1 v op-amp can help to understand the path to developing a 1 v PVR. Another crucial part of the PVR is the pump, which has been proven by others to be theoretically able to operate as low as 1 v . Yet another lingering problem with low voltage PVR is that its threshold voltage cannot

[^16]be scaled in the same way as a traditional transistor. Smaller values can be chosen to trim the Flash cells, but the ramifications of those smaller values must be studied. The operation of a flash cell at 1 v must also be verified. It will also be difficult to make a truly efficient PVR operational at 1 v on the current process, especially without growing the die size.

### 3.2 Methods

An initial simple differential amplifier is tested to determine its feasibility at 1 v . The schematic of the differential amplifier used is pictured in Figure 41.

[^17]

Figure 41: Simple differential amplifier

From simulation results, it is clear that the simple n-pair differential amplifier is not operational in the 1 v supply range. This may be due to the high threshold voltages $(0.8 \mathrm{v})$ of the transistors and the inability to send enough current through the devices to put them in saturation.

Another drawback with the simple n-pair differential amplifier is that it will only operate well for the high end rail of input. That is, the NMOS pair works well for the


Figure 42: Initial block diagram of differential amplifier
input common-mode range of $\mathrm{V}_{\mathrm{in}, \mathrm{cm}}>\mathrm{V}_{\mathrm{ss}}+\mathrm{V}_{\mathrm{gs} 1, \mathrm{n}}+\mathrm{V}_{\mathrm{dsat} 3, \mathrm{n}}$. A p-pair differential
amplifier works well for the input range of $\mathrm{V}_{\mathrm{in}, \mathrm{cm}}<\mathrm{V}_{\mathrm{dd}}-\mathrm{V}_{\mathrm{gsl} 1 \mathrm{p}}-\mathrm{V}_{\mathrm{dsat3} 3, \mathrm{p}}{ }^{23}$ Therefore, putting the n and p -pair differential amplifiers together in a complementary arrangement would enable a better response for both the high and low end input CMR. A past Intel group has designed a complementary op-amp which can work as low as 1.5 v . This opamp served as a basis for determining the feasibility of a 1 v op-amp (Figure 42).

The first step in designing the op-amp at 1 v is to determine if the existing 1.5 v opamp can be resized to be operational at 1 v . Initially, the op-amp was resized to operate at 1v with a low bias current of 15 uA . The results of the simulations are shown in Figure

## 43-Figure 45.



Figure 43: Initial op-amp, resized with Ibias=15uA, vin_pos=0.05

[^18]

Figure 44:Initial op-amp, resized with Ibias=15uA, vin_pos=vcc/2


Figure 45: Initial op-amp, resized with Ibias=15uA, vin_pos=0.95

However, this low bias current of 15 uA implies very large propagation delays, as can be seen in Figure 45. Generation of a small bias current would also require very large transistors or resistors. For example, $\mathrm{R}=\mathrm{V} / \mathrm{I}=1 \mathrm{v} / 15 \mathrm{uA}=6.7 \mathrm{X} 10^{4}$ ohms $=67 \mathrm{Kohms}$. Therefore, the circuit was again resized for a bias current of 30 uA . The ideal bias current would be $50-100 \mathrm{uA}$. However, the circuit is non-operational at these high values. Therefore, a lower current was used with the penalty of a larger delay. A larger bias current requires a larger $\mathrm{V}_{\text {dsat }}$, as can be seen in a typical $\mathrm{I}_{\mathrm{ds}}$ vs. $\mathrm{V}_{\mathrm{ds}}$ curve of a transistor driver by a voltage source with a load attached (Figure 46).


Figure 46: Ids vs. Vds curve - lower bias implies lower Vdsat

The optimal sizes for operation at 1 v were determined by initial guesses and simulation. Then the optimize tool in HSPICE was used to get the optimal sizing which would give the least delay. The simulation results for the mark skew are shown in Figure 47-Figure 49.


Figure 47: Initial op-amp, resized with Ibias=30uA, vin_pos=0.05, mark


Figure 48: Initial op-amp, resized with Ibias=30uA, vin_pos=vcc/2, mark


Figure 49: Initial op-amp, resized with Ibias=30uA, vin_pos=0.95, mark

All other skews are shown in Appendix I. As can be seen from Figure 49, the opamp has trouble operating at the high input rail (vin_pos=0.95). Although the initial output OUT fluctuates, the output VOUT does not swing or change. Therefore, the inverters which are placed between OUT and VOUT must be altered to allow the output of the op-amp to swing rail-to-rail. This can be accomplished by using prime (low $\mathrm{V}_{\mathrm{t}}$ ) devices in the output inverters.

Prime devices for the output inverters are also used to try to reduce the propagation delay of the output of the op-amp. These prime devices have lower threshold voltages (0.3-0.4v). The output inverters are essentially simple level shifters. In other
words, a signal fluctuation on the input of the inverters becomes magnified to VCC or VSS so that the output appears rail-to-rail. Therefore, lower $\mathrm{V}_{\mathrm{t}}$ devices can be used in these "level shifter" inverters to provide for faster transitions. This concept is similar to the "core vs. peripheral" technique mentioned in the previous section. The simulations and speed improvements are shown in Figure 50-Figure 52. However, the prime devices will have to be guard ringed to prevent leakage, since these devices have a higher leakage current than traditional transistors.


Figure 50: Op-amp with prime devices Ibias=30uA, vin_pos=0.05, mark


Figure 51: Op-amp with prime devices Ibias=30uA, vin_pos=vcc/2, mark


Figure 52: Op-amp with prime devices Ibias=30uA, vin_pos=0.95, mark

As can be seen from Figure 52, the prime devices allow VOUT to swing from rail-to-rail.

### 3.3 Results

The final op-amp also includes a cascode stage load. This cascode guarantees that the input CMR can go rail-to-rail. A more compact approach would have been to use a


Figure 53: Folded cascoded input ${ }^{24}$
folded cascode as a load to the complementary pair as pictured in Figure 53.

[^19]However, this folded cascode was not operational with the Intel design because traditional current mirrors were not used in the Intel design as loads. The folded cascode is designed built on the assumption that traditional current mirrors are used as loads. The Intel design is unique and uses simple transistors as loads and then connects its outputs to other current mirrors and amplifies its signals. Therefore a modified cascode circuit was added rather than the completed folded cascode, which would have required putting in current mirror loads. The block diagram of the op-amp with cascode and prime devices is shown in Figure 54.


Figure 54: Block diagram of op-amp with cascode and prime devices

The final simulation with prime output inverters and cascode stage is shown in Figure 55-Figure 57 for mark skew.


Figure 55: Op-amp with cascode and prime devices, vin_pos=0.05, mark


Figure 56: Op-amp with cascode and prime devices, vin_pos=vcc/2, mark


Figure 57: Op-amp with cascode and prime devices, vin_pos=0.95, mark

All other skews are in Appendix J. The positive input to the op-amp is set to a reference voltage VREF, while the negative input is varied in a waveform $\pm 0.05 v$ around VREF. VREF is tested for the values $0.05, \mathrm{VCC} / 2$, and 0.95 . This would give a CMR of 0.05 0.95 v . Some problems occur on the high input range of 0.95 v . The low $\mathrm{V}_{\mathrm{t}}$ prime devices still allow a rail-to-rail output on VOUT. However, the true output OUT of the op-amp does not swing as far as desired (Figure 57).

The op-amp is also tested as a unity gain buffer. The output VOUT is connected to the negative input. The positive input vin_pos is then given a linear series of points
from 0-1.1. VOUT should follow the action of the input vin_pos, which is shown in
Figure 58.


Figure 58: Op-amp as a unity gain buffer

The transfer curve of the op-amp is shown in Figure 59.


Figure 59: Transfer curve of op-amp

Although the op-amp proved operational at 1 v , it is still not practical. The opamp still suffers from much reduced performance in the form of very long delays. The delays for the op-amp are shown in Table 8. The op-amp still has an undesired delay for the high input range $(\mathrm{VREF}=0.95)$ for mark and slow n slow p skews.

| Skew | Temp | VCC | VREF | delay of rise of <br> VOUT (ns) | delay of fall of <br> VOUT (ns) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| mark | 25 | 1 v | 0.05 | 75.188 | 97.721 |
| slow n slow p | 100 | 1 v | 0.05 | 119.75 | 124.37 |
| fast n fast p | -40 | 1.5 v | 0.05 | 57.260 | 73.872 |
| mark | 25 | 1 v | $\mathrm{vcc} / 2$ | 234.24 | 158.70 |
| slow n slow p | 100 | 1 v | $\mathrm{vcc} / 2$ | 183.30 | 162.70 |
| fast n fast p | -40 | 1.5 v | $\mathrm{vcc} / 2$ | 43.764 | 48.474 |
| mark | 25 | 1 v | 0.95 | 102.78 | 356.41 |
| slow n slow p | 100 | 1 v | 0.95 | 131.33 | 387.42 |
| fast n fast p | -40 | 1.5 v | 0.95 | 64.482 | 67.975 |

Table 8: Propagation delays from input to output of op-amp, with a 2 pF load

Therefore, the initial solution can still be optimized for speed by sizing more wisely. However, one must keep in mind that creating a 1v op-amp without changing the process requires much added circuitry which will grow the die. Also, much efficiency and performance will probably be lost. The solution also could not be tested below 1v since the threshold voltages of typical NMOS and PMOS were too high. However, realistically, the circuit needs to be operable for $0.8 \mathrm{v}-1.5 \mathrm{v}$ VCC. Therefore, more research needs to be done to overcome these boundaries. The best approach for the 0.8 v
limit will probably be to invest time and money in researching the modified devices mentioned in the previous section.

## 4. Conclusions

### 4.1 3v Sample and Hold

Through HSPICE simulations, the implementation of 3 v sample and hold was proven to be operational. This methodology of 3 v sample and hold will improve read speeds up to $10 \%$. Reducing the read speed of a flash memory chip will greatly enhance the performance and usefulness of the chip. If flash memory read speeds could be further reduced, it may become a viable alternative to other memories that may be higher cost. Furthermore, faster read speeds will aid future developments in personal handheld computers and other digital portable equipment.

Altering the 5 v sample and hold theory to be operational at 3 v proved challenging. The original goals of the 5 v project were to use sample and hold to provide tighter sensing levels for a multi-level cell flash memory. Sample and hold strictly regulated the values during a read, therefore restricting the sensing levels. The design objectives for 3 v sample and hold, however, were different. The methodology was used to try to increase read speed and also reliability. Furthermore, implementation of 3 v sample and hold was entirely different from the 5 v project since the two projects had completely different circuitry and design. The most challenging part of implementing 3 v sample and hold was
determining a clean and concise way to alter the Active Pump to always use REF2 as a reference voltage. The use of a 30 pF sampling capacitor and new sampling waveforms also needed to be determined and verified.

The changes to the PVR and Active Pump to implement sample and hold were done using CAM options. Using the bit SELSMPHLD enabled the chip to use the old methods (SELSMPHLD $=0$ ), or the new sample and hold (SELSMPHLD=1).

Implementing this CAM option created some problems. The most important concern was a glitch in the circuitry that occurred at high temperatures. The PVR seemed to operate incorrectly; however, the source of the problem proved to be an NMOS switch that had to be added for the CAM that was creating an effective resistance between the output node REF2 and the sampling capacitor.

Some positive aspects of the 3 v sample and hold are that it maintains warmup time of the PVR. It also meets the specifications for ramp-up time. Furthermore, the standby current in the Active pump is not affected. The 3 v sample and hold will also provide a more reliable source of 2 v and 4 v references.

A negative aspect of the 3 v sample and hold circuitry is that it will increase standby current in the PVR by 5.4 uA . This is a small price to pay, however, for improved read speed performance.

Future improvements on the 3 v sample and hold may involve more in depth and in lab testing of actual circuits. Also, the circuitry can be redesigned for greater efficiency
by reducing the standby current. A possible way to reduce this current is to redesign the PVR to burn less current when it is active.

### 4.2 1v op-amp

The 1v op-amp discussed in this thesis was created as an experiment in new low voltage techniques. The compact design involves a few key features. A complementary input-stage, which has been shown to work before at voltages as low as 1.5 v , was the starting point of the research. To make the comparator operational at 1 v , the circuit was first resized with a lower Ibias $=30 \mathrm{uA}$. Then, the input stage was altered into a complementary cascoded input stage. The cascoded input allows the input common mode range to swing rail-to-rail at low voltage. Finally, the output inverters, which were used as level shifters in the original design, were redesigned using low threshold voltage devices. These low $\mathrm{V}_{\mathrm{t}}$ devices allow the output voltage of the op-amp to swing rail-torail on a small signal change of the op-amp.

The positive aspects of the 1 v op-amp are that the comparator proved operational without a change in the process. The output swing is decent in all skews; however, the performance of the op-amp is very slow and could use improvement. Furthermore, it was not possible to go below 1 v , since the $\mathrm{V}_{\mathrm{t}}$ of a typical transistor is about 0.8 v . However, in practical applications, the VCC supply would range from $0.8-1.5$ for a 1 v supply. Therefore, more research is needed in this area. Ultimately, operation at such a low voltage will probably require a process change which would enable both CMOS and biCMOS technologies to be used effectively and efficiently in combination. Alternate
devices which require minimal process change but entail addition of capacitors and diodes could also be used to improve performance.

Future improvements on the existing design could include speed and reliability improvements. These could be approached initially by a re-optimization of the transistor sizes. Devices which do not require process change could also be tested in the existing design for speed improvements.

## 5. Appendix

### 5.1 Appendix A: Original simulation of wordline

(Note: all results have been multiplied by an undisclosed constant).

| device | run 0 <br> (size um) | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| md | 153 | 95.2 | 85 | 85 | 112 |
| mb | 170 | 102 | 136 | 136 | 170 |
| mc | 142.8 | 85 | 85 | 85 | 170 |
| ma | 16.32 | 12.9 | 12.9 | 12.9 | 16.32 |
| mf | 27.2 | 27.2 | 27.2 | 27.2 | 34 |
| mg | 108.8 | 75 | 75 | 75 | 108 |
| mh | 108.8 | 75 | 75 | 75 | 108 |
| mi | 7.14 | 7.14 | 7.14 | 17 | 7.14 |
| WL select time (ns) | 139.6 | 157.8 | 144.5 | 126.8 | 138 |

Table 9: Original simulation - doubling mi decreases WL select time even while decreasing sizes of other devices in decoder.

### 5.2 Appendix B: Simulation results for direct wordline regulation

| HSRCDRV (V) | WL select time (ns) |
| :---: | :---: |
| 1.5 VCC | 127.36 |
| 3.9 | 134.5 |
| 4.1 | 124.17 |
| 4.5 | 111.49 |
| 4.9 | 103.80 |
| 5.1 | 100.88 |
| 5.3 | 98.57 |
| 5.5 | 98.57 |

Table 10: WL select time VCC=2.7v, $T=100$, slow $n$ slow $p$

| HSRCDRV (V) | WL select time (ns) |
| :---: | :---: |
| 1.5 VCC | 67.72 |
| 3.9 | 89.25 |
| 4.1 | 83.57 |
| 4.5 | 76.4 |
| 4.9 | 71.91 |
| 5.1 | 68.4 |
| 5.3 | 68 |
| 5.5 | 68 |

Table 11: WL select time $V C C=3.65 v, T=-40$, fast $n$ fast $p$

### 5.3 Appendix C: Updated capacitance values for PVR

| outputs |  | interconnect(um) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | node | M1 | M2 | M1 | (total M1) |
| REF4 --> | negpmp | 102 | 4430 | 850 | 952 |
|  | nepmp | 1200 | 170 | 0 | 1200 |
|  | hladout | 2140 | 0 | 0 | 2140 |
|  | powerde | 2080 | 0 | 0 | 2080 |
| REF2 --> | actpmp | 1360 | 0 | 0 | 1360 |
|  | hsrcdrvreg | 2930 | 0 | 0 | 2930 |
|  | hpld | 2930 |  |  | 2930 |
|  | nepmp | 1200 | 4600 | 850 | 2050 |
|  | negpmp | 102 |  |  | 102 |
|  | powerde | 2080 | 0 | 0 | 2080 |
|  | pmppos | 1360 | 0 | 0 | 1360 |
|  | lcpmp | 1300 | 0 | 0 | 1300 |
|  |  |  |  |  |  |
| inputs |  | interconnect(um) |  |  |  |
|  | node | M1 | M2 | M1 | (total M1) |
| IS5V <-- |  | 170 | 4430 | 850 | 1020 |
| POWDFF <-- |  | 170 | 4430 | 850 | 1020 |
| PGMEN <-- |  | 1360 | 0 | 0 | 1360 |
| MF1DRAIN <-- |  | 850 | 4430 | 0 | 850 |
| MF2DRAIN <-- |  | 850 | 4430 | 0 | 850 |
| MFGATE <-- |  | 1320 | 0 | 0 | 1320 |
| PVREN <-- |  | 3230 | 4600 | 850 | 4080 |
| SAMPLE <-- |  | 3230 | 4600 | 850 | 4080 |
| SELSMPHLD <-- |  |  |  |  | 0 |

Table 12: FTRC values for flash-pair with new layout

| outputs |  | interconnect(um) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | node | M1 | M2 | M1 | (total M1) |
| HSRC5DRV --> | hm | 340 | 0 | 0 | 340 |
|  | swth | 4430 | 0 | 0 | 4430 |
|  | pvr | 1360 | 0 | 0 | 1360 |
|  | pmppos | $\mathrm{n} / \mathrm{a}$ |  |  | $\mathrm{n} / \mathrm{a}$ |
|  | sd | 510 | 4430 | 850 | 1360 |
| OPPOS --> | pmppos | $\mathrm{n} / \mathrm{a}$ |  |  | $\mathrm{n} / \mathrm{a}$ |
| OPNEG --> | pmppos | $\mathrm{n} / \mathrm{a}$ |  |  | $\mathrm{n} / \mathrm{a}$ |
| OPOUT --> | pmppos | $\mathrm{n} / \mathrm{a}$ |  |  | $\mathrm{n} / \mathrm{a}$ |

Table 13: FTRC values for active pump with new layout

### 5.4 Appendix D: Zoomed left schematic of PVR, MOP



Figure 60: Zoomed left side of PVR in metal options

### 5.5 Appendix E: Zoomed right side of PVR, MOP



Figure 61: Zoomed right side of PVR in metal options

### 5.6 Appendix F: Zoomed left side of PVR, CAM



Figure 62: Zoomed left side of PVR with CAM option
5.7 Appendix G: Zoomed right side of PVR, CAM


Figure 63: Zoomed right side of PVR with CAM option

### 5.8 Appendix H: Schematic of active pump regulation



Figure 64: regulation circuit of active pump

### 5.9 Appendix I: Initial op-amp simulation results



Figure 65: Initial op-amp, resized with Ibias=30uA, vin_pos=vcc/2, slow n slow $p$


Figure 66: Initial op-amp, resized with Ibias=30uA, vin_pos=0.05, slow n slow $p$


Figure 67: Initial op-amp, resized with Ibias=30uA, vin_pos=0.95, slow n slow p


Figure 68: Initial op-amp, resized with Ibias=30uA, vin_pos=0.05, fast $\mathbf{n}$ fast $p$


Figure 69: Initial op-amp, resized with Ibias=30uA, vin_pos=vcc/2, fast $\mathbf{n}$ fast $\mathbf{p}$


Figure 70: Initial op-amp, resized with Ibias=30uA, vin_pos=0.95, fast $\mathbf{n}$ fast $\mathbf{p}$

### 5.10 Appendix J: New op-amp simulation results



Figure 71: Op-amp with cascode and prime devices, vin_pos=0.05, slow n slow $p$


Figure 72: Op-amp with cascode and prime devices, vin_pos=vcc/2, slow n slow p


Figure 73: Op-amp with cascode and prime devices, vin_pos=0.95, slow n slow p


Figure 74: Op-amp with cascode and prime devices, vin_pos=0.05, fast $\mathbf{n}$ fast $\mathbf{p}$


Figure 75: Op-amp with cascode and prime devices, vin_pos=vcc/2, fast $\mathbf{n}$ fast $\mathbf{p}$


Figure 76: Op-amp with cascode and prime devices, vin_pos=0.95, fast $\mathbf{n}$ fast

## 6. References

Avanti. Star-Hspice User's Manual. 3 vols. Campbell, CA: Meta-Software, Inc., 1996.
Allen, Phillip, and Douglas R. Holberg. CMOS Analog Circuit Design. New York: Oxford University Press, 1987.

Allen, Phillip E., Benjamin J. Blalock, and Gabriel A. Rincon. "Low Voltage Analog Circuits Using Standard CMOS Technology," Proceedings 1995 International Symposium on Low Power Design, 1995.

Chandrakasan, Anantha P. and Robert Brodersen. Low Power Digital CMOS Design. Boston, MA: Kluwer Academic Publishers, 1995.

Dipert, Brian. "Data Storage in a Flash," EDN Access for Design, by Design. (HTTP://www.ednmag.com/current/070397/14df_01.phtm), July 1997.

Dipert, Brian, and Markus Levy. Designing with Flash Memory. San Diego, CA: Annabooks, 1993.

Ferri, Giuseppe and Willy Sansen. "A Rail-to-Rail Constant-gm Low-Voltage CMOS Operational Transconductance Amplifier," IEEE Journal of Solid-State Circuits, Vol. 32, No.10, October 1997.

Flash Memory. 2 vols. Santa Clara, CA: Intel Corporation, 1997.
Fuse, Tsuneaki, Yukihito Oowaki, et al. "A 0.5 V 200MHz 1-Stage 32b ALU using a Body Bias Controlled SOI Pass-Gate Logic," ISSCC Digest of Technical Papers (CDROM), 1997.

Gonzalez, Ricardo, Benjamin Gordon, and Mark Horowitz. "Supply and Threshold Voltage Scaling for Low Power CMOS," IEEE Journal of Solid-State Circuits, Vol.32, No.8. August 1997.

Hogervorst, Ron and Johan H. Huijsing. Design of Low-Voltage, Low-Power Operational Amplifier Cells. Boston: Kluwer Academic Publishers, 1996.

Kawahara, Takayuki, et. al. "Bit-line Clamped Sensing Multiplex and Accurate HighVoltage Generator for 0.25 um Flash Memories," IEEE Solid-State Circuits Conference, Vol. 39, February, 1996.

Otsuka, Nobuaki and Mark A. Horowitz. "Circuit Techniques for 1.5V Power Supply Flash Memory," IEEE Journal of Solid-State Circuits, Vol.32, No.8. August 1997.

Rabaey, Jan M. Digital Integrated Circuits. New Jersey: Prentice Hall Electronics and VLSI Series, 1996.

Sakurai, Satoshi and Mohammed Ismail. Low-Voltage CMOS Operational Amplifiers: Theory, Design and Implementation. Boston, MA: Kluwer Academic Publishers, 1995.

Tedrow, Kerry, et al. "High precision Voltage Regulation Circuit for Programming Multiple Bit Flash Memory," U.S. Patent No: 5546042. Issued: Aug. 13, 1996.

Tedrow, Kerry, et. al. "Precision Voltage Reference, " U.S. Patent No: 5339272. Issued: Aug. 16, 1994.

Tedrow, Kerry, Jahanshir J. Javanifard, et. al. "System having multiple phase boosted charge pump with a plurality of stages," U.S. Patent No. 5524266. Issued: June 4, 1996.

Weste, Neil and Kamran Eshraghian. Principles of CMOS VLSI Design. 2nd edition. Reading, MA: Addison-Wesley Publishing Co., 1993.

Wong, Louis S.Y. and Graham A. Rigby. "A 1V CMOS Digital Circuits with Double-Gate-Driven MOSFET," ISSCC Digest of Technical Papers (CD-ROM), 1997.

Wu, Jieh-Tsomg, et. al. "1.2V CMOS Switched-Capacitor Circuits," IEEE Solid-State Circuits Conference, Vol. 39, February, 1996.


[^0]:    ${ }^{1}$ Rabaey, Jan M. Digital Integrated Circuits. New Jersey: Prentice Hall Electronics and VLSI Series, 1996, pp. 573-577.

[^1]:    ${ }^{2}$ Wu, Jieh-Tsomg, et. al. "1.2V CMOS Switched-Capacitor Circuits," IEEE Solid-State Circuits Conference, Vol. 39, pp.388-389, February, 1996.

[^2]:    ${ }^{3}$ Tedrow, Kerry, Johnny Javanifard, et. al. "System having multiple phase boosted charge pump with a plurality of stages," U.S. Patent No. 5524266. Issued: June 4, 1996.

[^3]:    ${ }^{4}$ Tedrow, Kerry, et. al. "Precision Voltage Reference, " U.S. Patent No: 5339272. Issued: Aug. 16, 1994.

[^4]:    ${ }^{5}$ Tedrow, Kerry, et. al. "Precision Voltage Reference, " U.S. Patent No: 5339272. Issued: Aug. 16, 1994.

[^5]:    ${ }^{6}$ Tedrow, Kerry, et al. "High precision Voltage Regulation Circuit for Programming Multiple bit Flash Memory, " U.S. Patent No: 5546042. Issued Aug. 13, 1996.

[^6]:    ${ }^{7}$ Weste, Neil and Kamran Eshraghian. Principles of CMOS VLSI Design. $2^{\text {nd }}$ edition. Reading, MA: Addison-Wesley Publishing Co., 1993, p. 241.
    ${ }^{8}$ Weste, Neil and Kamran Eshraghian. Principles of CMOS VLSI Design. $2^{\text {nd }}$ edition. Reading, MA: Addison-Wesley Publishing Co., 1993, p. 181.

[^7]:    ${ }^{9}$ Avanti. Star-Hspice User's Manual. Vol 2. Campbell, CA: Meta-Software, Inc., 1996, p.11-9.

[^8]:    ${ }^{10}$ Weste, Neil and Kamran Eshraghian. Principles of CMOS VLSI Design, p.231.

[^9]:    ${ }^{11}$ Weste, Neil and Kamran Eshraghian. Principles of CMOS VLSI Design, p. 162.

[^10]:    ${ }^{12}$ One or more patent applications have been filed by Intel Corporation covering portions of the material covered in this thesis.

[^11]:    ${ }^{13}$ Allen, Phillip, and Douglas R Holberg. CMOS Analog Circuit Design. New York: Oxford University Press, 1987, pp.273-276.

[^12]:    ${ }^{14}$ Allen, Phillip E., Benjamin J. Blalock, and Gabriel A. Rincon. "Low Voltage Analog Circuits Using Standard CMOS Technology," Proceedings 1995 International Symposium on Low Power Design , 1995, pp. 209-214.

[^13]:    ${ }^{15}$ Hogervorst, Ron and Johan H. Huijsing. Design of Low-Voltage, Low-Power Operational Amplifier Cells. Boston: Kluwer Academic Publishers, 1996, pp.6-7.
    ${ }^{16}$ Hogervorst, Ron and Johan H. Huijsing. Design of Low-Voltage, Low-Power Operational Amplifier Cells, pp.7-12.
    ${ }^{17}$ Wong, Louis S.Y. and Graham A. Rigby. "A 1V CMOS Digital Circuits with Double-Gate-Driven MOSFET," ISSCC Digest of Technical Papers (CD-ROM), 1997.

[^14]:    ${ }^{18}$ Fuse, Tsuneaki, Oowaki, Yukihito, et al. "A 0.5 V 200MHz 1-Stage 32b ALU using a Body Bias Controlled SOI Pass-Gate Logic," ISSCC Digest of Technical Papers (CD-ROM), 1997.
    ${ }^{19}$ Weste, Neil H.E. and Kamran Eshraghian. Principles of CMOS VLSI Design, pp.125-130.

[^15]:    ${ }^{20}$ Gonzalez, Ricardo, Benjamin Gordon, and Mark Horowitz. "Supply and Threshold Voltage Scaling for Low Power CMOS," IEEE Journal of Solid-State Circuits, Vol.32, No.8. August 1997.

[^16]:    ${ }^{21}$ Otsuka, Nobuaki and Mark A. Horowitz. "Circuit Techniques for 1.5 V Power Supply Flash Memory," IEEE Journal of Solid-State Circuits, Vol.32, No.8. August 1997.

[^17]:    ${ }^{22}$ Hogervorst, Ron and Johan H. Huijsing. Design of Low-Voltage, Low-Power Operational Amplifier Cells, p. 22.

[^18]:    ${ }^{23}$ Ferri, Giuseppe and Willy Sansen. "A Rail-to-Rail Constant-gm Low-Voltage CMOS Operational Transconductance Amplifier," IEEE Journal of Solid-State Circuits, Vol. 32, No.10, October 1997.

[^19]:    ${ }^{24}$ Hogervorst, Ron and Johan H. Huijsing, Design of Low-Voltage, Low-Power Operational Amplifier Cells, p. 29.

