# Design of a Four-Phase Switchmode High Efficiency Power Supply 

by
John Mburu Gachora
Submitted to the Department of Electrical Engineering and Computer Science
in partial fulfillment of the requirements for the degrees of
Master of Engineering
and
Bachelor of Science in Electrical Engineering and Computer Science at the MASSACHUSETTS INSTITUTE OF TECHNOLOGY

May 1994
(c) Massachusetts Institute of Technology 1994. All rights reserved.

Author
Department of Electrical Engineering and Computer Science May 16, 1994

Certified by...................
Martin F. Schlecht

$$
\text { I } \prod\left\{\begin{array}{l}
\text { Professor of Electrical Engineering } \\
1,
\end{array} 1\right. \text { Thesis Supervisor }
$$

Accepted by

# Design of a Four-Phase Switchmode High Efficiency Power 

## Supply

by

John Mburu Gachora

Submitted to the Department of Electrical Engineering and Computer Science on May 16, 1994, in partial fulfillment of the requirements for the degrees of Master of Engineering<br>and<br>Bachelor of Science in Electrical Engineering and Computer Science


#### Abstract

In this thesis, a four-phase switchmode dc-dc converter has been designed. The converter uses a two stage topology whose advantages over the single stage topology have been outlined. Paralleling of converters as a means for better perfomance has been investigated. Specifically effects of interleaving on output voltage ripple has been discussed. The choice of topology and components makes the design a possible standard for future designs, as well as a good candidate for converter fabrication. Special multi-phase magnetic structures which use flux cancellation methods to support multiple coils have been used for the inductance and the transformer. Results of tests on the prototype are presented.


Thesis Supervisor: Martin F. Schlecht
Title: Professor of Electrical Engineering

## Acknowledgments

Foremost, I would like to extend my special thanks to Prof. Martin Schlecht, my thesis supervisor for his guidance and unending inspiration. I am forever indebted to him for having given me the opportunity to apply much of what I have learned at MIT.

Thanks to David Otten for the immense help in getting this work started. I thank him for the work he had done previously from which I borrowed heavily.

I would also like to thank Beth McDonald, Vivian Mizuno and Anne Hunter for their continued support and good cheer throughout this work.

Thanks to members of the CAES Advanced Study Program staff, Dr Paul Brown, Debbie, Bev, Susan, Diane, and Margaret for all your good cheer and encouragement. Paul, thanks for everything.

Thanks to the members of the Lab for Electromagnetic and Electronic Systems for their assistance and guidance. In particular, thanks to Dave Perrault, Kwabena Ofori, Mary Tolikas, Jeff Chapman, Robert Selders, Ahmed Mitwalli, Christine Odero, Prof. Steve Leeb, and Prof. Steve Umans.

To my dear parents, Wanjiku and Gachora Wamithi: Nindamucokeria ngatho muno ni wendo wanyu na mahoya maingi. Mwathani amurathime muno na muture matuku maingi. Tiga ni inyui ndingikinyite haria ndi..

To my siblings, Wanjiru, Wamithi, Thandi, Waweru, Hannah, Njeri, Maria, Wairimu, Njoki, Karanja, Kamau and Wangari (Mekacy), and all your families thank you for all your emotional support in good and bad times.

Thanks to Jane Wahome for being there when I needed her.
Thanks to all my friends and loved ones: Dedan Kimotho, Safroadu YeboahAmankwah, Dennis Ouma, Peter Orondo, Anne Wamunyu, the Sang'udis, the Kashambuzis (mama, thank you!), Peju, Dudzai, ATF staff, and the whole African fraternity.

To all I say: IT IS OVER.. mwathani nowe woma!

## Contents

1 Introduction ..... 9
1.1 Overview ..... 9
1.2 Two-Stage Converters ..... 11
2 Design Considerations of the Pre-Regulator ..... 14
2.1 The Pre-regulator Stage: Down-Converter ..... 14
2.1.1 DC-DC down converters ..... 15
2.1.2 The Conversion Ratio ..... 17
2.1.3 The Down Converter Implemented ..... 18
2.1.4 Determining Design Values ..... 22
2.2 Issues in Paralleling Converters ..... 24
2.2.1 Interleaving ..... 24
2.2.2 Layout ..... 25
3 The Isolation Stage and Output Filter ..... 28
3.1 Push-pull Converters ..... 28
3.1.1 Operation ..... 28
3.2 Design of the Isolation Stage ..... 31
3.2.1 Topology ..... 31
3.2.2 Design Considerations and Discussion ..... 33
3.2.3 Losses and Energy Recovery ..... 35
3.3 The Output Stage ..... 37
4 The Control: Putting it all Together ..... 38
4.1 Types of Drivers Required ..... 38
4.1.1 High-Side Driver ..... 38
4.1.2 Low-Side Driver ..... 41
4.2 Drive Signals and Implementation ..... 42
4.2.1 Drive Signals ..... 42
4.2.2 Implementation ..... 44
5 Testing and Experimental Results ..... 46
5.1 Testing the The Down Converter ..... 47
5.1.1 Experimental Results ..... 47
5.2 The Isolation Stage ..... 52
5.2.1 Experimental Results ..... 52
5.2.2 Waveforms from Push-Pull stage ..... 53
5.3 Other Concerns ..... 56
5.3.1 Temperature Considerations ..... 56
5.3.2 Cost analysis ..... 56
5.3.3 Power Losses ..... 57
6 Conclusions and Further Research ..... 58
6.1 Conclusion ..... 58
6.2 Further Research ..... 59
A P-Material used for Ferrite Core Design ..... 60
B PCB Layout ..... 62

## List of Figures

1-1 Single stage converter block diagram ..... 12
1-2 Two stage converter block diagram ..... 12
2-1 The most common down-converter ..... 15
2-2 Ideal inductor current ..... 17
2-3 The converters connected in parallel ..... 19
2-4 The down-converter analyzed below ..... 20
2-5 Inductor Current for an ideal case ..... 21
2-6 Effective inductor implemented ..... 24
2-7 Multi-phase structure used to build the parallel converter inductance ..... 26
2-8 Cross-section of the inductor windings ..... 27
3-1 Basic push-pull stage ..... 29
3-2 Resulting curve of transformer primary voltage ..... 30
3-3 Resulting transformer primary current ..... 30
3-4 Topology of Push-pull stage designed ..... 32
3-5 The multi-phase magnetic transformer core ..... 33
3-6 Cross-section of the transformer stage ..... 34
3-7 One branch of the Push-pull showing the energy recovery circuit. ..... 36
4-1 The complete path of current through the circuit. ..... 39
4-2 Suggested driver unit for the high-side switches ..... 40
4-3 Clock implementation: make $R 1 \gg R 2$. ..... 42
4-4 Implementation of sawtooth waveform used in PWM. ..... 44
4-5 The Control Circuit: a detailed diagram. ..... 45
5-1 Snapshot showing the input voltage, output voltage, and switch drive signal. ..... 48
5-2 Input-Output voltage relationship for a single down converter. ..... 49
5-3 Relationship between output ripple and input voltage for a single down converter. ..... 50
5-4 Picture showing a set of measurements taken for two down converters operated out of phase. ..... 51
5-5 Drive signals, Vgs, for the two pairs of MOSFETs used. ..... 53
5-6 Drain Voltage and Input bus voltage (switching effects). ..... 54
5-7 Drain-Source voltage and the Output Voltage (Switching effects on output voltage ripple). ..... 54
5-8 Voltage across one primary coil and the resulting waveform across sec- ondary coil. ..... 55
B-1 Top PCB layer showing first set of transformer primary windings and inductor windings ..... 63
B-2 Second PCB layer showing secondary transformer winding ..... 63
B-3 Third PCB layer showing secondary transformer windings ..... 64
B-4 Bottom PCB layer showing second set of primary transformer windings ..... 64

## List of Tables

5.1 Table of Results for a Single Down Converter. ..... 48
5.2 Table of Results for Two Down Converters Operated out of Phase. . . ..... 51
5.3 Summary of the estimated bulk (in thousands) cost of materials for the converter. ..... 56
5.4 Estimated power losses across the converter at full power ..... 57

## Chapter 1

## Introduction

### 1.1 Overview

The need is growing for denser, lighter and more reliable power supplies as the idea of point-of-load converters becomes more important. Power supplies have not kept up with the pace for miniaturization of electronic equipment. In the aerospace and automotive industry where minimizing weight improves performance and lowers manufacturing and operating costs, lighter power supplies that perform just as well or better than existing ones would have considerable advantage in the market. In the computer industry where size and portability are becoming critical, smaller power supplies will be necessary to allow for miniature laptops as well as desktops.

Further, smaller power supplies may allow for standardization that will help reduce the practice of designing a power supply for every new application. New converter designs may allow automation of the whole production process eliminating the necessity for hand assembly which is both slow and error-prone. Conditions in the power industry have called for point-of-load converters that will deliver power straight from the supply lines and that are capable of operating from any supply line $(110 \mathrm{~V}, 220 \mathrm{~V}$ 0r 240V). This will set a global standard which will make power distribution systems transparent to equipment and system designers.

Most of today's power supplies operate at efficiencies in the $80 \%$ to $85 \%$ range; which for a 100 W supply translates to a heat dissipation of 15 to 20 Watts. A
substantial cost of the power supply, in space, material and manufaturability goes into getting rid of this heat. In most cases, an electrically isolated heat sink is attached to the circuit board on which the power supply components rest. This not only adds cost in terms of space and material, but it also requires far more hand manipulation, rendering the product to greater opportunity for loss of quality.

The physical limit of power supplies lies largely in the sizes of the components used. Different power supply topologies are used by different manufacturers, but the underlying methods of construction are generally the same. Whereas there may be some improvements in the physical designs of the components in the future, new power supply topologies will not be much different from what we already have today.

If any substantial improvement is to be made in the area of power supply design and construction, the problems outlined above must be addressed. In particular, real improvements will come from changes in manufacturability. New heat-removal mechanisms must be found to ease the complexity of fastening heat sinks to the product. All this calls for new design and construction standards.

This thesis is a report of work done to design and construct a power supply that will set some of the standards called for above. The design uses a two-stage topology that aims to distribute the dissipation among many components so that each component can stay sufficiently cool to eliminate the need for extra heat sinking. To allow for industrial automated fabrication surface mount technology has been used for all the required components. The power supply built uses a combination of a downconverter and a modified push-pull isolation stage to achieve power transformation from 90 Vdc to 5 Vdc . The power supply constructed had the following specifications:

- Delivered Power $=100 \mathrm{~W}$
- Operating frequency $=250 \mathrm{kHz}$
- DC input voltage $=36-72 \mathrm{~V}$
- DC output voltage $=5 \mathrm{~V}$
- Output Current $=20 \mathrm{~A}$
- Output ripple below 100 mV
- Efficiency above $87 \%$
- Miniature board size (2.5in by 1.75 in by 0.3 in)

Further considerations were made to allow for simple component adaptation for the power supply to operate at a higher input line voltage as is required in most other countries. Although the power supply presented here was aimed to meet the specifications above, same-size components are available to enable the product to operate in $70-400 \mathrm{~V}$ input voltage range.

### 1.2 Two-Stage Converters

The most straightforward dc-dc converters are made of a single conversion stage, usually the isolation stage, as shown in Fig. 1-1 and are commonly referred to as single-stage converters. Front-end converters are usually built this way using pulse width modulation controlled bridges. This design has the great advantage of design simplicity and low cost of implementation. One of its main shortcomings, however, is that it displays switching losses that increase drastically with increase in frequency. At the same time the step-down stage has to maintain a constant output voltage over a wide range of input voltage range, (typically 3:1). For a down-converter, this comprises its efficiency.

The converter designed in this thesis is a two stage design, shown in Fig. 1-2. This has two converters in series. As a result it requires more parts and a more complex control mechanism than a single stage converter. The particular topology described in this thesis has a down-converter stage in series with a push-pull transformer isolated stage. The down converter stage provides line regulation and is hereafter referred to as the pre-regulator while the push-pull provides isolation between the input and the output and is hereafter referred to as the isolation stage.

In his thesis, Andrew Ferencz ${ }^{1}$ has outlined the advantages that two-stage con-

[^0]

Figure 1-1: Single stage converter block diagram


Figure 1-2: Two stage converter block diagram

## verters have over single-stage converters:

- Two stage converters allow for the use of smaller devices in terms of current and voltage rating. Generally, electrical devices such as transformers, MOSFETs, and diodes exhibit losses that are proportional to their capacity ratings. Hence, per device losses are reduced when two stage converters are used. If a single stage is used, the duty ratio (or the turns ratio in case of transformer) would have to be a lot bigger for the same transformation to occur. For example, consider in our case an input voltage range of $36-72 \mathrm{~V}$ to be transformed in to a 5 V output value. If a single push-pull stage is used with the same design used on the topology shown, we would require a turns ratio of about $9: 1$. Since the voltage across the transformer would be about constant, the MOSFETs would have to be driven at a high frequency, and they themselves would have to be a rating higher than 180 V . This means they would experience much higher stress and consequently higher switching losses. When these switching losses, the device on-resistance losses, and the transformer turns resistance and inductive losses are factored in, the two stage topology displays a higher overall efficiency.
- A higher frequency also allows for the use of smaller components, in terms of capacitive and inductive effects.
- A two stage converter also allows for a less sensitive control.

Because of the fact that two-stage converters may require more switches, more storage components, and more complicated control circuitry than a single-stage converter, a designer might only want to consider using a two-stage design if the power level is large (over 100 W ) or transient performance is important. The power handling capability of a commercial power supply corresponds roughly to the cost of the power supply which is on the order of one dollar per watt. A full-bridge converter which has four primary side switches is used for power levels above 250 W . A working two-stage converter has just as many switches (four).

## Chapter 2

## Design Considerations of the Pre-Regulator

This chapter describes the design of the pre-regulator stage. Details of the choice of components and specifications is presented.

### 2.1 The Pre-regulator Stage: Down-Converter

The pre-regulation serves the purpose of setting the voltage level across the isolation transformer stage. Since the input voltage is relatively high, a high turns ratio would be required for the transformer; but the presence of the pre-regulator enables us to set the voltage across the transformer to as low a value as desired. In this case, the input voltage ranges between 36 V and 72 V , and the voltage across the transformer is 30 V . This value of transformer voltage is chosen arbitrarily, the desire being to make it as large as possible but appreciably less than the minimum operating voltage of 36 V . A series connection of transformer blocks allows us to divide this 30 V into two transformer primary voltages of 15 V each. This in turn necessitates a turns ratio of 3:1 for a 5 V output level.

The pre-regulator consists of four $250 \mathrm{kHz}, 28 \mathrm{~W}$ discontinuous mode down converters in parallel operated $90^{\circ}$ out of phase (ripple frequency at 1.0 MHz ) that form the ground-reference for transformer stage. The pre-regulator is designed to operate
at an upper voltage level of 60 V .

### 2.1.1 DC-DC down converters

Fig. 2-1 shows the basic topology for an down converter. We assume that the converter components are lossless (in actuality, these components possess resistive properties and are therefore quite lossy). The operation of the converter is represented by the switching function $q(t)$, which is 1 when the transistor is on, and 0 otherwise.


Figure 2-1: The most common down-converter
For a continuous mode operation, the converter goes through two states of operation. In the first state (charging state), the transistor is turned on, i.e., $q(t)=1$. The diode is reverse biased and is forced off. The input voltage Vin begins to charge up the inductor linearly, and at a rate proportional to the inductance value. This charge reaches a maximum level that is determined by the duty-ratio; the duty-ratio is defined as the fraction of the period for which $q(t)=1$.

When the transistor is turned off, the inductor current forward-biases the diode forcing the inductor's stored energy to be transfered to the load. This setup has the advantage in that the load is driven with current rather that voltage.

In the discontinuous operation, the converter goes through three states. For a fraction of the period $D$, the transistor is on and energy is transferred form the
source to the inductor as described above. When the transistor is turned off, the inductor discharged for a section of the period $D_{1}$. By the end of the section $D_{1}$, the inductor has fully discharged, and both the transistor and the diode are essentially off. This is called the dead-time of the system during which time the inductor current is zero.

Note that the difference between a continuous-mode (CCM) and a discontinuous mode converter (DCM) is the value of the inductance. The CCM has a larger inductance than the DCM. Thus the DCM has faster dynamics than the CCM. At the start of every cycle, the DCM converter has delivered all its energy to the next stage. This allows the DCM converter to respond to a transient output current or input voltage in one period with an instant change in duty-cycle (though with a small change in output voltage) while the CCM version must accumulate volt-seconds on the inductor over many cycles to change its output current.

In the CCM converter, an increase in load current requires an increase in the DC current in the inductor. Thus, the positive voltage on the inductor must remain on longer to add net positive volt-seconds across the inductor. This results in a temporary decrease in the current delivered to the load, because the average time the rectifier conducts is decreased. This reaction demonstrates the presence of a right-hand-plane zero which makes control difficult. A DCM converter has no zeros; thus it is easier to control.

A DCM converter is favored more for buck-boost converters because it is not only easier to control but also it has a faster response, and it requires less magnetic energy storage. The large current ripple provides a larger signal for providing a current-mode control. Since the transistor is turned on with zero current in the inductor, the turnon loss is reduced to only a capacitive energy discharge. Zero initial inductor current also allows for a slow turn on of the switch which reduces the current spike from the charging of the MOSFET gate. This spike might otherwise trigger any current mode comparator in the circuit.

The DCM converter however has its disadvantages. It requires more capacitance for filtering because it has a larger current ripple. It has higher conduction losses
because the rms current is larger than that of the CCM converter. It displays larger turn off losses because the peak current is larger ( about twice as large as that of the CCM at turn off).

### 2.1.2 The Conversion Ratio

Consider the case when the converter in Fig. 2-1 is operated in the discontinuous mode. The ideal linearized inductor current has the shape shown in Fig. 2-2. Let the duty-ratio be $D$, and the fraction of the period it takes to discharge the inductor be $D_{1}$ During the time when $q(t)=1$, (the time $D T$ ) the inductor will charge up according to the equation:


Figure 2-2: Ideal inductor current

$$
\begin{equation*}
\Delta i_{l}=\frac{V_{i}-V_{o}}{L} \Delta t \tag{2.1}
\end{equation*}
$$

The inductor will charge up to a maximum value of:

$$
\begin{equation*}
i_{l, p e a k}=\frac{V_{i}-V_{o}}{L} D T \tag{2.2}
\end{equation*}
$$

When the transitor is turned off and the diode forward-biased, the inductor will
discharge as in:

$$
\begin{equation*}
\Delta i_{l}=\frac{-V_{o} \Delta t}{L} \tag{2.3}
\end{equation*}
$$

This linear discharge will continue until $i_{l}=0$, at time $D_{1} T$. During the remaining part of the period, the inductor current is zero. To develop the relationship between the input voltage and the output voltage, let us consider the steady state operation of the system described above. Since the inductor is assumed to be lossless, the average voltage across the inductor must be zero.

$$
\begin{gathered}
\left(V_{i}-V_{o}\right) D+\left(-V_{o}\right) D_{1}=0 \\
V_{o}=\frac{D}{D+D_{1}} V_{i}
\end{gathered}
$$

where $V_{i}, V_{o}$ are the average input and average output voltages respectfully.
When the system is operated at maximum power transfer, the value of $D_{1}$ is set to $1-D$. This operation is right at the edge of the continuous mode operation. At this point the output voltage is related to the input voltage through $V_{o}=D V_{i}$. Thus the output voltage will always be less (or equal if $\mathrm{D}=1$ ) to the input voltage; hence the term down-converter.

### 2.1.3 The Down Converter Implemented

The actual converter used in the system constructed was a modified version of converter described above. Instead of the direct connection of the converter to the input voltage, the converter is connected from the ground point of the push-pull isolation stage. The idea is to allow the use of N -channel devices for switching. P -channel devices have a higher on resistance than N -channel devices and carry higher gate-source capacitance. This makes them not only more lossy, but also more difficult to remove charge from the gate at turn-off.

Four similar $250 \mathrm{kHz}, 28$ Watt discontinuous mode down converters are connected in parallel and operated $90^{\circ}$ out of phase as shown in Fig. 2-3. The down converters are designed to operate at an input voltage range of $36-72 \mathrm{~V}$.


Figure 2-3: The converters connected in parallel

In order to design the converter, the operation of the DCM needs to be calculated. The equations used to determine the design are developed next.

Observe that the operation of this type of converter is the equivalent to the operation of the down converter discussed above. Its operation is defined by the following development.


Figure 2-4: The down-converter analyzed below

The analysis below refers to Fig. 2-4. During the interval when the transistor is on, $D T$;

$$
v_{L}=v_{\text {in }}-v_{\text {out }}
$$

During the interval $(1-D) T$ when the switch is off;

$$
v_{L}=-v_{\text {out }}
$$

The average voltage across the inductor is 0 :

$$
\begin{gathered}
D\left(v_{\text {in }}-v_{\text {out }}\right)+(1-D)\left(-v_{\text {out }}\right)=0 \\
v_{\text {out }}=D v_{\text {in }}
\end{gathered}
$$

This shows that this converter is equivalent to the one shown in Fig. 2-1. The peak inductor current will be determined as the integral of the voltage drop with respect to time:

$$
i_{L}=\int \frac{v_{L}}{L} d t
$$

$$
I_{L, p e a k}=\frac{v_{\text {in }}-v_{\text {out }}}{L} D T
$$

For a DCM operation, $i_{L}$ drops to 0 during the period $(1-D) T$. At the edge of DCM operation (right before we cross over to CCM) this implies:

$$
I_{L, \text { peak }}=\frac{v_{\text {in }}-v_{\text {out }}}{L} D T=\frac{v_{\text {out }}}{L}(1-D) T
$$

which is basically another derivation of the relationship between $v_{\text {in }}$ and $v_{\text {out }}$.


Figure 2-5: Inductor Current for an ideal case

Note that this result is exactly as the one obtained for the common down-converter topology presented in Fig. 2-1. The values of voltages and currents remain essentially the same across the inductor and transformer as they were in the earlier topology. Hence the values of inductance, capacitance and transformer ratio used is the same in this case as the one when the common converter topology is used.

In order to calculate the value of inductance required, recall that each one of the converters handles a quarter of the total power transferred. The total energy held by the inductor at the end of the duty-ratio time period is $\frac{1}{2} L I_{L, p e a k}^{2}$. This energy is equal to the time integral of power over the period $D T$ when the current through the
inductor has been on. This implies:

$$
P_{l}=v_{l} i_{l}=\left(v_{\text {in }}-v_{\text {out }}\right) \times \int\left[\frac{v_{\text {in }}-v_{\text {out }}}{L} d t\right]
$$

For the paralleled converters, the total power per converter cell is $P / 4$ where $P$ is the total power of the circuit. Since the converter ideally does not consist of any power dissipation elements, all the energy is transfered via the inductor current. Hence, the inductor energy relationship is obtained as a time-integral of the power equation developed above:

$$
\begin{align*}
\frac{P}{4} D T & =\frac{1}{2} L\left(\frac{\left(v_{\text {in }}-v_{\text {out }}\right) D T}{L}\right)^{2}  \tag{2.4}\\
L & =\frac{2 D T}{P}\left(v_{\text {in }}-v_{\text {out }}\right)^{2}
\end{align*}
$$

In a steady state operation, the transistor Q1 is turned on for a time DT making the current in L rise to :

$$
\begin{equation*}
I_{L, p e a k}=\frac{V_{i n} D T}{L} \tag{2.5}
\end{equation*}
$$

When the transistor Q1 is turned off, the current flows through the diode D1 for a time:

$$
\begin{equation*}
\Delta T=\frac{v_{\text {in }} D T}{\left(v_{\text {out }}-v_{\text {in }}\right)} \tag{2.6}
\end{equation*}
$$

From this we can calculate the average output current as:

$$
\begin{equation*}
I_{o u t, a v e}=\left(\frac{I_{L, p e a k}}{2} \frac{v_{i n} D}{\left(v_{o u t}-v_{i n}\right)}\right) \tag{2.7}
\end{equation*}
$$

The power delivered is simply the average current multiplied by the output voltage.

$$
\begin{equation*}
P_{o u t, a v e}=\left(\frac{I_{L, p e a k} v_{\text {out }}}{2} \frac{v_{i n} D}{\left(v_{o u t}-v_{i n}\right)}\right) \tag{2.8}
\end{equation*}
$$

### 2.1.4 Determining Design Values

In order to create the desired output from this stage, and bearing in mind that four converters are used in parallel, each converter is designed to meet the following
specifications:

- Line input voltage $=36-72 \mathrm{Vdc}$
- Bus output voltage $=30 \mathrm{Vdc}$
- Power per converter $=28 \mathrm{~W}$
- Operating frequency $=250 \mathrm{kHz}$

To determine the maximum value of $D$ we consider the fraction of the period for which the inductor carries current. Let $D_{1}$ be the fraction of the period for which the transistor Q1 is off.

$$
D_{1} T=\frac{I_{L, \text { peak }}}{v_{\text {out }}} L=\frac{v_{\text {in }}-v_{\text {out }}}{v_{\text {out }}} D T
$$

The fraction of the period for which the inductor carries current is therefore given by:

$$
D_{1}+D=D\left(\frac{v_{\text {in }}}{v_{\text {out }}}\right)
$$

For DCM operation, this fraction must be less than 1 . In this case, $v_{i n}=72 V, v_{o u t}=$ $30 V$ which means $D \leq 0.4$ during the operation.

The value of inductance required is determined by considering the amount of power the converter will handle (see earlier discussion). In our case this value is about 28 watts; $\mathrm{P}=28 \mathrm{x} 4=112 \mathrm{~W}$. For $\mathrm{D}=0.42, v_{\text {in }}=72 \mathrm{~V}, v_{\text {out }}=30 \mathrm{~V}, T=4 u s$ (frequency $=$ 250 kHz ), equation developed above gives us:

$$
L=\frac{2 D T}{P}\left(v_{\text {in }}-v_{o u t}\right)^{2}=52.9 u H
$$

The inductor is implemented using 8 turns of circuit board $30 z$ copper wound over a rectangular ferrite core. The effective implementation is as shown in Fig. 2-6. The core used has an effective area A equal to $19.5 \times 10^{-5}$ sq. meters; $\mathrm{N}=$ number of turns $=8$; the gap $g$ is given by:

$$
g=\frac{N^{2}}{L} \mu_{0} A=0.3 \mathrm{~mm}
$$



Figure 2-6: Effective inductor implemented

### 2.2 Issues in Paralleling Converters

### 2.2.1 Interleaving

The converter designed in this thesis has four 28 W down-converter stages in parallel each operating at 250 kHz . Among other benefits, paralleling in this manner ensures that current flows through four times the amount of silicon and copper. For a converter with excess conduction losses even when the largest MOSFETs are being used, this technique helps to alleviate the problem.

Some of the switching losses seen in a converter are comprised of energy that is stored in in parasitic inductances and capacitances and lost during switch transitions. These switching losses can be reduced by use of the parallel approach. If two switches, each with resistance $R$, are used in parallel and out of phase, some effective switching losses will be seen. However, if a single switch with a resistance of value $R / 2$ were used instead at the same effective switching frequency, the switching losses are doubled because the effective capacitance of the switch would be twice that of the switch with resistance R.[4]

The four converters are interleaved to sum four evenly phased waveforms to form the bus current. This gives us a bus current that switches with a frequency 4 times the single converter frequency of 250 kHz . Generally for N interleaved converters the
frequency will be N times each converter frequency giving us a factor of $1 / \mathrm{N}$ reduction in the size of filter elements required. Furthermore, since the line power is evenly distributed among the N converters, a correspondingly small disturbance will need to be filtered, allowing for another $1 / \mathrm{N}$ reduction in the size of filter element. Hence a total reduction of $1 / N^{2}$ is attained in the size of filter elements. This improvement can either be exploited by reducing the size of filter elements or by operating the converter at a lower switching frequency to reduce switching losses. The final choice is an optimization that aims to capture the best of both effects.

### 2.2.2 Layout

The gains we get from interleaving converters come with a few penalties. By interleaving, we have split up our current path into four identical cells, so that each cell now carries $1 / 4$ as much current as it would ordinarily, for the same voltage transfromation. The major disadvantages to this setup are:

- Interleaving requires the current to be equally shared among the converters. In continuous mode operation, ensuring this balance would require a current monitoring system. In this thesis, the down converters have been designed to operate in the discontinuous mode ensuring that any imbalance in the current sharing is only a factor of discrepancies in cell inductance or in the switch duty-ratio. The duty-ratios can be easily maintained within $1 \%$ of each other. With careful layout, the cell inductance is easily kept within $5 \%$ of each other. Assuming total independence of these two factors, the worst case variation in cell currents is within $6 \%$, an acceptably small value.
- Interleaving also requires that for each converter a greater value of switching inductance be used. The amount of inductance required for each converter is directly proportional to the number of converters connected in parallel. This requirement is a direct comprise on our desire for miniaturization outlined in Chapter 1. This problem was solved by developing special multi-phase magnetic structures in which flux through one cell of inductor windings is made to cancel
out flux from adjacent inductor windings. A pair of adjacent core legs is used to make adjacent inductor windings wound in opposite directions and operated out of phase. However since the current through each of these windings is triangular, the flux waveforms do not exactly cancel each other. An extra core leg is necessary to return the excess flux. Furthermore, since a controlled value of inductance is required, an air-gap is used in the core. The extra core leg is therefore necessary to complete the flux path. Figure 2-7 shows the inductance core piece with the windings. The cross-section of the windings as they appear on the board is shown in Fig. 2-8.


Figure 2-7: Multi-phase structure used to build the parallel converter inductance


Figure 2-8: Cross-section of the inductor windings

## Chapter 3

## The Isolation Stage and Output Filter

As stated earlier, an isolation transformer forms the second stage of the two-stage converter designed. This chapter summarizes the basic operating principles of a push-pull converter. It also presents the details of the particular push-pull converter designed and constructed in this thesis.

### 3.1 Push-pull Converters

A push-pull converter operating at $100 \%$ duty-cycle is used to provide isolation and to step down the intermediate bus voltage to the desired logic level of 5 V . The voltage regulation in this circuit is provided entirely by the down-converter stage discussed in Chapter 2. Since the isolation stage is free from regulation requirements, it can be operated open loop, which requires a relatively simple control mechanism. The push-pull converter has either one or the other switch conducting at all times.

### 3.1.1 Operation

The basic configuration of a push-pull converter is illustrated in Fig. 3-1. When the switch Q1 is turned on, a voltage $v_{l 1}=v_{b u s}$ is applied across the primary coil of this branch. This voltage builds up a current $i_{1}$ in the magnetizing inductance of the


Figure 3-1: Basic push-pull stage
primary coil at a rate approximately equal to $\frac{v_{b u e}}{L_{\text {magnetizing }}}$. This current continues to grow until Q1 is turned off at half the period of operation and Q2 is turned on. When this happens some of the current continues to flow in the parasitic capacitance of the switch Q1, while it builds up in the magnetizing inductance of the Q2 branch.

When the switch Q1 is turned off, and Q2 turned on the current in Q1 continues to flow in the same direction for half the period, while collapsing towards zero. Meanwhile, the drain of Q 2 will swing in voltage from $2 v_{\text {bus }}$ above the bus level to 0 . The voltage at the drain of Q1 will rise up ideally towards infinity. However, since the drain of Q 2 will be held at zero, the voltage across the magnetizing inductance of the Q1 branch can only go as far as $2 v_{\text {bus }}$. This reverse voltage will be integrated to give the current $i_{1}$ which reverses direction by the end of the cycle. Figures $3-2$ and $3-3$ show the resulting curves for primary voltage $v_{l 1}$ and primary current $i_{1}$ respectively.

Operating the push-pull stage at $100 \%$ duty-cycle ensures that the voltage stress on all the components is constant over all conditions of operating voltage and input


Figure 3-2: Resulting curve of transformer primary voltage


Figure 3-3: Resulting transformer primary current
power level. For the required output voltage, the voltage stress on the switches and rectifiers is minimized. $100 \%$ duty-cycle also ensures that the core material of the transformer is better used because of the double-ended nature of the push-pull topology.

### 3.2 Design of the Isolation Stage

The basic constraints to be met were:

1. A $6: 1$ step-down transformer ratio. The intermediate bus voltage is set at 30 V . We wish to obtain a 5 V output digital logic drive signal.
2. We desire a high efficiency performance. Thus, the switching losses in this circuit must be set to a minimum.
3. The circuit must occupy as little space as possible.

### 3.2.1 Topology

The basic design therefore is one which uses six turns in the primary and one turn in the secondary. The choice of these numbers (as opposed to something like 12 primary turns and 2 secondary turns) is justified in the section below. In the implementation each transformer is a series connection of two transformer blocks each of which has a 3:1 ratio. Distributing the transformer coils in this manner allows us to use fewer layers of the PC Board into which the transformer is integrated. By using fewer PCB layers, the proximity effects are reduced. The 30 voltage intermediate bus voltage divides equally between the two transformer blocks so that the effective turns ratio is still 6:1. The topology is illustrated in Fig. 3-4.

Ordinary implementation of this transformer would require more in terms of core volume and consequently core losses than when simple $6: 1$ stages are used. We exploit the fact that flux in phased magnetics in multi-phase magnetic structures can be made to partially cancel each other. Special magnetic structures are designed whose core legs are built in such a way that phased flux in one leg partially cancels the flux in


Figure 3-4: Topology of Push-pull stage designed
another leg. In ac-ac transformers, the waveforms are sinuisoidal and the flux in each of the legs exactly cancels the flux in another. By wounding adjacent coils in opposite direction to each other, the triangular waveforms of this transformer can be made to cancel each other. However, an extra leg is provided to return remnant flux in cases where flux may not be completely balanced. This leg serves as a protection against faulty winding, or unbalanced flux linkage.

By using this magnetic core structure, the required volume of the transformer is greatly reduced. The structure provides adequate surface area necessary to keep the transformer cool. Furthermore, due to the fact that individual return legs are no longer needed for each transformer core leg, the total core loss is greatly reduced. Using the spread-out transformer blocks requires very few windings per block, a quality we exploit by using spiral windings formed in a four-layer PCB.

The four windings required for the transformer blocks are arranged on the outer legs with adjacent windings done in such a manner that their flux almost cancels out. The remnant flux is returned through the middle leg. The interaction of the flux
through the legs gives a magnetizing current through the windings that is slightly different from the triangular waveform expected in conventional dc-dc transformers. Note that since an infinite magnetizing inductance is desired, the core legs are not gapped. The transformer core design is shown in Fig. 3-5 below.


Figure 3-5: The multi-phase magnetic transformer core

### 3.2.2 Design Considerations and Discussion

The most basic consideration to be made when designing a transformer is the turns ratio. While this is easy to meet, considerations of the power handling capacity, and core saturation must be made. The transformer designed is required to meet the following specifications:

- Input voltage, nominal 30 V dc


Figure 3-6: Cross-section of the transformer stage

- Operating frequency 1.0 MHz
- Output Voltage 5V
- Output Current 50A

The core selected ferrite $P$-type ${ }^{1}$ from Magnetics Inc. ${ }^{2}$ with a saturation flux density of .35 T at $100^{\circ} \mathrm{C}$. The transformer is designed to allow for a maximum swing in flux density equal to $\Delta B_{\max }=.200 T$. This value is arbitrarily selected, but it ensures that the transformer stays clear out of saturation. Considering the secondary coil, the optimum turns per volt may be calculated as follows:[1]

$$
N / V=\frac{t_{\text {on }}}{\Delta B_{\max } \times A_{e}}
$$

- $\mathrm{N} / \mathrm{V}=$ optimum turns per volt

[^1]- $t_{o n}=$ maximum "on" time, $u S$
- $A_{e}=$ area of core, $\mathrm{mm}^{2}$

In this thesis, $A_{e}=19.5 \mathrm{~mm}^{2}, t_{o n}=0.5 u S$, which gives a turns to volt ratio of 0.128 . The output voltage on each of the secondary coils is the amount enough to support a total voltage of 5.5 V , (nominal output of 5 V plus any diode and other miscellaneous losses). This gives an optimum number of secondary turns of 0.69 . Since the number of turns must be an integer value, we round this value to the nearest whole number of 1. This rounds the new turns to volt ratio to $1 / 5.5=0.182$. The primary number of turns for a primary voltage of 30 V becomes $0.182 \times 30=5.46$ which is again rounded to the integer value of 6 turns.

For switching purposes IRFD120 ${ }^{3}$ n-channel MOSFETs are used. IRFD120 MOSFETs have low on-resistance, $0.3 \Omega, 1.3 \mathrm{~A}$ average current rating and 100 V drain-source voltage rating.

### 3.2.3 Losses and Energy Recovery

The switch transitions in the isolation stage can cause significant losses. There are two methods through which this loss can be incurred:

- When the switch is turned off, the voltage at the drain rises even though some of the current continues to flow down the channel. The product IV across the channel can be a significant part of the circuit's dissipation.
- When a switch is turned on, parasitic capacitance at the drain node is discharged through the channel. At turn-on, the current will again begin to flow through the channel before the drain-source voltage has completely dropped to zero.

In order to alleviate the first loss mechanism, turn-off, a clamp circuit is required to provide an alternative low resistance path for the current when the switch is turned off. The excess charge flowing at turn-off is dumped onto an energy recovery capacitor

[^2]$C_{e}$ via a diode, as shown in Fig. 3-7. This capacitor is made large enough to hold all the charge that will build up as the current collapses in the magnetizing inductance. As discussed earlier, the voltage of this capacitance which follows the drain voltage will rise to double $v_{\text {bus }}$ when the switch is turned off, and a varying resistance path is provided to discharge this capacitance as shown in Figure 3-7. The two resistors $R_{1}, R_{2}$ are chosen such that when the voltage drop across them is greater than $2 v_{b u s}$, the drop across $R_{1}$ turns on the zener $Z_{e}$ and forward biases the transistor Tq creating a low resistance path back to the source. An ordinary $2 N 3904$ BJT was used for Tq , $Z_{e}$ is a 5.1 V zener diode, and $R_{1}$ and $R_{2}$ are 4.7 K and 56 K respectively. The reason the resitors are chosen this way, is due to the fact that for the push-pull stage to perform as required, the voltage at the drain must be allowed to swing to double the bus voltage.


Figure 3-7: One branch of the Push-pull showing the energy recovery circuit.

### 3.3 The Output Stage

At 20 A , the output current rating requires extremely low resistance and diode drop to keep power dissipation down. The primary objective is to keep the dissipation due to the output diodes substantially low. When the push-pull stage is operated at $100 \%$ duty cycle and with total current balance, the output current is shared equally among the four interleaved output diode paths. With each carrying an average current of 5 A , a drop of Vd across each diode would mean 4 x 5 Vd W dissipation. International Rectifiers, Inc. manufactures 19TQ015 "Or-ing" diodes with a forward voltage rating of 0.24 V at 8 A average current. Although these diodes come in TO- 220 packaging, a related D-pack surface mount family is available from Motorola. ${ }^{4}$ In this circuit 19TQ015 diodes were used for the output rectification.

The current through each output diode ripples ideally between 0 and 10A. With interleaving, the aggregate output current will be the sum of the four diode currents. Thus the output current should ideally ripple between 0 and 20 A . However, because of the reflected leakage inductance from the primary of the transformer, the current rippling is greatly reduced. Further, a large high frequency output capacitance is used to lower the output voltage ripple.

[^3]
## Chapter 4

## The Control: Putting it all Together

This chapter is a discussion of the control mechanism used to operate the power converter designed. The converter design values outlined in Chapters 2 and 3 are chosen so as to satisfy the specifications when the converter is operated open-loop.

### 4.1 Types of Drivers Required

Like in every multi-phase power converter, the converter designed in this thesis called for a mechanism to drive both high-side switches and low-side switches. High-side switches in this case refer to those switches which are driven relative to a constant reference voltage value that is above ground. The reference voltage is the bus voltage which may be the input voltage for P-channel MOSFETs or a circuit-created reference that stays approximately constant for both P-channel and N-channel MOSFETs. Low-side switches refer to those switches whose gate is driven relative to ground.

### 4.1.1 High-Side Driver

In the power converter described above, the two stages are connected in series. Since each of the stages has switches associated with it, the switches of the stage that comes ahead of the other along the current path will inherently have to be driven relative
to some no-zero voltage. The connection of a single current path is as shown in Fig. 4-1.


Figure 4-1: The complete path of current through the circuit.

In this figure, the switch Q1 is high-side because its gate is driven relative to a voltage $v_{\text {ref }}$ shown in the figure. A high-side driver is therefore required to operate this switch. The particular signal to drive the gate of this switch is produced using either an oscillator or a simple clock. In order to actually use the signal, the signal must be produced from a floating ground source, such as a battery, or a mechanism be used to couple the signal to the new reference $v_{\text {ref }}$. There are several suggested mechanisms for achieving this floating ground, but each comes with its costs. The deciding factor as to whether or not to use a given type of high-side driver is based on estimated power requirements of the driver, its cost of implementation and how well it fits with the general moral of the design. In this case, a low loss, small-sized driver is required. Investigations into driving high-side switches is an active research area. In this thesis, several voltage coupling methods were investigated. The final selection was one in which a zener diode is used to provide the turn-on voltage. The topology used is as shown in Fig. 4-2.

When the switch Qd is turned on (when the drive signal is high), the zener, Ze , is forward biased. Thus the voltage $V_{g s}$ across the gate-source nodes of the MOSFET


Figure 4-2: Suggested driver unit for the high-side switches

Q1 used as high-side switch will be approximately zero; the switch will be off. When the drive signal goes low, the switch Qd is turned off, and a current path will be established through R1 and the zener Ze. The zener will be reverse biased and will turn on with voltage of 10.5 V , the diode's rating. This will mean a 10.5 drop across the gate-source nodes of the high-side switch Q1, which is sufficient to turn it on.

In doing this, we are creating a second path of current from the high voltage source. This path is dissipatory and adds to the reduction in the efficiency of the overall operating unit. However if big resistance values are chosen for the two resistors R1 and R2 shown, the current that flows through them can be greatly reduced and consequently their power dissipation can be kept at a minimum.

Essentially, the power lost by use of this setup is approximately:

$$
\begin{gathered}
P_{Q d_{o n}}=\frac{\left(v_{b u s}-v_{s}\right)_{2}}{R 1}+\frac{\left(v_{s}\right)^{2}}{R 2} \\
P_{Q d_{o f f}}=\frac{\left(v_{b u s}-\left(v_{s}+10.5\right)\right)^{2}}{R 1}+10.5\left(\frac{\left(v_{b u s}-\left(v_{s}+10.5\right)\right)}{R 1}\right)
\end{gathered}
$$

As stated earlier, large values of R 1 and R 2 are used to ensure low $I^{2} R$ losses across resistors. Tests performed on this driver showed that its performance is largely dependent on the gate-source capacitance of the switched MOSFET. The large value of resistance used means that the turn-on, turn-off time constant can no longer be neglected. An optimum level is chosen to operate each particular MOSFET.

### 4.1.2 Low-Side Driver

The switches in the down converter are driven relative to ground i.e. they are low-side switches. Since drive signals are themselves produced relative to ground, no coupling is necessary to operate the low-side switches.

### 4.2 Drive Signals and Implementation

This section describes the circuit used to provide the various signals required to drive the switches used in this circuit. The converter is operated open loop using pulsewidth modulated signals produced as described below.

### 4.2.1 Drive Signals

The drive signal required to implement the switching function $q(t)$ are square wave signals produced and which are duty-ratio controlled. There are four basic operations involved in producing the duty-ratio controlled four-phased signals to drive the lowside drivers.

- Production of the basic timing signal

This sets the frequency of the clock used to produce the drive signal. It is produced by a two inverter oscillator clock configured as shown in Fig. 4-3. The design of the control requires that the clock frequency be 1 MHz if the drive signals are to be 250 kHz .


Figure 4-3: Clock implementation: make $R 1 \gg R 2$.

To get a clock frequency of $1 \mathrm{MHz}, R_{1}$ is chosen to be $22 \mathrm{~K}, R_{2}=4.99 \mathrm{~K}$ and $C=33 p F$. This means that charging or discharging of the capacitor will have a time constant given by $R_{2} C$. Motorola's ${ }^{1}$ MC14069UB Hex Inverter is used

[^4]to provide the required gates. The frequency obtained from this connection is found to be about 980 kHz . If $R_{2}$ is made adjustable, the frequency can be adjusted as desired.

## - Phasing out the different signals

Having set the operating frequency as discussed above, the next step is to produce the phased signals to be used to drive the switches. The clock signal is fed into two LT14027 J-K flip-flops ${ }^{2}$ to provide the necessary switching waveforms. Each pair of the resulting waveforms is selected via an "AND" gate to perform the phasing. An MC4081 is used to provide the necessary "AND" functions.

## - Duty-ratio control and buffering

In order to drive the switches at the required duty-ratio, the signals produced above must be pulse-width modulated. First, the square wave produced is converted into a sawtooth signal by the use of the circuit shown in Fig. 44. 2N7000 MOSFETS are driven with the signals produced above. When the MOSFET is off, a resistor is used to charge a capacitor exponentially with an RC time constant towards a set bias voltage. This happens until the drive signal is high, (MOSFET on), when the capacitor is discharged through the short circuit created by the MOSFET.

The only design requirement is that the time constant for charging the capacitor should be much greater than 4 us , the period of the square wave. The resistance is chosen to be 22 K , while the capacitor is selected to be 100 pF .

The next step involves pulse-width modulating this signal. This is done by comparing the sawtooth waveform to a set reference voltage value. Motorola's LS311 voltage comparator is used to for this purpose. The output signal will only be high when the sawtooth is higher than the reference value. By changing the reference value, the duty-ratio of comparator output can be controlled. Micrel's ${ }^{3}$ MIC427CM power MOSFET drivers are used as the buffering stage

[^5]

Figure 4-4: Implementation of sawtooth waveform used in PWM.
to drive the switches. These drivers have a peak output current of 1.5 A , and an output resistance of 6 ohms.

### 4.2.2 Implementation

Figure 4-5 gives a detailed diagram for the control used. The values of resistance and capacitance are chosen to set the particular duty-ratio, operating frequency, and other circuit parameters as discussed above.


Figure 4-5: The Control Circuit: a detailed diagram.

## Chapter 5

## Testing and Experimental Results

This chapter describes the testing and performance of the two stage converter constructed. The tests were done in two steps. First, the down converter stage was tested for different values of input voltage. Next, tests were performed on the push-pull stage to establish its behavior. Each of these tests were performed with respective loading mentioned below. It is worth noting that during the testing, the MOSFETs tended to heat up more than expected even for currents much lower than the manufacturer's rating. As a result, the tests could not be performed for high input power as this destroys the MOSFETs. The reason why the MOSFETs did not perform as expected may be due:

- Electrostatic exposure of the MOSFETs may have deteriorated the compromised their perfomance. In building the prototype, there was a lot of human handling of the MOSFETs, which may have led to their electrostatic weakening causing serious leakage. This effect is further asserted by the fact that even when the gate-source voltage of the MOSFETs is held at zero, there was significant leakage.
- Initial tests on the MOSFETs showed that the value of voltage required to turn them on was a fairly large range, (3V-18V). The performance of the MOSFETs however, depend on the this drive voltage in terms of leakage. One notices that the higher the drive voltage, the higher the drain source leakage. This
is due to the fact that the gate-source capacitor voltage holds on for a time which is dependent on the RC time constant it 'sees'. Thus the high the initial gate-source voltage, longer it takes for the voltage to decay to the turn-off value.


### 5.1 Testing the The Down Converter

Two tests were performed on the down converter. The first test was to establish the relationship between the input and output voltages of the converter, and assess the ripple of the output for a constant input voltage. The second test was to study the effects of interleaving, and current sharing. This test is also used to demonstrate that the converter is a current source rather than a voltage source.

### 5.1.1 Experimental Results

A single down converter was operated to study its open loop input-output characteristics. Data was obtained for the values of input voltage, output voltage, source current and output ripple. The converter is used to drive a $75 \Omega$ resistance load, with a filter capacitor of $3 u F$. The input voltage is filtered through a $47 u F$ capacitor. The results presented here are an average of readings taken. The duty-ratio used was 0.23 , with a switching frequency of 250 kHz . Fig. $5-1$ shows a snap of one of the measurements taken. The plots shown on the screen are input voltage ( 30 V ), output voltage and the drive signal.

Results of several such measurements are presented in Table 5.1.
Figure 5-2 shows the relationship between Vout and Vin. The dashed curve shows the ideal value of Vout when the duty-ratio is as calculated ( $23 \%$ ). The gradient of the curve of the measured results gives the actual duty-ratio of $22 \%$. Thus within a $1 \%$ error, the input-output voltage relationship of the down-converter is satisfied.

The relationship between the output ripple and the input voltage is also plotted. The ripple is directly proportional to the input voltage with the constant of proportionality being the duty-ratio, the operating frequency, the circuit inductance $L$, and the capacitance C, used for filtering. With $\mathrm{L}=50 \mathrm{uH}, \mathrm{C}=3 \mathrm{uF}, \mathrm{F}=250 \mathrm{kHz}, \mathrm{D}=0.23$,


Figure 5-1: Snapshot showing the input voltage, output voltage, and switch drive signal.

Table 5.1: Table of Results for a Single Down Converter.

| Vin (V) | Vbus(V) | Vout=Vin-Vbus | DVin(V) | Vripple(mVpp) |
| :--- | :--- | :--- | :--- | :--- |
| 15 | 11.4 | 3.6 | 3.45 | 62 |
| 20 | 15.3 | 4.7 | 4.60 | 68 |
| 25 | 19.0 | 6.0 | 5.75 | 76 |
| 30 | 23.0 | 7.0 | 6.90 | 84 |
| 35 | 27.0 | 8.0 | 8.05 | 92 |
| 40 | 31.2 | 8.8 | 9.2 | 100 |
| 50 | 40.8 | 9.2 | 11.0 | 108 |



Figure 5-2: Input-Output voltage relationship for a single down converter.
the constant of proportionality is approximated as:

$$
K=\frac{4}{5} \frac{(D T)^{2}}{4 L C}=1.13 m V / V
$$

The experimental value for this constant is the slope of the curve and is obtained to be $1.387 \mathrm{mV} / \mathrm{V}$. Given the possibilities of error in the inductance calculation, and the ignored resistive effects in the circuit, this value is acceptable within these experimental limits.


Figure 5-3: Relationship between output ripple and input voltage for a single down converter.


Figure 5-4: Picture showing a set of measurements taken for two down converters operated out of phase.

The next set of tests were performed with two down converters operated $90^{\circ}$ out of phase. The snapshot of the type of measurements taken is shown in the Fig.5-4 which shows a set of input and output voltage and the switch drive signals showing the switches are operated out of phase.

With the same output load as in the single converter case above, the results obtained are presented in Table 5.2.

Since the same load is used in both cases above, comparing the two tables directly should give answers to questions we hoped to address. If the two converters are indeed

Table 5.2: Table of Results for Two Down Converters Operated out of Phase.

| Vin (V) | Vbus(V) | Vout=Vin-Vbus | DVin(V) | Vripple(mVpp) |
| :--- | :--- | :--- | :--- | :--- |
| 15 | 8.2 | 6.8 | 6.90 | 70 |
| 20 | 10.9 | 9.1 | 9.20 | 82 |
| 25 | 13.6 | 11.4 | 11.50 | 106 |
| 30 | 16.6 | 13.4 | 13.8 | 114 |
| 35 | 19.6 | 15.4 | 16.1 | 130 |
| 40 | 22.4 | 17.6 | 18.4 | 144 |

edentical and in parallel, two times as much current should be flowing through the load as it did when a single converter was used. This would mean that for the same input voltage, and with the same load, the output voltage should be double, $I \times R$. Indeed, this is seen to be the case.

Without interleaving, the output ripple would now be expected to double. This is because, double as much current as in the case of a single converter is drawn, hence the total change in charge transferred has doubled. However, interleaving greatly reduces this effect to a value comparable to the case when a single converter is used. Indeed, if the desire was to obtain a given output voltage, the two parallel down converter setup would be favorable because it would be operated at half the voltage of the single converter, which from the Tables 5.1 and 5.2 means approximately half the output ripple of the single converter.

### 5.2 The Isolation Stage

For the isolation stage, the tests done were primarily to determine the flux linkage by establishing the relationship between the input and the output voltages. Since the transformer stage is not used to perform voltage regulation, the main interests of tests performed centered on the perfomance turns-ratio transformation (flux linkage) and the energy recovery bipass.

### 5.2.1 Experimental Results

The push-pull stage is operated with a 20 V input voltage and the characteristics of output voltage and energy recovery circuit studied. As mentioned in Chapter 3, the push-pull stage is operated at a $100 \%$ duty ratio, and it is zero switched. The output voltage is obtained to be 3.3 V . This gives a turns ratio of $20 / 3.3$ which is about $6: 1$ as expected. This satisfies the requirements on magnetic coupling between input and output transformer coils.

With this input voltage, the output ripple is observed to be 120 mV . This is satisfactory. The design ripple (acceptable ripple) was set at 50 mV with four interleaved


Figure 5-5: Drive signals, Vgs, for the two pairs of MOSFETs used.
down converters, which translates to 200 mV for a single or none down converter. The switching however causes a lot of second order rippling which may be filtered using high frequency capacitors. The waveforms obtained from this section are presented here as a summary of the results.

### 5.2.2 Waveforms from Push-Pull stage

This section presents the different waveforms used to characterize the behavior of the push-pull stage.

Fig. 5-5 shows the two drive signals used to drive the MOSFETs to give $100 \%$ duty-ratio operation of the push-pull stage. The two signals are exactly $1 / 2$ cycle out of phase.

Fig. 5-6 demonstrates the zero-switching effect discussed earlier. The drain-source voltage of the MOSFET is exactly zero before the MOSFET is turned on. Once the MOSFET is turned on, the drain-source voltage jumps to the maximum value almost instantaneously. The figure also demonstrates the effects of MOSFET switching on the bus voltage, to justify use of large filter capacitors at the input.


Figure 5-6: Drain Voltage and Input bus voltage (switching effects).


Figure 5-7: Drain-Source voltage and the Output Voltage (Switching effects on output voltage ripple).


Figure 5-8: Voltage across one primary coil and the resulting waveform across secondary coil.

Fig. 5-7 shows the effects of switching on the output voltage. Switching produces current and voltage impulses that create high frequency second order damped ripples seen at the output. Fig. 5-8 shows the coupling between the primary and the secondary. The two waveforms are those of the primary voltage and corresponding secondary voltage for one of the transfromer blocks.

The energy recovery circuit acts as a snubber, and only unless the circuit is operated at full input will the variable resistance path be useful. This is beacuse, the zener diode only turns on when the voltage across the resistor R 1 is 5.5 V and this happens when the drain voltage is 60 V . The tests were not performed at this high input voltage as the MOSFETs were were noticed to be leaking if operated at high voltage stress.

Table 5.3: Summary of the estimated bulk (in thousands) cost of materials for the converter.

| Part | Approx. Cost in US dollars |
| :--- | ---: |
| IRFD120 MOSFETS(8) | 8.00 |
| 10MQ090 Diodes (6) | 3.00 |
| 19TQ015 (4) | 4.00 |
| Ferrite Core Set (2) | 1.50 |
| Capacitors (30 Ceramic Chips) | 2.00 |
| PCB (4 layer, 4.4sq.in) | 50.00 |
| Miscellaneous | 2.00 |
|  | $\mathbf{7 0 . 5 0}$ |
| Total |  |

### 5.3 Other Concerns

### 5.3.1 Temperature Considerations

The temperature of the transformer and inductor coils remained sufficiently low at all points of operation. However, the temperature of the MOSFETs went up even when the source current was well within the rated MOSFET average current. This is probably due to a weakness of the particular MOSFETs used, IRFD120 which lets current leak from gate to source. The other possible explanation could be that the MOSFETs were exposed to conducting/magnetic surfaces before it was stored away. This is addressed at the beginning of this sequence

### 5.3.2 Cost analysis

Table 5.3 is a summary of the considerable material costs for the converter designed:
With a $15 \%$ manufacturing cost, this product is estimated at a bulk price $\$ 81$, which translates into about 81 cents per watt. This is a large and conservative estimation. The actual cost of bulk production is thought to be much less. Furthermore, fabrication should make the product much easier to make, and hence appreciably cheaper.

Table 5.4: Estimated power losses across the converter at full power

| Section | Loss due to: | Total Loss(W) |
| :--- | :--- | ---: |
| DOWN CONVERTER | MOSFETs (Conduction and Gate) | 0.70 |
|  | Diodes (Conduction, Reverse Recovery | 1.24 |
|  | Capacitors (Switch on,off) | 0.30 |
|  | MOSFETS (Gate and Conduction) | 1.20 |
| ISOLATION | Energy Recovery Circuit | 0.10 |
|  | Output Diodes | 6.00 |
| OUTPUT | Inductor, Transformer,Miscellaneous | 0.46 |
| PCB Copper | Control, Drivers | 2.00 |
| Miscellaneous |  |  |
|  | Total | 12.00 |

### 5.3.3 Power Losses

The design is projected to work at an efficiency of about $89 \%$. This value is justified by the consideration made on power losses in the complete power circuit. Table 5.4 is a summary of estimated power losses across the whole converter when it is operated at full power.

## Chapter 6

## Conclusions and Further Research

### 6.1 Conclusion

In this thesis, the design and implementation of a 100 W high frequency interleaved converter has been described. The converter uses a two stage design and with a switching frequency of 250 kHz . A power density of $80 \mathrm{~W} / \mathrm{in}^{3}$ was achieved. A miniature design ( 2.5 in by 1.75 in by $0.3 i n$ ) that uses surface-mount parts necessary to set stage for standardization and fabrication of power supplies in the future has been achieved. The performance of the converter constructed was compromised by a few minor flaws in the control design.

Special magnetic structures were developed to form the transformer and inductor cores. Their advantages have been discussed and their operation shown to be satisfactory. The advantages of two stage converter design as opposed to single stage design were addressed. Further, the effects of paralleling converters was studied.

The transformer and inductor coils have been integrated into the PCB, a future that not only reduces the size of the power supply, but also eliminates need for human manipulation in soldering in these coils, a practice that ordinarily gives opportunity for loss of quality.

### 6.2 Further Research

Further areas of research would be to improve the efficiency of the circuit. The fact that many control MOSFETs are used means that the switch losses are considerably high. The main losses that can be improved by choice of better components are:

1. MOSFET conduction losses.
2. MOSFET load-dependent and parasitic capacitor turn-on losses.
3. MOSFET gate drive losses.
4. Diode conduction and reverse recovery losses.
5. MOSFET degeneration (leakage) losses as described in Chapter 5.

Future work should choose components that will reduce these losses without compromising other requirements like low switching ripple, and high average conduction current. Further studies to look into the magnetic effects due to the special magnetic structures and the incorporation of the inductor and transformer coils into the PCB should be performed.

## Appendix A

## P-Material used for Ferrite Core <br> Design



Saturation Flux Density - gausses 5000 (at 15 oersted, $25^{\circ} \mathrm{C}$ ) ( 500 mT )
Coercive Force - oersted 0.18 (14A/m)

Curie Temperature $.230^{\circ} \mathrm{C}$

PERMEABILITY vs. TEMPERATURE


CORE LOSS vs. TEMPERATURE


$\mu_{\mathrm{i}} 2500 \pm 25 \%$

Note: The core loss curves are developed from empirical data. For best results and highest accuracy, use them. The formula below yields a fair approximation and can be useful in computer programs.

CORE LOSS vs. FLUX DENSITY


FLUX DENSITY vs. TEMPERATURE


## Appendix B

## PCB Layout

| PCB POWER SUPPLY |
| :---: |
| Massachusetts Institute of Technology |
| John M. Gachora |
| Date: $12 / 11 / 93$ REV. 1.0 |



NOTES

1) Four layer board
2) All layers = 3.0 oz copper minimum
3) $0.0004^{\prime \prime}-0.0006^{\prime \prime} 60 / 40$ tin lead plate on pads

4 All holes plated through
5) Infrared reflow or hot air leveling
6) Soldermask both sides
7) Original artwork designed with a minimum etch width of 0.024 and conductor spacing of 0.011
8) Finished board thickness 0.062"


Figure B-1: Top PCB layer showing first set of transformer primary windings and inductor windings


Figure B-2: Second PCB layer showing secondary transformer winding


Figure B-3: Third PCB layer showing secondary transformer windings


Figure B-4: Bottom PCB layer showing second set of primary transformer windings

## Bibliography

[1] Keith Billings. Switchmode Power Supply Handbook. McGraw-Hill Publishing Co., New York, 1989.
[2] Marty Brown. Practical Switching Power Supply Design. Academic Press, Inc, New York, 1990.
[3] George Chryssis. High-Frequency Switching Power Supplies: Theory and Design. McGraw-Hill Publishig Company, New York, 1989.
[4] Andrew Ferencz. A 250 w high density point-of-load converter. Master's thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 1989.
[5] Marvin J. Fisher. Power Electronics. PWS-KENT Publishing Co., Boston, MA, 1991.
[6] M. F. Schlecht G. C. Verghese, J. G. Kassakian. Principles of Power Electronics. Addison-Welsey, 1991.
[7] Rudolf P. Severns Gordon Bloom. Modern DC-to-DC Switchmode Power Converter Circuits. Van Nostrand Reinhold Company, New York, 1985.
[8] Martin F. Schlecht Haachitaba Mweene, David M. Otten. A high-efficiency $1.5 \mathrm{kw}, 390-50 \mathrm{v}$ half-bridge converter operated at $100 \%$ duty-ratio. IEEE Journal, 1992.
[9] Inc. International Rectifiers. Hex MOSFET Selection Guide. International Rectifiers, Inc., 1992.
[10] Loveday Haachitaba Mweene. The Design of Front-End DC-DC Converters of Distributed Power Supply Systems with Improved Efficiency and Stability. PhD dissertation, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 1992.
[11] Inc. National Semiconductor. ALS/AS Logic Databook. National Semiconductor Literature Department, 1990.
[12] A. I. Pressman. Switching Power Supply Design. McGraw-Hill, 1991.
[13] Martin F. Schlecht. Power electronics primer. IEEE Circuits and Devices Journal, 1992.
[14] Inc. Texas Instruments. Linear Circuit Databook. Texas Instruments Literature Distribution Center, 1992.
[15] Safroadu Kwadwo Yeboah-Amankwah. Design and implementation of a currentmode controller for an up/down converter. Bachelor's thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 1993.


[^0]:    ${ }^{1}$ A 250 W High Density Point-of-Load Converter, Andrew Ferencz, Masters Thesis, 1989

[^1]:    ${ }^{1}$ See Appendix for P-material characteristics
    ${ }^{2}$ Magnetics Inc., Box 391, Butler, PA 16003

[^2]:    ${ }^{3}$ MOSFET made by International Rectifiers, Inc.

[^3]:    ${ }^{4}$ Motorola Inc., P.O. Box 20912, Phoenix, Arizona 85036

[^4]:    ${ }^{1}$ ibid: Motorola Corp

[^5]:    ${ }^{2}$ LT14027 by Texas Instruments Inc., P.O Box 809066, Dallas, Texas 75380
    ${ }^{3}$ Micrel Inc., 1849 Fortune Drive, San Jose, CA 95131

