# Fast Offset Compensation for a 10Gbps Limit Amplifier 

by<br>Ethan A. Crain<br>Bachelor of Science in Electrical Engineering and Computer Science,<br>Massachusetts Institute of Technology, December 1995<br>Submitted to the Department of Electrical Engineering and Computer Science<br>in partial fulfillment of the requirements for the degree of<br>Masters of Engineering in Electrical Engineering and Computer Science<br>at the<br>MASSACHUSETTS INSTITUTE OF TECHNOLOGY<br>[June 2004<br>(C) Massachusetts Institute of Technology 2004. All rights reserved.

Author $\qquad$ "
Department of Electrical Engineering and Computer Science May 15, 2004

## Certified by

$\qquad$

Accepted by $\qquad$

«rthur C. Smith

# Fast Offset Compensation for a 10Gbps Limit Amplifier 

by

Ethan A. Crain<br>Submitted to the Department of Electrical Engineering and Computer Science on May 15, 2004, in partial fulfillment of the<br>requirements for the degree of Masters of Engineering in Electrical Engineering and Computer Science


#### Abstract

A novel offset voltage compensation method is presented that significantly modifies the existing tradeoff between control loop bandwidth, and therefore total compensation time, and total output jitter. The proposed system achieves comparable output jitter performance to traditional approaches while significantly reducing the total compensation time by nearly three orders of magnitude.

Traditional offset compensation methods are based on simple offset measurement techniques that generally rely on passive compensation blocks and exhibit a direct inverse relationship between total compensation time and resulting output jitter. Therefore, current high-speed data-link systems suffer from extremely long offset compensation loop settling times in order to satisfy the strict protocol jitter specifications. In the proposed system, the new CMOS peak detector design is the enabling component that allows us break this relationship and achieve extremely fast settling behavior while preventing data dependence of the control signal.

Simulated results show that the implemented system can achieve output jitter performance similar to existing methods while dramatically improving the compensation time. Specifically, the proposed system can achieve less than 2 pS of peak-to-peak jitter, or less than 700fS of RMS jitter, while reducing the total compensation time from roughly $500 \mu \mathrm{~S}$ to less than $1 \mu \mathrm{~S}$. The system was implemented in National Semiconductor's CMOS9 $0.18 \mu \mathrm{~m}$ CMOS process. Packaged parts will be tested to verify agreement with simulated performance.


Thesis Supervisor: Michael H. Perrott

Title: Assistant Professor
"It is not the critic who counts: not the man who points out how the strong man stumbles or where the doer of deeds could have done better. The credit belongs to the man who is actually in the arena, whose face is marred by dust and sweat and blood, who strives valiantly, who errs and comes up short again and again, because there is no effort without error or shortcoming, but who knows the great enthusiasms, the great devotions, who spends himself for a worthy cause; who, at the best, knows, in the end, the triumph of high achievement, and who, at the worst, if he fails, at least he fails while daring greatly, so that his place shall never be with those cold and timid souls who knew neither victory nor defeat."

Theodore Roosevelt
University of Paris, Sorbonne
April 23, 1910

## Acknowledgments

It was a significant decision to leave the work force, uproot my entire family from their home and friends and return to academia after an eight year hiatus. The path has not been without its trials and and I was tempted to give in on more than one occasion. That is why I feel extremely lucky to have an incredible group of friends, family, lab partners and mentors that helped me along the way. I owe a debt of gratitude to several people who made it possible for me to complete my Masters of Engineering thesis and dare to continue with my PhD.

First, I would like to thank my advisor, Michael Perrott, for taking a chance and believing in me. I have learned a tremendous amount in the last two years in both my work with you and in taking and TAing 6.976. I look forward to a white-knuckle PhD experience over the next couple of years.

I would also like to thank all of my lab partners, Charlotte Lau, Belal Helal, Shawn Kuo, Matt Park and Min Park, for keeping me sane and tolerating me for the last two years. I would especially like to thank Scott Meninger whose undying drive motivated me to keep going at my lowest points. In retrospect, the countless hours we spent slaving away on layout and debugging CAD tools was kind of fun in a sick and twisted way. I owe you a brew at the Thirsty after you tape out.

I would like to thank National Semiconductor for graciously fabricated my chip on their $0.18 \mu m$ CMOS9 process. I would not have been able to tape-out with out the help of Sangamesh Buddhiraju and Matthew Courcy who coordinated getting my chip onto the shuttle on time and ungrudgingly answered all of my questions.

Most importantly, I would like to thank Michelle, my wife, for daring to believe in me. Without your support this thesis would not have been possible. I love you and, in the words of a man much wiser than I, I owe you big time. My two sons, Jacob and Samuel, have been extremely patient and understanding. Some day I hope that you understand why I made the decision to come back to school and forgive me for not being around as much as you would like. I owe you a quite a few play dates at the park.

I would like to thank my parents, Stephen and Pauline, for pointing me in the right direction at an early age. I hope that we get to spend some time visiting my brothers Brad, Geoffrey and Justin, my sister Michelle and their families when I get a little down time this summer.

Finally, I would like to thank Fairchild Semiconductor for their generous financial support that they provided in my first year of graduate school.

## Contents

1 Introduction ..... 19
1.1 Background ..... 20
1.2 Motivation ..... 22
1.2.1 Review of Offset Voltage ..... 22
1.2.2 Impact of Offset Voltage on Amplifiers ..... 23
1.3 Prior Offset Compensation Approaches ..... 23
1.3.1 Sampled Offset Compensation ..... 23
1.3.2 Low-Pass Filter Compensation ..... 24
1.3.3 Other Approaches ..... 25
1.4 Proposed Approach and Contribution ..... 26
1.5 Thesis Organization ..... 26
2 Proposed Approach ..... 29
2.1 Measuring Offset Voltage ..... 29
2.1.1 Extracting the Offset Voltage with Min/Max Detectors ..... 29
2.1.2 Issues with Sensing Offset with Min/Max Detectors ..... 30
2.1.3 Extracting Offset with Simple Max Detectors ..... 31
2.1.4 Issues with Sensing Output Referred Offset with Max Detectors ..... 32
2.1.5 Final Peak Detector Design ..... 33
2.2 Summary ..... 34
3 System Modeling ..... 37
3.1 System Level Implementation ..... 37
3.2 Linear System Modeling ..... 39
3.2.1 Modeling System Response with PLL Design Assistant ..... 42
3.2.2 Modeling the Impact of System Parameter Variation on Stabil- ity and Compensation Time ..... 44
3.3 Summary ..... 44
4 Numerical Design of High Speed Differential Amplifiers ..... 47
4.1 Methodology ..... 47
4.2 Proposed Approach ..... 49
4.2.1 Derivation of Gain/Swing Constraint Formulation ..... 50
4.2.2 Derivation of Gain-Bandwidth Tradeoff ..... 50
4.3 Intuitive Insights from Method ..... 51
4.4 Results ..... 52
4.5 Application to SCL Digital Circuits ..... 53
4.6 Summary ..... 54
5 Circuit Design of Systems Blocks ..... 55
5.1 High Speed Limit Amplifier ..... 55
5.1.1 Determining Optimal Number of Stages ..... 56
5.1.2 Bandwidth Extension Techniques ..... 62
5.1.3 Final Amplifier Design ..... 63
5.2 Peak Detector ..... 64
5.3 Integrator ..... 67
5.4 Output Buffer ..... 74
5.5 Comparator and Logic ..... 75
5.6 ESD ..... 78
5.7 Summary ..... 78
6 Results ..... 79
6.1 CppSim Modeling and Simulation Results ..... 79
6.1.1 Limit Amplifier ..... 79
6.1.2 Peak Detector ..... 80
6.1.3 Integrator ..... 80
6.1.4 Control Logic ..... 81
6.2 CppSim Simulation Results ..... 81
6.3 Hspice Simulation Results ..... 81
6.4 Summary ..... 82
7 Layout ..... 87
7.1 Peak Detector ..... 87
7.2 Integrator ..... 87
7.3 High Speed Limit Amplifier ..... 88
7.4 Output Buffer ..... 89
7.5 Top Level ..... 90
7.6 Summary ..... 91
8 Conclusions and Future Work ..... 93
8.1 Contributions ..... 93
8.2 Future Work ..... 94
A Derivation of Input Referred Offset Voltage ..... 95
A.0.1 Square-Law Operation ..... 96
A.0.2 Velocity Saturation ..... 97
B Circuit Design Details ..... 99
B. 1 ESD Design ..... 99
C CppSim Code ..... 101
C. 1 Limit Amplifier Code ..... 101
C. 2 Peak Detector Code ..... 102
C. 3 Integrator Code ..... 102
D Optimal Gain/Stage for Maximum Bandwidth ..... 103
D.0.1 Determining Optimal Number of Stages ..... 103
E Matlab Amplifier Script ..... 107
E. 1 Script for Fixed Bandwidth ..... 107
E. 2 Script for Fixed Power Dissipation ..... 112

## List of Figures

1-1 Block Diagram of High-Speed Data Link System ..... 20
1-2 High-Speed, Multi-Stage Limit Amplifier ..... 21
1-3 Implementation of Each Stage in Limit Amplifier ..... 21
1-4 LPF to Extract Output Referred Offset in High-Speed Data Link Systems ..... 24
2-1 Measuring Output Referred Offset Voltage Using Minimum and Max- imum Detectors ..... 30
2-2 Traditional Implementations for Minimum and Maximum Detectors ..... 30
2-3 Influence of Symbol Period on Droop of Simple Peak Detector ..... 32
2-4 Measuring Output Referred Offset Voltage Using Maximum Detectors
Only ..... 32
2-5 Schematic of Typical CMOS Maximum Detector ..... 33
2-6 Schematic of Proposed Peak Detector with Reduced Droop ..... 34
2-7 Comparison of Influence of Symbol Period on Droop of Simple Peak Detector vs Proposed Peak Detector Design ..... 34
3-1 System Level of Limit Amplifier with Offset Compensation ..... 38
3-2 Typical Transfer Function for Limit Amplifier Cell ..... 38
3-3 Complete System Showing Multiple Control Loops and Logic ..... 39
3-4 Linear Model of Limit Amplifier with Offset Compensation ..... 41
3-5 Bode Plot Showing Stability Degradation with Increasing Gain ..... 42
3-6 Root Locus Plot of G(s) Showing Necessary Condition for Stability ..... 43
3-7 PLL Design Assistant Graphical Interface ..... 43
3-8 Step Response of System Designed with PLL Design Assistant ..... 44
3-9 PLL Design Assistant Graphical Interface ..... 45
3-10 Impact of $\pm 20 \%$ Variation in Loop Gain and Dominant Pole Location on the Step Response of the System ..... 45
4-1 Differential amplifier used in calculations. ..... 48
4-2 Small signal model for amplifier ..... 49
4-3 Calculated Gain-Bandwidth product vs $I_{\text {den }}$ ..... 52
4-4 Current density settings versus gain/swing ..... 53
4-5 Digital high speed circuits. ..... 54
5-1 High-Speed, Multi-Stage Limit Amplifier ..... 55
5-2 Number of Stages vs Total Bandwidth: Normalized Total Bandwidth vs Number of Stages for $G^{1 / n}=A=1.65,2.0$ and 3.0 and Total Gains, G , of 10,100 and 1000 ..... 57
5-3 Total Power Dissipation of Limit Amplifier for a Total Gain of 100 and Bandwidths/Stage from $2-10 \mathrm{GHz}$ ..... 59
5-4 (a) Full Resistive-Loaded Differential Amplifier (b) Half-Circuit with Noise Sources Added (c) Half-Circuit with Noise Source Referred to Input ..... 60
5-5 Total Input Referred Voltage Noise Versus Number of Amplifier Stages for a Fixed Total Gain ..... 61
5-6 Minimum Input Voltage Versus Number of Amplifier Stages for a Fixed Total Gain ..... 62
5-7 Limit Amplifier Stage with Neutralization Capacitors ..... 63
5-8 Eye Diagrams for the Limit Amplifier at Data Rates of 5Gbps and 10 Gbps and input amplitudes of $2 \mathrm{mV}, 20 \mathrm{mV}$ and 200 mV peak-to-peak ..... 65
5-9 Simplified Schematic of Fully Differential Peak Detector ..... 66
5-10 Basic Differential RC Integrator ..... 67
5-11 Simplified Schematic of Differential $g_{m}$ C Integrator ..... 68
5-12 Bode Plot of Modified Open-Loop Parameter A(s) ..... 70
5-13 Schematic showing how integrator array is configured ..... 71
5-14 Bode Plot of integrator demonstrate how transfer function varies with n , the number of parallel integrator cells ..... 72
5-15 (a) CMFB with Resistive Output Common-Mode Level Sensing, (b) CMFB Using Differential Amplifier to Sense Output Common-Mode Level ..... 73
5-16 Simplified Schematic of Integrator Showing Biasing and CMFB ..... 73
5-17 Differential Package Model Showing the Bond Pad and Package Ca- pacitance and the Bond Wire Inductance ..... 74
5-18 Final Output Buffer Design ..... 75
5-19 Eye Diagram at Output of Output Buffer (a) 5Gbps, (b) 10Gbps ..... 75
5-20 Typical Implementation of Clocked Comparator ..... 76
5-21 Implementation of Comparator in Windowing Block ..... 77
6-1 3rd Order Polynomial Fit to Limit Amplifier Transfer Function Mea- sured in Hspice ..... 80
6-2 Control voltage of offset compensation loop during compensation fromCppSim: (A) 1 MHz bandwidth, (B) 5 MHz bandwidth, (C) 10 MHz
Bandwidth ..... 82
6-3 Eye diagram of limit amplifier output after compensation from CppSim ..... 83
6-4 Control voltage of offset compensation loop during compensation fromHspice: (A) 1 MHz bandwidth, (B) 5 MHz bandwidth, (C) 10 MHzBandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
6-5 Eye diagram of limit amplifier output after compensation from Hspice ..... 85
7-1 Detail of Peak Detector Cell Showing Common-Centroid Layout and Dummy Devices ..... 88
7-2 Layout of Base Integrator Cell ..... 89
7-3 Layout of Integrator Array ..... 89
7-4 Layout of Limit Amplifier Stage ..... 90
7-5 Layout of Limit Amplifier Top Level ..... 90
7-6 Layout of Output Buffer Stage ..... 91
7-7 Layout of Output Buffer Top Level ..... 91
7-8 Layout of Chip Top Level ..... 92
A-1 Implementation of Each Stage in Limit Amplifier ..... 95
B-1 Simplified schematic of ESD circuitry used on all pads ..... 99
B-2 Layouts for the two pads with ESD structures ..... 100
D-1 High-Speed, Multi-Stage Limit Amplifier ..... 103

## List of Tables

1.1 Typical vs Goal Performance Specifications for Offset Compensation . ..... 26
4.1 Calculated vs simulated amplifier performance. ..... 52
5.1 Simulated Hysteresis vs Process and Temperature Corner ..... 77

## Chapter 1

## Introduction

In today's information age there is an ever increasing demand for products that deliver higher performance, lower power dissipation and smaller form factor than existing designs. New products that improve in these three areas will enable the continued exponential growth of the worldwide communication infrastructure. Ultimately, a combination of novel architectural and circuit techniques need to be developed to achieve this end.

Offset compensation is important for aggressive high speed design to achieve high input sensitivity and low DC offset. In traditional offset compensation implementations the data dependence of the control signal is proportional to the compensation loop bandwidth. As a result of this limitation, current approaches suffer from long compensation times and require expensive off-chip components to minimize datadependent jitter and to meet protocol (i.e. SONET/SDH) jitter specifications. Manipulation of fundamental characteristics of the differential architecture allow us to modify this relationship in the proposed approach. The goal of this thesis is to develop a broadband limit amplifier with dynamic, fully integrated, continuous-time DC offset cancellation that achieves sub- $1 \mu \mathrm{~S}$ compensation times while providing a low jitter, constant amplitude output. The limit amplifier will be used as the main amplifier in an optical network receiver. The chip has been implemented in National Semiconductor's CMOS9 $0.18 \mu \mathrm{~m}$ CMOS process.

Additionally, a simple numerical procedure is introduced that enables straightforward design of high speed, resistor loaded, differential amplifiers in modern CMOS processes. The design procedure is beneficial because the device characteristics of modern CMOS processes dramatically depart from traditional square law characteristics. The analytical form of the procedure allows for an intuitive perspective of the varying gain-bandwidth product for such amplifiers. Calculations based on the method are compared to Hspice simulated results based on a National Semiconductor's 0.18 u CMOS process. Application of the design methodology to the design of high speed, source-coupled logic (SCL) gates and latches is also discussed.

### 1.1 Background

One well established industry standard for broadband optical fiber networks known as SONET, or Synchronous Optical NETwork, is defined for various data speeds. Operating at a data rate of 10 Gbps , the OC-192 SONET standard allows for very high data transfer rates on optical fiber cable over long distances. One obstacle to achieving the desired performance is DC offset in the data link. The offset can be introduced by the transmitter, the transmit path or the circuit components in the front-end receiver. The desire to reduce the cost structure and improve the efficiency of these networks will increase the demand for quick power-up and switching between multiple incoming links. This demand will drive the need for fast DC offset compensation.

Figure 1-1 exhibits a block diagram of a modern optical-link system. At the transmit end of the fiber cable, a laser driver feeds a synchronous, Non-Return to Zero (NRZ) data stream into the cable, which can range in length from tens to thousands of kilometers. Sending distinct clock and data signals would require separate, dedicated cables and would be prohibitively expensive. Therefore, a single serial data stream is transmitted with the clock encoded in the data transitions. At the receiver end of the cable an avalanche photo-diode drives a Transimpedance Amplifier (TIA) that translates the current signal to a voltage signal. The output of the TIA then feeds the main amplifier, which is the focus of this thesis. The main amplifier must amplify this small voltage signal to a large enough level so that the clock and data recovery (CDR) circuitry can operate reliably. The purpose of the CDR is to extract the clock signal from the data stream and re-time the data to the new, synchronized clock signal.


Figure 1-1: Block Diagram of High-Speed Data Link System
The overall design goal of the main amplifier is to increase the signal strength without degrading the SNR achieved by the system front-end. Additionally, the amplifier must provide a low jitter, constant amplitude input to the CDR. There are two main architectures that can be used to implement the amplifier, namely an Automatic Gain Control (AGC) amplifier or a Limit Amplifier (LA). As the name suggests, the AGC amplifier dynamically adjusts its gain depending on the input amplitude to achieve a constant amplitude output signal. In contrast, the limit amplifier achieves the same effect by forcing the output to saturate at a known amplitude for input signals greater than some predetermined minimum amplitude. The limit amplifier design was selected for this work because it is more amenable to high-speed operation.

The key advantages of the limiting amplifier over the AGC are higher operating speed and lower implementation complexity. AGCs will exhibit inferior high-
frequency characteristics compared to limit amplifiers because of the increased capacitive loading of the sense and feedback circuitry. Also, the added feedback network, for gain control, increases the design complexity. Therefore, the limiting amplifier topology was used in this thesis. A limit amplifier can be implemented as a cascade of resistively loaded differential pair amplifiers, as shown in Figure 1-2. Each of the amplifier blocks is implemented as differential pairs, as shown in Figure 1-3.


Figure 1-2: High-Speed, Multi-Stage Limit Amplifier


Figure 1-3: Implementation of Each Stage in Limit Amplifier

Cost is the fundamental driving force behind process selection for modern day integrated circuits. CMOS has become the process of choice compared to more specialized III-IV processes like $\mathrm{SiGe}, \mathrm{GaAs}$ and InP due to the immense inertia behind process development in the PC market. However, this economic advantage does not come without added design challenges. CMOS presents its own unique problems for high speed design due to its lower $f_{t}$ and higher $1 / \mathrm{f}$ noise corner compared to the afore mentioned processes. Despite these challenges, CMOS is the preferred technology due to its low cost, high integration density and fast paced technology development driven by Moore's Law.

### 1.2 Motivation

### 1.2.1 Review of Offset Voltage

As mentioned earlier, the data-link network suffers from two main sources of DC offset. The first source of offset is the received signal. The circuit components of the receiver are the other source of offset. The following section will examine the origin of these two sources of offset and the impact of the offset on the system.

The offset introduced by the incoming signal originates at the transmitter and is due to the power of the incoming signal. When the receiver initially powers up, the received signal power may introduce a DC offset in the receiver. Additionally, the magnitude of the offset can change when switching from one transmit path to another. Different power levels between the two transmit paths, caused by different output powers of the two transmitters or different losses in the transmit paths, will result in a change in the DC voltage offset of the receiver.

The main amplifier itself may also introduce a finite DC offset component due to mismatches in the differential paths. To understand the origin of the offset voltage, consider the resistively loaded differential pair shown in Figure 1-3. Assuming $V_{i n}=0$ and perfect symmetry, $V_{\text {out }}=0$. However, this assumption is violated in practice due to device mismatches in transistor physical dimensions, threshold voltages and resistor values so that $V_{\text {out }} \neq 0$. The output referred offset voltage is defined as the voltage that exists at the output with $V_{i n}=0$. By convention, this voltage is referred to the input and the offset voltage is therefore the voltage that must be applied to the input to force $V_{o u t}=0$. The input referred offset is related to the output referred offset voltage by $\left|V_{o s, i n}\right|=\left|\frac{V_{o s, o u t}}{A_{v}}\right|$, where $A_{v}$ is the gain of the amplifier.

It is beneficial to develop an expression for the offset voltage in terms of the circuit parameters to determine how we, as the designer, can minimize it. Assuming that the input devices operate in velocity saturation, the final expression for the input referred offset voltage is:

$$
\begin{equation*}
V_{o s, i n}^{2}=\left(V_{G S}-V_{T H}\right)^{2} \cdot\left[\left(\frac{\Delta W}{W}\right)^{2}+\left(\frac{\Delta R}{R}\right)^{2}\right]+\Delta V_{T H}^{2} \tag{1.1}
\end{equation*}
$$

where $(\Delta W / W),(\Delta R / R)$ and $\left(\Delta V_{T H} / V_{T H}\right)$ are the normalized variation in the transistor width, load resistance and transistor threshold voltage, respectively, of the amplifier. The reader is invited to refer to Appendix A for the full development. The resulting equation is similar to the result found in [1], where square-law operation was assumed. The exception is that a scaling in the magnitude of the over-drive term and no direct dependence on device length, L. The offset is indirectly dependent on L through the $V_{T H}^{2}$ term.

By examining this result some useful insights can be obtained. First, the offset voltage is dependent on transistor length mismatches through the dependence on threshold mismatches. Second, this analysis shows that threshold voltage mismatches are directly referred to the input and that mismatches in transistor width and load re-
sistance are scaled by the transistor over-drive. Therefore, to minimize offset voltage, the transistor over-drives should be minimized by either reducing the bias current or by increasing the device widths. Reducing the bias current is only appropriate in low power (i.e. low-speed) designs. As will be shown in Chapter 4, the transistor widths and load resistance are not free variables when designing resistively loaded, differential amplifiers. The device dimensions and bias conditions are uniquely determined when the gain, output swing and either bandwidth or power are specified. Additionally, appropriate layout matching techniques such as common-centroid layout and using dummy devices/stripes to minimize device mismatch should be incorporated where appropriate. Unfortunately, as shown in Equation 1.1, the offset voltage of the amplifier can not be reduced to zero even if the utmost care is taken in the design and layout. In the next section we will explore the impact of DC offsets on the performance of the amplifier.

### 1.2.2 Impact of Offset Voltage on Amplifiers

Both the undesired input-referred offset and the desired input signal experience the large gain of the limit amplifier, which is usually on the order of 40 dB to 60 dB . Typical values of input-referred offset voltage can range from 1 mV to 10 mV since the high-speed amplifier stages are designed for maximum bandwidth at the expense of matching and offset issues. The input-referred offset can be comparable in magnitude to the input signal levels for high-speed optical receivers. For this reason, the offset voltage can decrease sensitivity to incoming signals or, even worse, drive the later stages into nonlinear operation and cause the outputs to saturate. In extreme cases, the offset can be large enough to block the desired signal. For these reasons, some form of offset compensation is required in modern, high-speed data-link systems.

### 1.3 Prior Offset Compensation Approaches

Several existing offset compensation techniques can be found in the literature. The existing approaches generally fall into one of two categories: active sampled systems or passive continuous time systems. We will explore the most significant methods in this section. Two important characteristics of each design are the compensation time and the data dependent output jitter. Long compensation times lead to loss of data and decrease system efficiency. One source of jitter in the output signal is data dependence of the offset compensation control signal. Unless the measured offset is sufficiently filtered in this method, the proportional control signal will lead to increased output jitter. All of the system discussed below exhibit a direct relationship between compensation time and output jitter.

### 1.3.1 Sampled Offset Compensation

The three most common offset compensation techniques that fall into the sampled system classification are auto-zeroing, correlated double sampling and chopper stabi-
lization [2]. The basic principle behind auto-zeroing and correlated double sampling is to sample the undesired offset that exists in the system on one clock phase and to subtract it from the desired signal on the following clock phase. By design, both of these techniques require a clock and a sampling phase to measure the offset in the system, fundamentally limiting the maximum input data rate to half the sampling rate. Additionally, each of these techniques require sampling capacitors in the data path which can be quite large if designed for minimal noise. On the other hand, chopper stabilization achieves the same result by operating in the frequency domain. Compensation is performed by modulating the desired signal to a higher frequency, where the undesired offset and noise signals do not exist, performing the amplification on the modulated signal and finally demodulating the amplified signal back to baseband. Chopper-stabilization methods are fundamentally limited to low-speed applications because the residual offset, or the offset remaining after compensation, is proportional to the sampling rate. If the sampling rate is set too high, the residual offset will increase. Also, the forward path gain can be attenuated and the noise floor will increase due to the aliasing of the wide-band noise into the frequency band of interest. Ultimately, none of these techniques are amenable to high-speed, continuous-time systems.

### 1.3.2 Low-Pass Filter Compensation

By far, the most common technique for offset compensation in continuous time, highspeed, broadband systems is to use a low-pass filter in a feedback configuration [3, 4, 5], as shown in Figure 1-4. The bandwidth of the filter must be set sufficiently low to ensure stability of the overall system and to ensure that there is minimal data dependence of the control loop.


Figure 1-4: LPF to Extract Output Referred Offset in High-Speed Data Link Systems
Due to the requirement for such a low loop bandwidth, this design has two significant disadvantages. First, the very small loop bandwidth translates to a very large time constant for the loop dynamics which results in very long compensation times $[6,7]$. Long compensation times will become a significant issue as emerging standards such as Optical Time-Division Multiplexing (OTDM) [8] and Dense-Wave

Division Multiplexing (DWDM) [9] take hold in commercial applications. Second, from the viewpoint of cost and ease of integration, the small bandwidth requirement results in large component values that are not economically feasible to implement on chip. Specifically capacitor values on the order of 10 's of $\mu \mathrm{F}$ are required which would consume considerable silicon area if implemented on chip. The result is the need for expensive off-chip components.

### 1.3.3 Other Approaches

One of the earliest forms of offset compensation in the literature uses Minimum MeanSquare Estimation (MMSE) [10, 11]. Similar to Chopper Stabilization, MMSE performs the offset compensation in the frequency domain using adaptive equalizers. The equalizers, which are slowly time-varying linear filters, will insert a null in the transfer function at DC to compensate for DC offsets. One issue with this approach is that the magnitude of residual offset is proportional to both the number of filter taps and the magnitude of the uncompensated offset of the system. Therefore, low residual DC offset requires high equalizer complexity and a small input referred offset. As CMOS processes continue to scale the increased digital complexity required to implement the higher order filters will become less of an issue and this approach may become more feasible.

Another solution, implemented in a silicon bipolar process, uses peak detectors to measure the output referred DC offset (drift) of the main amplifier [11]. The output of the peak detector is low-pass filtered to reduce the data dependence of the control signal. Finally, the output of the low-pass filter feeds the input stage to perform the compensation. Similar to the low-pass filter approach, the data dependence of the control signal is proportional to the control loop bandwidth. To minimize the output jitter this design also suffers from very long compensation times.

An alternative solution, that also uses maximum detectors in the feedback loop to extract the output referred offset voltage, was proposed by Tanabe et al [12]. However, this design was implemented in a CMOS process. Compensation is performed by feeding the difference between the instantaneous maximum value of the two differential data signals to the input stage. Assuming a $50 \%$ duty cycle between high and low data transitions (i.e. the average value of the data is zero) and that the bandwidth of the maximum detector is sufficiently low, this implementation works as intended. However, this design suffers from the same limitations as previous approaches. Specifically, the data dependence of the control signal is directly related to the bandwidth of the compensation loop. When the data has extended periods with a non-zero mean value the control signal is data dependent. To minimize the data dependence of the control signal, the bandwidth of the maximum detector must be very low which leads to long compensation times.

All of the offset compensation designs considered above suffer from the same limitation. Namely, the magnitude of the output jitter is directly coupled to the offset compensation time. To reduce the output jitter in these designs the compensation loop bandwidth must be very low. This restriction results in long compensation times. The following section introduces the proposed approach which dramatically reduces
the dependence of the output jitter on compensation time.

### 1.4 Proposed Approach and Contribution

There are two significant obstacles to designing a fast offset compensation network in CMOS. First accurately measuring the offset voltage of the system is difficult. The biggest reason for this is that CMOS transistors used to perform diode functions (i.e. source follower) have limited high frequency capability. Additionally, mismatches between the minimum ( $\min$ ) and maximum (max) detectors introduce error into the measurement. Second, it is difficult to simultaneously generate a control signal that is independent of the data while achieving fast settling performance. The reason for the difficulty is that the amount of droop at the output of the peak detector is proportional to the loop bandwidth in typical min/max detector designs.

The key contribution of this thesis is the development of a peak detector that enables the design of a fast offset compensation loop in CMOS processes that also meets strict jitter specifications. In traditional CMOS peak detectors the bandwidth is proportional to the bias current when the input is high. Similarly, when the input is low the amount of droop at the output is also proportional to $I_{\text {bias }}$. In the proposed peak detector this restriction has been practically eliminated. The bandwidth is still proportional to the bias current. However, the amount of droop at the output is now proportional to an NMOS transistor off-state leakage current. Since the offstate leakage current of modern CMOS devices is typically orders of magnitude less than the peak detector bias current, the amount of droop is also reduced by several orders of magnitude. This thesis focuses on the peak detector design and system implementation details.

Output jitter and settling time performance for typical offset compensation designs are compared to the targeted performance of the proposed approach in Table 1.1. Although the output jitter targets are identical, the settling time goal in the proposed solution is almost 3 orders of magnitude shorter than the typical design goals. The peak detector allows the proposed system to meet both the jitter and the aggressive settling time performance goals.

| Specification | Typical <br> Design | Proposed <br> Design |
| :---: | :---: | :---: |
| Output Jitter | $<2 p S_{p-p}$ | $<2 p S_{p-p}$ |
| Settling Time | $\approx 500 \mu S$ | $<1 \mu S$ |

Table 1.1: Typical vs Goal Performance Specifications for Offset Compensation

### 1.5 Thesis Organization

This thesis is organized as follows. Chapter 2 introduces the proposed architecture to achieve the sub- $1 \mu S$ offset compensation time while still satisfying the output jitter
requirement of the CDR input. Chapter 3 discusses the linear modeling of the proposed system architecture and computes the system parameters required to guarantee stability and the desired dynamic response. Chapter 4 presents a novel, closed-form numerical methodology for designing resistively loaded, high-speed, differential amplifiers that make up the limit amplifier. Circuit design issues and CppSim and Hspice simulation details are discussed in Chapters 5 and 6, respectively. Important layout issues are discussed in Chapter 7. Finally, Chapter 8 presents conclusions and potential extensions for future work.

## Chapter 2

## Proposed Approach

### 2.1 Measuring Offset Voltage

The most significant obstacles to designing a fast offset compensation network are accurately measuring the offset voltage of the system and generating a control signal that is independent of the data. This chapter incrementally develops the proposed design of the key enabling component in the offset compensation loop, the peak detector.

### 2.1.1 Extracting the Offset Voltage with Min/Max Detectors

One possible solution for measuring the offset voltage of the limit amplifier is to take the difference between the common-mode voltages of each output signal [13]. The output common-mode level can be obtained by taking the average of the instantaneous maximum and minimum output values with max and min detectors, respectively, as shown in Figure 2-1. The max and min detectors can be either continuous time or sampled systems. Although high performance peak detectors have been designed in BiCMOS and Bipolar processes [14, 15, 16], it is not trivial to do so in CMOS processes. The fundamental design challenge is the limited high-frequency performance of CMOS transistors used to perform diode functions (i.e. source follower).

Typical maximum and minimum detector implementations are shown in Figure 22. The output of the minimum detector will track its input, plus a $V_{G S}$ shift equal to $\left(V_{T H}+V_{D S A T}\right)_{M 1}$. Similarly, the output of the maximum detector will track its input, less a $V_{G S}$ shift equal to $\left(V_{T H}+V_{D S A T}\right)_{M 2}$. In steady-state operation, both M1 and M2 remain on and either sink or source a current equal to $I_{\text {bias }}$ such that the charge stored on $C_{\min }$ and $C_{\max }$ remains unchanged. If the output referred offset voltage increases $I_{D, M 1}$ will decrease in order to cancel charge on $C_{m i n}$. $V_{\text {out }}$ will increase until steady state conditions are met. Likewise, $I_{D, M 2}$ will increase to add charge to $C_{m a x}$ until steady state conditions are met. Conversely, if the output referred offset voltage decreases then $I_{D, M 1}$ will increase and $I_{D, M 2}$ will decrease until steady-state conditions are once again met.


Figure 2-1: Measuring Output Referred Offset Voltage Using Minimum and Maximum Detectors


Max Detector


Figure 2-2: Traditional Implementations for Minimum and Maximum Detectors

### 2.1.2 Issues with Sensing Offset with Min/Max Detectors

There are two main issues with measuring the offset voltage with the different types of detectors, as shown in Figure 2-2. First, since we are attempting to measure the offset with min and max detectors that are based on PMOS and NMOS transistors, respectively, the accuracy of the measured offset is limited to the matching between the two device types. The transistor threshold voltages, transconductance and even physical dimensions will change with process, voltage and temperature variations and these changes will not necessarily track in the two devices. Ultimately, these differences will introduce offsets into the compensation loop and limit the effectiveness of the compensation.

To understand the second issue, we need to examine the max and min detectors' ability to track changes at their inputs. We will only consider the response of the max detector, here to referred to as a peak detector, and infer the min detector operation by extension.

For a unit change at the input, the output will follow by either adding charge to or subtracting charge from $C_{m a x}$. Consider first a step increase at the input. The output voltage will increase by M1 sourcing current onto $C_{\max }$ and the rate of change at the output will be limited by M1's transconductance. The ratio of the transconductance of M1 to $C_{\max }$ corresponds to the bandwidth of the peak detector while the device is
on:

$$
\begin{equation*}
f_{3 d B}=\frac{g_{m, M 1}}{2 \pi C_{\max }} \tag{2.1}
\end{equation*}
$$

Since $g_{m}$ is proportional to the bias current, the bandwidth is also proportional to the bias current. If the bandwidth of the peak detector is much higher than the data rate then M 1 will fully charge $C_{m a x}$ so that the output will take on the correct value at each successive peak, thus operating as a zero order hold that samples the peaks of the input. If the bandwidth of the peak detector is set much lower than the data rate, the high frequency components of the input will be greatly attenuated and the output will track the lower frequency components of the input.

Alternately, consider a step decrease in the magnitude of the input signal. The output will slew according to the tail current source's ability to strip charge away from $C_{m a x}$ and the change in the output voltage will be:

$$
\begin{equation*}
\delta V=\frac{I_{b i a s}-I_{M 1}}{C_{\max }} \cdot \delta t=\Delta \tag{2.2}
\end{equation*}
$$

where $\delta t$ is the data symbol period. The magnitude of the droop at the output is proportional to the bias current and the number of symbol periods that the input is low.

To understand why the asymmetric response of the peak detector is an issue, consider the case when the input is driven by a constant amplitude, Non-Return to Zero (NRZ), pseudo-random data stream whose amplitude does not change. Let us also assume that the peak detector operates in steady-state (i.e. the offset compensation has been performed), as shown in the top of Figure 2-3. When the input is high, the output of the peak detector will be refreshed to its correct value. However, when the input goes low, $V_{G S, M 1}$ will be reduced so $I_{D, M 1}$ will be either very low or zero and $C_{m a x}$ will discharge according to Equation 2.2 as shown in the bottom of Figure 2-3. If the output is low for n symbol periods, then $C_{\max }$ will discharge according to:

$$
\begin{equation*}
\delta V=\frac{I_{b i a s}}{C_{\max }} \cdot n \delta t=n \Delta \tag{2.3}
\end{equation*}
$$

where and n is the number of successive low bits at the input. The total droop is defined as $n \cdot \Delta$. When the input goes high the output will return to the correct, steady-state value. Therefore, the measured offset voltage is data dependent and violates one of our design requirements for the offset compensation.

### 2.1.3 Extracting Offset with Simple Max Detectors

The offset issue due to the mismatch between the NMOS and PMOS devices in the max and min detectors can be solved by taking advantage of the symmetry of the limit


Figure 2-3: Influence of Symbol Period on Droop of Simple Peak Detector
amplifier structure. Since the data paths through the limit amplifier are differential and the amplifier stages are symmetric, the gains through each path are close to being equal, in practice. If the gains through each path are similar then the peak-to-peak values must also be equal. With zero offset in the limit amplifier, the peak values of the two paths must also be equal. However, as shown in Figure 2-4, if the output referred offset is non-zero then the peak values of two outputs will be different. In fact, the difference will equal the output referred offset and the max/min pair can be replaced by a simple peak detector, as shown in Figure 2-5. This observation eliminates the offset issue due to the mismatched min/max detectors [12].


Figure 2-4: Measuring Output Referred Offset Voltage Using Maximum Detectors Only

### 2.1.4 Issues with Sensing Output Referred Offset with Max Detectors

The offset issue caused by mismatches between different type detectors has been solved by taking advantage of the symmetry of the limit amplifier stages. However, the basic architecture of the peak detector has not changed and it still suffers from


Figure 2-5: Schematic of Typical CMOS Maximum Detector
the same data dependence issue described in Section 2.1.2. To solve fix this issue we need to develop a new peak detector design.

### 2.1.5 Final Peak Detector Design

The operation of the basic peak detector was described in Section 2.1.2. The remaining issue is related to the droop of the peak detector output when the input voltage goes low. The absolute magnitude of the droop is not specifically the issue, rather the dependence of the degree of droop on the symbol period, and hence the data dependent control signal, is the issue.

The fundamental problem is that both the bandwidth of the peak detector when the input is high and the amount that the sampling capacitor is discharged when the input is low are proportional to $I_{b i a s}$. One possible solution is to decrease $I_{\text {bias }}$, effectively reducing the rate that charge is stripped from the storage capacitor and reducing the amount that the output droops each data period. However, since the bandwidth of the peak detector is also proportional to $I_{\text {bias }}$ when the input is high, this approach will directly impact the tracking ability of the peak detector. We need to develop a method of measuring the offset that preserves the required slew rate and bandwidth during the tracking phase while reducing the discharge current on the hold phase. Fundamentally, there is no way to reduce the dependence of the amount of droop on the symbol period with the current topology without paying a severe performance penalty.

We propose that the peak detector circuit shown in Figure 2-6 provides a simple solution to this problem. Let's consider the operation of the circuit. Transistors M1 and M2 act as simple source followers, similar to device M1 in the basic peak detector described in Figure 2-5 and transistors M3 and M4 act as switches. When the input is high M3 and M4 are closed so that the peak detector behaves as a traditional peak detector. Alternately, when the input is low the switch devices are open and prevent $I_{\text {bias }}$ from discharging $C_{m a x}$.

Compared to traditional peak detector designs, the droop in this design is greatly reduced because the switch devices, M3 and M4, dramatically reduce the dependence


Figure 2-6: Schematic of Proposed Peak Detector with Reduced Droop
of droop on $I_{\text {bias }}$. The amount of droop per data period in the traditional peak detector design is determined by $I_{\text {bias }}$ while the amount of droop per data period in the proposed peak detector design is determined by the off-state current of the switch devices. Although the output of the peak detector is still dependent on the symbol length, the magnitude of the variation is greatly attenuated. This point is illustrated in Figure 2-7 by the difference in droop between the response of the traditional peak detector, represented by the solid black line, and the response of the new peak detector design, represented by the dashed line.


Figure 2-7: Comparison of Influence of Symbol Period on Droop of Simple Peak Detector vs Proposed Peak Detector Design

### 2.2 Summary

This chapter presented the design of the proposed peak detector implementation. The addition of series switch devices, which are controlled by the input, prevent the peak
detector bias current from discharging the sampling capacitor when the peak detector input is low. In traditional peak detector designs both the peak detector bandwidth and droop are determined by the peak detector bias current. In the proposed design the bandwidth of the peak detector is determined by its bias current while the droop is determined by transistor off-state leakage current. By substantially reducing the dependence of the droop on the bias current, this peak detector design enables the system to simultaneously achieve the fast settling time and low output jitter goals. In the next chapter the system modeling issues will be discussed.

## Chapter 3

## System Modeling

The peak detector design presented in the previous chapter is the corner-stone of the offset compensation loop. The system topology and modeling of each control loop will be presented in this chapter. Additionally, we will determine the system parameters that provide the desired system dynamics in this chapter. There are several performance parameters that must be considered when determining the system parameters:

- Loop bandwidth $\rightarrow$ compensation time: Determined by compensation time goal and impact on jitter of output signal.
- Forward path gain: Based on input and output signal characteristics
- Output jitter: Need to minimize output jitter for the CDR that follows
- System stability: Unconditional requirement


### 3.1 System Level Implementation

The next step is to pull all of the pieces together and implement the complete control loop. A fully differential implementation of the system is shown in Figure 3-1. The peak detector is used to measure the offset referred to the output of the limit amplifier. The integrator in the feedback path filters the instantaneous peak detector output. Additionally, the integrator forces the steady-state, output-referred offset voltage to be zero regardless of the loop gain. However, there are a few changes that need to be made to the system based on the assumptions that we made in developing the proposed peak detector design.

As explained in Section 2.1.3, the offset information is contained in the peaks of the outputs (i.e. the output referred offset is equal to the difference in the peak values). Therefore, we need to account for the case when the output of the limit amplifier becomes saturated. A typical DC transfer function between the input voltage and output voltage of the basic limit amplifier stage is shown in Figure 3-2. The output nonlinearly approaches a maximum value, determined by the positive power supply, and ultimately saturates due to either a large input amplitude or a large offset.


Figure 3-1: System Level of Limit Amplifier with Offset Compensation

Compensation will be ineffective, or at least severely degraded in performance, if we attempt to measure the offset from the saturated output. To solve this problem, multiple control loops are used with taps located at each of the limit amplifier stage outputs, as shown if Figure 3-3. The windowing and select logic determines the first amplifier stage with a non-saturated output and compensates the output referred offset at the selected output. Additionally, the select logic is dynamic and the selected output tap location can change as the system is compensated and outputs later in the amplifier chain become unsaturated.


Figure 3-2: Typical Transfer Function for Limit Amplifier Cell
As shown in Figure 3-2, for large amplitude inputs the output nonlinearly approaches the maximum value defined by the positive power supply. This nonlinearity can also reduce the effective gain of the offset compensation loop. To minimize this undesired effect, the switching threshold of the windowing logic can be set lower than the positive supply voltage, say by $50-100 \mathrm{mV}$, so that the non-linear portion of the amplifier transfer function does not impact the offset compensation. There are two seeming drawbacks to this solution.

First, the maximum amplitude of input referred offset that the system can compen-


Figure 3-3: Complete System Showing Multiple Control Loops and Logic
sate is reduced because we have limited the range of each loop to avoid the non-linear portion of the amplifier transfer function. However, the input referred offset would have to be large enough to saturate the output of the first stage in the limit amplifier for this to become an issue. In this design, the maximum input referred offset that can be compensated is 450 mV . However, it is highly unlikely that the input referred offset would be this large.

The second potential issue is that the amplifier cells situated after the selected compensation tap in the limit amplifier operate open-loop and any offset added by these stages will not be compensated. As mentioned in Chapter 1, the DC offset introduced by each limit amplifier stage, referred to its own input, will be on the order of a few millivolts. Each of these offset components are referred to the output of the limit amplifier through the gain of subsequent stages. The aggregate output referred offset that can not be compensated is the sum of these components. Assuming that the total output referred offset remains on the order of a few 10's of millivolts, which will be true in practice, this condition is acceptable. The goal of the offset compensation is to eliminate the gross offset that causes the output of any stage in the limit amplifier to saturate.

To ensure that the system dynamics are consistent over all possible offset values, the system parameters for each control loop are set equal. Since the gain increases at each subsequent output of the limit amplifier, the gain in each feedback path must be adjusted to satisfy this requirement. Full details of the system modeling will be covered later in this chapter.

### 3.2 Linear System Modeling

To model the control loop we need to make some simplifying assumptions. First, to eliminate the difficulty of analyzing multiple control loops, we only consider the case
when there is one active control loop. In the end, we can extend the analysis to the more general case when there are multiple control loops and test that this assumption is valid in simulation. Further, we can assume that all blocks in the system are linear about a given operating point and make use of LTI modeling techniques. We will now develop models for each of the system blocks.

Each of the amplifiers in the forward amplifier path can be modeled by a DC gain and a single pole, representing the bandwidth of the amplifier. Therefore, the linear model for each amplifier is:

$$
\begin{equation*}
H(s)=\frac{A_{v}}{1+s / p_{1}} \tag{3.1}
\end{equation*}
$$

where $A_{v}$ is the gain and $p_{1}$ is the pole at the $3 d B$ frequency. If we consider a cascade of n amplifiers, the aggregate transfer function becomes:

$$
\begin{equation*}
H(s)=\left(\frac{A_{v}}{1+s / p_{1}}\right)^{n} \tag{3.2}
\end{equation*}
$$

Additionally, the peak detector can be similarly modeled by its DC gain, $K_{1}$, and a single pole, $p_{2}$, and has the same form as Equation 3.1. If the bandwidth of the peak detector is low enough the model takes the same form as Equation 2.1 after some simplification. The justification for this abstraction is that the peak detector only needs to measure the average output referred offset of the system, or the DC component of the output signal. To first order, the output of the peak detector is not affected by instantaneous variations at its input. The final form of the peak detector model is:

$$
\begin{equation*}
H(s)=\frac{K_{1}}{1+s / p_{2}}=\frac{K_{1} \cdot p_{2}}{s} \tag{3.3}
\end{equation*}
$$

The integrator can be modeled as an ideal integrator:

$$
\begin{equation*}
H(s)=\frac{K_{2}}{s} \tag{3.4}
\end{equation*}
$$

where $K_{2}$ is the gain. Putting all of the pieces together, the complete model for the forward amplifier path and the offset compensation is shown in Figure 3-4.

For the following discussion, we assume that $p_{1} \gg p_{2}$. This is valid in this system
 sponds to the bandwidth of the peak detector $(\approx 10 \mathrm{MHz})$. In a similar fashion to the linear model for a PLL, where the state variable is phase and not the data signal itself, the variable of interest in this system is the offset voltage. To characterize the system response, we define the open loop response to be:


Figure 3-4: Linear Model of Limit Amplifier with Offset Compensation

$$
\begin{equation*}
A(s)=\left(\frac{A_{v}}{1+s / p_{1}}\right)\left(\frac{K_{1}}{1+s / p_{2}}\right)\left(\frac{K_{2}}{s}\right) \tag{3.5}
\end{equation*}
$$

The necessary criteria for stability can be determined based on traditional feedback heuristics by analyzing the behavior of the open-loop parameter $\mathrm{A}(\mathrm{s})$. In this system, $p_{2}$ is the peak detector pole location and $f_{u}$ is the unity-gain frequency. From the Bode plot in Figure 3-5, we can readily see that the integrator in the feedback path reduces the magnitude at $20 \mathrm{~dB} / \mathrm{dec}$ at frequencies below the first pole, $p_{2}$, and introduces a $90^{\circ}$ phase shift. Phase margin is defined as the difference in phase from $180^{\circ}$ at unity gain. If we require greater than $45^{\circ}$ of phase margin to be stable then a necessary condition is that $p_{2} \geq f_{u}$. Additionally, as the loop gain increases, the unity-gain frequency increases and the phase margin, and therefore stability, degrades. Ultimately, there are optimal values for $p_{2}$ and the loop gain, $A_{v} K_{1} K_{2}$, that guarantee stability and provide the desired loop dynamics.

To gain more intuition of the system modeling, we can further define a closed loop response parameterizing function $G(s)$ as:

$$
\begin{equation*}
G(s)=\frac{A(s)}{1+A(s)} \tag{3.6}
\end{equation*}
$$

where $\mathrm{A}(\mathrm{s})$ is the open loop response defined above. If $A K_{1} K_{2}=0$ then the loop is open, there is one closed-loop pole, $p_{1, \text { closed-loop }}$, located at the origin and there is a pair of closed-loop poles located at:

$$
\begin{equation*}
p_{2 / 3, \text { closed-loop }}=-0.5 \cdot\left[\left(p_{1}+p_{2}\right) \mp \sqrt{\left(p_{1}+p_{2}\right)^{2}-4 p_{1} p_{2}}\right] \tag{3.7}
\end{equation*}
$$

The pole locations, $p_{2 / 3, \text { closed-loop }}$, roughly correspond to the open-loop pole locations, $p_{1}$ and $p_{2}$. To understand how the closed-loop poles vary with increased gain, we construct the root locus plot in Figure 3-6. As the DC loop gain increases, the first


Figure 3-5: Bode Plot Showing Stability Degradation with Increasing Gain
two closed-loop poles, $p_{1, \text { closed-loop }}$ and $p_{2, \text { closed-loop }}$, approach each other from zero and the first open-loop pole location $\left(p_{2}\right)$ along the negative real axis as shown in Figure 3-6. Additionally, $p_{3, \text { closed-loop }}$ moves away from the origin along the negative real axis. When $A K_{1} K_{2} \approx p_{2} / 4$, where $p_{2}$ is the second open-loop pole corresponding to the peak detector, a complex conjugate pole pair is formed that diverges at an angle of $\pm 60^{\circ}$ to the real axis. As the open-loop gain increases, the poles will cross into the right-half-plane and the system will become unstable. So, how do we determine the value of gain that not only guarantees stability but also provides the desired settling response? One solution is to use the PLL Design Assistant [17].

### 3.2.1 Modeling System Response with PLL Design Assistant

The PLL Design Assistant is a useful tool that was developed to aid the design of PLL systems and can be downloaded at http://www-mtl.mit.edu/perrottgroup/tools.html. However, with a little imagination this tool can be used to model nearly any linear system. We can think of the system in Figure 3-4 as a second order, type I PLL with the forward amplifier path corresponding to a high frequency parasitic pole. Let's assume that the open-loop pole $p_{1}$ is set to 10 GHz , based on the desired data-rate, and that the gain of the peak detector, $K_{1}$, is unity. Then, using the PLL Design Assistant we can specify a desired closed-loop bandwidth, based on the desired compensation settling time, and step-response shape to achieve the optimal settling time.

For example, Figure 3-7 illustrates the the GUI of the PLL Design Assistant designing the system loop with a Bessel shape and a bandwidth of 2.5 MHz . The resulting gain coefficient, K , corresponds to the product $A_{v} K_{2}$, assuming that the peak detector has a gain of one. The pole frequency, $f_{p}$, corresponds to the open-loop


Figure 3-6: Root Locus Plot of $G(s)$ Showing Necessary Condition for Stability
pole of the peak detector, $p_{2}$. Note that the closed-loop complex conjugate pole pair follow the trajectory determined in the root locus analysis and that the frequency of the open-loop pole $p_{2}$ is higher than the dominant closed-loop pole frequency, as required by our earlier stability analysis. The resulting step-response of the closedloop system, shown in Figure 3-8, indicates that the total settling time for the offset compensation is roughly 500 nS and that the system is stable.


Figure 3-7: PLL Design Assistant Graphical Interface


Figure 3-8: Step Response of System Designed with PLL Design Assistant

### 3.2.2 Modeling the Impact of System Parameter Variation on Stability and Compensation Time

Despite the designers best effort, variations in both process and environmental variables will impact of system parameters and therefore the overall system operation. We want to design the system to be robust to some degree of variation so that it will operate as intended over a wide range of process and environmental conditions. The PLL Design Assistant provides the designer with the ability to investigate the impact system parameter variations on stability and the dynamic response of the system. For example, variations in system parameters can be specified in the PLL Design Assistant GUI as shown in the alter commands in Figure 3-9. In this case we introduce a $\pm 20 \%$ variation in both the open-loop gain and dominant open-loop pole location. Figure 3-10 demonstrates the impact on the step response of the system. Even with these large variations in the system parameters, the compensation loop is still stable and the total compensation time remains less than $1 \mu S$.

### 3.3 Summary

This chapter presented the linearized model for the offset compensation system. To simplify the analysis, only a single control loop was considered in this chapter. The system component values required for stability and the desired dynamic behavior were determined. The assumption that the analysis can be extended to multiple loops will be tested in Chapter 6. The next two chapters will present a numerical design procedure for resistor-loaded differential amplifiers and the circuit design of each of the system components.


Figure 3-9: PLL Design Assistant Graphical Interface


Figure 3-10: Impact of $\pm 20 \%$ Variation in Loop Gain and Dominant Pole Location on the Step Response of the System

## Chapter 4

## Numerical Design of High Speed Differential Amplifiers

A novel numerical design procedure was developed to design the limit amplifier stages [18] that provides quick and accurate results. After specifying the desired performance metrics for the amplifier, the amplifier device parameters and bias conditions are determined using the methodology. Accuracy is achieved by leveraging numerical computation and basing the design on device characteristics extracted from SPICE.

### 4.1 Methodology

CMOS analog design techniques have traditionally assumed square law characteristics for device I-V curves when calculating the impact of device properties on circuit performance. However, the square law assumption is quickly becoming highly inaccurate with the introduction of finer line width processes due to non-ideal effects such as velocity saturation. As a result, the accuracy of traditional design equations is steadily degrading, and analog designers are in need of alternate approaches to such formulations.

Thus far, there have been two responses to dealing with changing device characteristics in the analog design community. The first has been to assume square law I-V characteristics in calculations, and then rely on a simulator such as SPICE to tweak in final device parameter adjustments. Unfortunately, the square law is rapidly becoming inaccurate to the point that the analytical calculations are practically useless all design time is then spent on SPICE simulations. Such an approach removes intuition from the designer's grasp, leads to a lengthy design process (since many tweaks are required), and often leads to suboptimal performance. The second approach is to completely automate the analog design process - the user simply specifies performance specifications and some possible topologies, and customized software takes care of the rest [19]. Unfortunately, while very useful for the design of standard analog blocks, such an approach removes creativity from the designer's grasp and offers little intuition for the creation of new circuit topologies.

We propose an alternate approach to this issue - develop numerical procedures for


Figure 4-1: Differential amplifier used in calculations.
designing specific classes of circuits which resemble hand analysis, but use simulated device characteristics in place of analytical expressions. By sticking with procedures similar to hand analysis, much intuition can be gained about design tradeoffs. By using simulated device characteristics, the results are made accurate so that little or no tweaking is required in SPICE. This paper applies the above philosophy to the design of high speed, resistor-loaded, differential amplifiers. These structures are tremendously useful in circuit applications whose speed requirements exceed the abilities of full-swing logic circuits. Implications for the design of SCL latches, registers, and gates are also discussed.

Figure 4-1 displays a resistor-loaded, differential amplifier used in high speed applications. The resistors are often realized within a reasonably small area using unsilicided polysilicon, and introduce less capacitance than other loads such as triode PMOS devices or diode-connected NMOS devices. Further increases in bandwidth can be achieved at the expense of chip area by introducing inductors into the loads [20].

Design of resistor-loaded amplifiers entails choosing appropriate device sizes and resistance values given three design specifications:

- Allowable power dissipation: $I_{\text {bias }}$
- Desired voltage swing: $V_{s w}$
- Desired DC voltage gain: $\left|A_{v}\right|$

An additional specification for the amplifier is its bandwidth - its value is constrained by choice of the above three specifications as well as the load that the amplifier is required to drive (assumed capacitive). We define intrinsic bandwidth ( $B W$ ) as the amplifier bandwidth that results when the amplifier drives an identical stage without additional wiring capacitance. Since actual circuits contain wiring capacitance, the
intrinsic bandwidth offers only an upper bound on achievable performance, but is still a very useful metric. Note that, to achieve the maximum bandwidth, the transistor length, $L$, will always be assumed to be set to its minimum value for the discussion to follow.

Figure 4-1 allows us to relate the first two design specifications to other circuit parameters. When zero differential input voltage is applied to the amplifier, the bias current through each transistor is observed to be

$$
I_{o}=I_{b i a s} / 2
$$

As the input differential voltage is varied, the current through each resistor ranges between 0 and $I_{\text {bias }}$. Therefore, the maximum single-ended voltage swing at the amplifier output is

$$
\begin{equation*}
V_{s w}=I_{b i a s} R=2 I_{o} R \tag{4.1}
\end{equation*}
$$

The third design specification, DC gain, is derived about the bias point of zero differential input voltage using the small signal transistor model shown in Figure 4-2. Here we have assumed that node $n 0$ in Figure $4-1$ is at incremental ground as the differential voltage is varied. Ignoring capacitance for this DC calculation, we write

$$
\begin{equation*}
\left|A_{v}\right|=g_{m}\left(R| | \frac{1}{g_{d s}}\right) \Rightarrow g_{m}=\left|A_{v}\right| / R+\left|A_{v}\right| g_{d s} \tag{4.2}
\end{equation*}
$$

Unfortunately, evaluation of the above equation requires calculation of $g_{m}$ and $g_{d s}$ as a function of the device bias current and size. As pointed out earlier, hand calculations assuming square law I-V characteristics prove inaccurate for this task. Our proposed method of addressing this issue is described in the following section.


Figure 4-2: Small signal model for amplifier.

### 4.2 Proposed Approach

We will now show that we can create a design framework in which all design calculations revolve around the solution of just one key variable given the three constraints
described earlier. This key variable is current density, and is defined as

$$
I_{d e n}=\frac{I_{o}}{W},
$$

where $W$ is the width of the transistor as indicated in Figure 4-1.
Two key relationships involving current density will now be derived. The first is a gain/swing constraint formulation that will set the value of $I_{d e n}$. The second is a gain-bandwidth product expression that incorporates the impact of $I_{d e n}$.

### 4.2.1 Derivation of Gain/Swing Constraint Formulation

Given a fixed transistor length, $L=L_{\text {min }}$, both the $g_{m}$ and $g_{d s}$ values of a CMOS device are dependent primarily on the transistor width, $W$, and bias current $I_{o}$. Given a fixed value for $I_{o}$, as set by power dissipation requirements, it is straightforward to sweep $W$ of the device in SPICE to obtain simulated plots of $g_{m}\left(I_{o}, W\right)$ and $g_{d s}\left(I_{o}, W\right)$. We then define $g_{m 0}\left(I_{d e n}\right)$ and $g_{d s 0}\left(I_{d e n}\right)$ as

$$
\begin{equation*}
g_{m 0}\left(I_{d e n}\right)=g_{m}\left(I_{o}, W\right) / W, \quad g_{d s 0}\left(I_{d e n}\right)=g_{d s}\left(I_{o}, W\right) / W \tag{4.3}
\end{equation*}
$$

Let us now revisit the swing and gain constraints discussed in the Background section. Combining Equation 4.1 and Equation 4.2, we obtain

$$
g_{m}=\frac{2\left|A_{v}\right|}{V_{s w}} I_{o}+\left|A_{v}\right| g_{d s}
$$

We relate $g_{m}$ and $g_{d s}$ to the simulated characteristics defined in (4.3) as

$$
W g_{m 0}\left(I_{d e n}\right)=\frac{2\left|A_{v}\right|}{V_{s w}} I_{o}+\left|A_{v}\right| W g_{d s 0}\left(I_{d e n}\right)
$$

Dividing through by $W$, we obtain the key gain/swing constraint formulation as a function of current density:

$$
\begin{equation*}
g_{m 0}\left(I_{d e n}\right)=\frac{2\left|A_{v}\right|}{V_{s w}} I_{d e n}+\left|A_{v}\right| g_{d s 0}\left(I_{d e n}\right) \tag{4.4}
\end{equation*}
$$

The above expression states that current density is completely set by the choice of gain, swing, and the simulated $g_{m}, g_{d s}$ curves.

### 4.2.2 Derivation of Gain-Bandwidth Tradeoff

To examine the tradeoff between gain and intrinsic bandwidth, we first note that the capacitive load can be approximately related to the amplifier device size as

$$
\begin{equation*}
C_{L}=W C_{L 0}=W\left(C_{g s 0}+C_{d 0}\right) \tag{4.5}
\end{equation*}
$$

where $C_{L 0}$ is the simulated capacitive load normalized to an effective $W$ equal to one. Justification for the above expression follows from the fact that the amplifier is driving an identical structure for its load and that both $C_{g s}$ and $C_{d}$ scale linearly with the device width, $W$.

Calculation of the intrinsic bandwidth is computed as

$$
\begin{equation*}
B W(\mathrm{rad} / \mathrm{s})=\frac{1}{R C_{L}}=\frac{2 I_{d e n}}{V_{s w} C_{L 0}} \tag{4.6}
\end{equation*}
$$

The amplifier gain is found through algebraic manipulation of Equation 4.4:

$$
\begin{equation*}
\left|A_{v}\right|=\frac{g_{m 0}\left(I_{d e n}\right)}{\left(2 / V_{s w}\right) I_{d e n}+g_{d s 0}\left(I_{d e n}\right)} . \tag{4.7}
\end{equation*}
$$

The gain-bandwidth product is then found by combining the above two expressions:

$$
\begin{equation*}
\left|A_{v}\right| \cdot B W=\frac{g_{m 0}\left(I_{d e n}\right)}{C_{L 0}} \frac{1}{1+V_{s w} g_{d s 0}\left(I_{d e n}\right) /\left(2 I_{d e n}\right)} \tag{4.8}
\end{equation*}
$$

Given $g_{d s 0}$ is negligibly small, the above expression reverts to the classic $g_{m} / C$ expression familiar to analog designers. However, one must note that $g_{m}$ is a function of current density - the implications of this point will be brought home in the following section.

### 4.3 Intuitive Insights from Method

The first useful insight of the proposed method is that it provides an intuitive picture of the dependence of gain-bandwidth product on current density. Figure 4-3 displays a gain-bandwidth plot for a 0.18 u NMOS device according to Equation 4.8. Each curve utilized a $g_{m 0}\left(I_{d e n}\right)$ curve and estimate of $C_{L 0}$ generated in Hspice from a SPICE model file for the 0.18 u CMOS process. The top curve assumes $g_{d s}=0$, while the bottom one includes its effect based on $g_{d s 0}\left(I_{d e n}\right)$ generated from Hspice. In either case, we see that gain-bandwidth product is increased as current density is increased, so that high current density is desirable in high speed applications.

The second useful insight of the proposed method is that it reveals that current density is not a free variable - it is determined by the gain and swing requirements of the amplifier as well as the $g_{m 0}\left(I_{d e n}\right)$ and $g_{d s 0}\left(I_{d e n}\right)$ characteristics of the device. Figure 4-4 displays a graphical interpretation of Equation 4.4 in setting the current density. Ignoring the influence of $g_{d s 0}\left(I_{d e n}\right)$, the current density is determined as the intersection of the $g_{m 0}\left(I_{d e n}\right)$ curve for the CMOS process with a straight line whose slope is $2\left|A_{v}\right| / V_{s w}$. As gain is increased relative to a given voltage swing, the line slope is increased and $I_{d e n}$ must be reduced. Combining this observation with Figure 4-3, we see that higher gains lead to reduced gain-bandwidth products.

Note that the impact of finite output conductance, $g_{d s 0}\left(I_{d e n}\right)$, is to add to the straight line whose slope is $2\left|A_{v}\right| / V_{s w}$, which leads to further reduction of the resulting current density setting. Therefore, finite output conductance degrades the achievable


Figure 4-3: Calculated Gain-Bandwidth product vs $I_{d e n}$.
gain-bandwidth product of the differential amplifier structure.

### 4.4 Results

The proposed procedure was used to design several differential amplifiers in a 0.18 u CMOS process (only NMOS devices were used) with varying gain values. The swing and power dissipation were held constant at $V_{s w}=1 \mathrm{~V}$ and $I_{b i a s}=2 \mathrm{~mA}$, respectively, and the bandwidth was calculated based on Equation 4.6. Table 4.1 displays a comparison of the calculated gain and bandwidth values to the Hspice simulation results. In the Hspice simulation, the amplifier has the same topology as shown in Figure 4-1 and is loaded by an identical amplifier stage whose output is set to a constant voltage in order to eliminate Miller effect on the capacitive load it presents.

| Target Gain | Calculated <br> BW (GHz) | Simulated <br> Gain | Simulated <br> BW (GHz) |
| :---: | :---: | :---: | :---: |
| 2.00 | 14.45 | 2.03 | 13.74 |
| 3.00 | 8.30 | 3.02 | 8.17 |
| 4.00 | 5.18 | 4.00 | 5.31 |
| 5.00 | 3.27 | 4.98 | 3.48 |
| 6.00 | 1.99 | 5.97 | 2.19 |

Table 4.1: Calculated vs simulated amplifier performance.
Table 4.1 reveals that the proposed design procedure is quite accurate with respect to achieving the desired gain for the amplifier. The calculated versus simulated


Figure 4-4: Current density settings versus gain/swing.
bandwidth values are not as accurate, but are still within $\pm 10 \%$ of each other. The discrepancy in bandwidth is likely due to the fact that the capacitive load is not strictly a linear function of $W$ as assumed in Equation 4.5.

### 4.5 Application to SCL Digital Circuits

It is interesting to note that high speed digital structures also make use of such differential amplifier structures. Figure 4-5 illustrates a high speed SCL latch and a NAND/AND gate. The differential amplifiers embedded in such structures are turned on or off based on other differential pairs below them. When turned on, their behavior corresponds to that of the basic differential amplifier structure.

We have found that the following heuristic design method works well for such circuit structures:

1. Use the proposed method to design the differential amplifier portion of the structure with given gain, swing, and bias current requirements. We have found that a choice of gain in the range of 1.25 to 1.75 works well (the swing and bias current values depend on the application). In the latch example of Figure 4-5 (a), this step yields sizes for $M_{0}$ and $M_{1}$.
2. Choose identical sizes for transistors that feed off the same diff pair as the differential amplifier above. In the latch example, this would lead to $M_{2}$ and $M_{3}$ having the same sizes as $M_{0}$ and $M_{1}$.
3. Choose sizes that are roughly $20 \%$ larger for the transistors that feed the above differential pairs. In the latch example, the widths of $M_{4}$ and $M_{5}$ would then


Figure 4-5: Digital high speed circuits.
be set to be $20 \%$ higher than the widths of $M_{0}$ and $M_{1}$ ( $L$ should be minimum in all cases). Note that this progressive scaling technique is commonly applied in digital design (see page 298 of [21]) - the value of $20 \%$ is not necessarily optimal but has worked well for us in practice.

### 4.6 Summary

This chapter presented a simple numerical technique to design high speed differential amplifiers with resistor loads without relying on square law assumptions for the CMOS devices. By combining hand analysis with SPICE generated data, intuition of such issues as gain-bandwidth product properties is achieved while still obtaining highly accurate design calculations. Calculations from the method were compared to Hspice simulations, and reveal that the formulations are highly accurate with respect to achieving desired gain, and reasonably accurate for bandwidth estimation. A heuristic extension of the method can be applied to high speed SCL logic gates and latches. The next chapter will discuss the circuit design issues related to each system component.

## Chapter 5

## Circuit Design of Systems Blocks

This section of the thesis is intended to highlight important design details for each of the critical system blocks. The limit amplifier design will be presented first since the design of the peak detector, integrator and control logic depend on the final limit amplifier design. Next, the peak detector and integrator design will be presented. Finally, the feedback control logic and output buffer will be briefly discussed. Full cell schematics and additional characterization details for each cell can be found in Appendix B.

### 5.1 High Speed Limit Amplifier

The main amplifier is not the main focus of this thesis, rather it is the system to be compensated. It is necessary to implement the limit amplifier to demonstrate the performance of the proposed offset compensation technique. There are numerous ways to implement the amplifier structure. As explained in Chapter 1, the selected topology is a limit amplifier composed of a cascade of resistively loaded differential amplifiers as shown in Figure 5-1. Following are the design specifications for the limit amplifier:


Figure 5-1: High-Speed, Multi-Stage Limit Amplifier

- Total Gain: $>100(>40 d B)$
- Total Bandwidth (3dB): $>6 G H z$
- RMS Jitter: $<1 p S$
- Output Swing: 1V

A key question to ask is how are these design constraints determined, specifically, the gain, output swing and bandwidth? The total gain of the limit amplifier is based on the difference between the TIA output amplitude and the clock and data recovery (CDR) input amplitude requirements. The output swing is determined by a combination of the CDR input requirements and its influence on bandwidth and power dissipation. The total bandwidth is set according to the data rate to minimize inter-symbol interference (ISI). The gain per stage is set to balance the trade-off between maximizing the bandwidth and power efficiency and maximizing the input sensitivity. The number of stages is calculated by simply dividing the total gain by the gain per stage. Once the number of stages has been determined, the required bandwidth per stage can then be calculated. Therefore, the gain, output voltage swing and bandwidth are based on trade-offs between signal conditioning, power dissipation and input SNR requirements. Chapter 4 presented the design methodology for determining the appropriate biasing, transistor widths and resistance once the gain, swing and bandwidth are determined.

### 5.1.1 Determining Optimal Number of Stages

The total gain, bandwidth and output swing for the limit amplifier are fixed and the number of stages must be designed to meet the above specifications. How do we determine the optimal number of stages, or gain per stage? Also, how does the optimal number of stages required to maximize bandwidth compare to the optimal number of stages required to minimize power dissipation or to minimize the input referred noise (i.e. maximize the input sensitivity)? The following discussion will address these issues.

## Optimal Number of Stages for Maximum Bandwidth

Following the derivation in Chapter 8 of [20], we can determine the optimal gain per stage, or conversely the optimal number of stages, of the limit amplifier to maximize bandwidth for a given total amplifier gain. As before, if we model each stage of the limit amplifier by a gain and a single pole, the model for the limit amplifier is:

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\left(\frac{A_{v}}{1+w_{1} / w_{o}}\right)^{n} \tag{5.1}
\end{equation*}
$$

$A_{v}$ is the gain/stage, $w_{1}$ is the overall bandwidth of the limit amplifier, $w_{o}$ is the bandwidth of each stage and n is the number of stages. If we solve for $w_{1}$ we can see that as the number of stages, $n$, increases, the bandwidth decreases much slower than the gain increases:

$$
\begin{equation*}
w_{1}=w_{o} \sqrt{2^{1 / n}-1} \tag{5.2}
\end{equation*}
$$

This means that we can increase the gain-bandwidth product as the number of stages increases, to a limit. If the total gain of the limit amplifier is $G$ then the gain per stage is $A_{v}=G^{1 / n}$. After a significant amount of algebra (refer to Appendix D), the optimal gain per stage to maximize the total bandwidth for a specified total gain is found to be:

$$
\begin{equation*}
G^{1 / n}=e^{1 / 2} \tag{5.3}
\end{equation*}
$$

Therefore, the optimal gain per stage, neglecting the impact on power dissipation, implementation size and noise, is approximately 1.65.

The following discussion is based on the analysis presented in [22]. The total limit amplifier bandwidth, normalized to $w_{t}=A w_{o}$, is plotted as solid lines in Figure 5-2 versus n for total gains, G , of 10,100 and 1000 . The total normalized bandwidths are also plotted versus n for gain per stage, $A_{v}$, of 1.65 (the optimum), 2 and 3 as dashed lines. The intersection of two lines corresponds to a possible design point. The line corresponding to a gain of $A=1.65$ per stage intersects each of the solid lines at its peak, indicating maximum achievable bandwidth. This agrees with our previous analysis. Each of the solid curves for total normalized bandwidth are quite shallow at their maximum, especially for large total gains. From a designers perspective, this is desirable because it provides flexibility in the design. A gain per stage slightly different from the optimal value can be used with minimal impact on total bandwidth. The advantage is an extra degree of freedom in determining the number of stages.


Figure 5-2: Number of Stages vs Total Bandwidth: Normalized Total Bandwidth vs Number of Stages for $G^{1 / n}=A=1.65,2.0$ and 3.0 and Total Gains, G, of 10, 100 and 1000

## Optimal Number of Stages for Minimum Power Dissipation

Power dissipation is an important consideration that must considered in the design. If the power dissipation of the final design is too high then the design will not be practical. As mentioned in the previous section, as $n$ increases to the number required to maximize bandwidth, the total gain-bandwidth product also increases. This occurs because the total gain increases faster than the bandwidth decreases. As n continues to increase past the optimum, the gain-bandwidth product decreases. Therefore, for a fixed total gain and bandwidth, the power per stage should also decrease faster than the total power increases as $n$ increases to the optimum. After $n$ exceeds the optimum, the power per stage continues to decrease but the total power starts to increase. Intuitively, there should be some number of stages that provides the minimum power dissipation.

Making use of the design methodology presented in Chapter 4, a Matlab script was generated that returns the transistor width, resistance and bias current required for a specified bandwidth. The script can be found in Appendix E. Using this information, the total power dissipation for the limit amplifier is plotted in Figure 53 as the dashed lines versus the n for a total gain, G , of 100 and bandwidths of $2,4,6,8$ and 10 GHz . The points at the minimum of each line corresponds to the number of stages required to achieve minimum power dissipation for each bandwidth. Point A, which lies at the minimum power for a bandwidth per stage of 8 GHz , corresponds to 9 amplifier stages, or a gain per stage of 1.65. Therefore, the number of stages required for maximum bandwidth determined in Figure 5-2 equals the number of stages required for minimum power dissipation. Moving to the minimum of a lower dashed lines results in a lower total bandwidth, but minimum power dissipation for the resulting bandwidth. The simulated results generated with the script match the intuition presented above. This analysis demonstrates the powerful result that it is possible to simultaneously achieve maximum total bandwidth and minimal total power dissipation for a specified total gain and bandwidth.

## Optimal Number of Stages to Minimize Total Noise

The input sensitivity of the limit amplifier is limited by the total input referred noise from the amplifier. If the input referred noise is too large then the input SNR decreases. Similar to the analysis performed above, we can analyze the impact on the number of stages, or the gain per stage, on the input sensitivity. Figure $5-4 \mathrm{a}$ shows a single limit amplifier stage. Figure 5-4b displays the half-circuit for each limit amplifier stage with the noise sources for each of the devices included. The current noise source for the resistor thermal noise is:

$$
\begin{equation*}
\overline{i_{n, r}^{2}}=4 K T \frac{1}{R} \Delta f \tag{5.4}
\end{equation*}
$$

where K is Boltzmann's constant ( $K=1.38 \times 10^{-} 23 \mathrm{~J} / \mathrm{K}$ ), R is the resistance value and $\Delta f$ is the bandwidth of interest. Both of the input devices, M1 and M2, and


Figure 5-3: Total Power Dissipation of Limit Amplifier for a Total Gain of 100 and Bandwidths/Stage from 2-10GHz
the tail current source, M3, have flicker noise, thermal noise and gate noise. The cross-over frequency, $f_{c}$, is defined as the frequency where the flicker noise and the thermal noise of the transistor are equal and depends on process and circuit variables. Since $f_{c}$ is on the order of 10 's of MHz and the limit amplifier is broadband, with a bandwidth of 10 GHz , we can ignore flicker noise to first order. Gate noise is a high frequency, narrow-band noise phenomenon that can also be ignored to first order. Therefore, in the half-circuit model the channel induced drain noise current for M1 and M3 can be expressed as:

$$
\begin{align*}
& \overline{i_{n d, M 1}^{2}}=4 K T \gamma g_{d o, M 1} \Delta f  \tag{5.5}\\
& \overline{i_{n d, M 3}^{2}}=4 K T \gamma g_{d o, M 3} \Delta f \tag{5.6}
\end{align*}
$$

In the above equations, $\gamma$ is the the excess noise factor, which is a process dependent, and is roughly $2-3$ in short channel devices. $g_{d o}$ is the output conductance of the transistors at a zero $V_{d s}$. Input referring all of these noise sources to a voltage noise source, as shown in Figure 5-4c, yields:

$$
\begin{equation*}
\overline{v_{i n}^{2}}=\frac{4 K T}{g_{m, M 1}^{2}} \cdot\left[\frac{1}{R}+\gamma g_{d o, M 1}+0.5 \cdot \gamma g_{d o, M 3}\right] \Delta f \tag{5.7}
\end{equation*}
$$

Finally, to determine the total input referred noise voltage of the limit amplifier, refer each of the individual input referred noise sources in each stage to the input of


Figure 5-4: (a) Full Resistive-Loaded Differential Amplifier (b) Half-Circuit with Noise Sources Added (c) Half-Circuit with Noise Source Referred to Input
the limit amplifier. Each noise source will simply be inversely scaled by the gain of the preceding stages. Therefore, the total input referred noise voltage of the limit amplifier is:

$$
\begin{equation*}
\overline{v_{i n, t o t}^{2}}=\sum_{i=1}^{n} \frac{1}{A^{(i-1)}} \cdot \overline{v_{i n, i}^{2}} \tag{5.8}
\end{equation*}
$$

where n is the number of stages and A is gain per stage. To understand how the number of stages in the limit amplifier impacts the total noise, we need to make a few assumptions. First, we can assume that the tail current source adds negligible to the total input referred noise. Next, if we assume that $g_{m}=\alpha g_{d o}$, where $\alpha$ is a scaling factor, then we can simplify Equation 5.7 to:

$$
\begin{align*}
\overline{v_{i n}^{2}} & \approx \frac{4 K T}{g_{m, M 1}^{2}} \cdot\left[\frac{1}{R}+\gamma g_{d o, M 1}\right] \Delta f  \tag{5.9}\\
& =\frac{4 K T}{g_{m, M 1}^{2}} \cdot\left[\frac{1}{R}+\frac{\gamma}{\alpha} g_{m, M 1}\right] \Delta f  \tag{5.10}\\
& =\frac{4 K T}{g_{m, M 1}} \cdot\left[\frac{1}{A_{v}}+\frac{\gamma}{\alpha}\right] \Delta f  \tag{5.11}\\
& =\frac{4 K T R}{A_{v}} \cdot\left[\frac{1}{A_{v}}+\frac{\gamma}{\alpha}\right] \Delta f \tag{5.12}
\end{align*}
$$

To be conservative, we assume that the excess noise factor $\gamma=3$ and that $\alpha=0.5$.

Finally, using the amplifier script in Appendix E, the total input referred voltage noise is plotted versus n for 3 different amplifier stage bandwidths and a total gain of 100 in Figure 5-5. The lines marked with diamonds are the total input referred noise voltage of the limit amplifier. The lines without the diamonds are the total input referred noise voltage due only to the input devices of each amplifier stage. It is evident that the channel noise of the input devices dominates the total noise and that the total input referred noise increases nearly linearly with the number of stages. Interestingly, the total noise spectral density decreases as the bandwidth of the limit amplifier increases. This is expected since, for a fixed gain, the current density increases as the bandwidth requirement increases. As the current density increases the resistance decreases and the transistor transconductance increases to maintain a constant $g_{m} R_{o}$ product. However, the improved noise performance is achieved at the expense of higher power dissipation. This trade-off between noise and power dissipation is well documented [13, 23, 1]. From Equation 5.10 the total noise is inversely proportional to $g_{m}$, to first order, so it will decrease as the bandwidth increases. Therefore, to minimize the total noise, and maximize the input SNR, it is desirable to minimize the total number of stages in the limit amplifier.


Figure 5-5: Total Input Referred Voltage Noise Versus Number of Amplifier Stages for a Fixed Total Gain

Finally, we can translate the noise performance to input sensitivity. The input sensitivity can be determined using the following expression[4]:

$$
\begin{equation*}
V_{i n, \min }=12 \cdot \overline{v_{i n, t o t}} \sqrt{B W} \tag{5.13}
\end{equation*}
$$

where BW is the total bandwidth of the limit amplifier. The minimum input voltage
is plotted in Figure 5-6 for the same conditions as in Figure 5-5.


Figure 5-6: Minimum Input Voltage Versus Number of Amplifier Stages for a Fixed Total Gain

### 5.1.2 Bandwidth Extension Techniques

The analysis in the previous sections assumed that the amplifier stages could be modeled by a gain and single pole which provides a first-order response. However, there are several design techniques that can be used to provide a higher order response and, therefore, enhance the bandwidth of the amplifier. The most common technique for enhancing the bandwidth of resistively loaded, differential amplifiers is shunt peaking with inductors [20, 24]. However, a significant disadvantage of using inductors in integrated designs is their large area. For this reason, this design will not use inductors or shunt peaking.

A simple trick known as neutralization [20] utilizes negative capacitors to cancel the gate to drain capacitance, $C_{g d}$, as shown in Figure 5-7. Although not as effective as shunt peaking, neutralization can provide significant bandwidth enhancement while occupying much less die area. The neutralization capacitors, $C_{n}$, are connected in parallel with $C_{g d}$ between each input and output with a gain of -1 as shown in Figure 5-7a. When the input goes high the charge is supplied to $C_{g d}$ by $C_{n}$ rather than the driving stage effectively increasing the bandwidth of the limit amplifier. Similarly, when the input goes low the charge on $C_{g d}$ simply transfers to $C_{n}$ rather than discharging to ground.

A severe obstacle to using the neutralization technique is implementing the inverting buffers at each output. Recognizing that the differential outputs are $180^{\circ}$ out of phase, the neutralization capacitors can simply be connected between each input


Figure 5-7: Limit Amplifier Stage with Neutralization Capacitors
and the opposite output, as shown if Figure $5-7 \mathrm{~b}$. If $C_{n}$ is smaller than $C_{g d}$, there will be a residual Miller Effect. If $C_{n}$ is the same size as $C_{g d}$ the Miller effect will be eliminated. Following this train of thought, if $C_{n}$ is larger than $C_{g d}$ there will be a net negative capacitance, or an equivalent inductive effect over a narrow frequency band. Over a broad frequency range, the magnitude of the impedance of an inductor is proportional to frequency. However, the magnitude of the impedance of the negative capacitance is inversely proportional to frequency. The final size of $C_{n}$ was determined by inspecting eye diagrams of limit amplifier output.

Other bandwidth enhancement techniques such as inverse scaling of the limit amplifier stages were investigated but not employed in this design. Inverse scaling would have significantly increased the layout burden and the amplifier design was not the focus of this thesis.

### 5.1.3 Final Amplifier Design

To review the design goals, the limit amplifier is designed for a total gain of 40 dB , bandwidth of 6 GHz , output swing of 1 V and input sensitivity of 3 mV . Based on the analysis above, the final amplifier design was performed using the Matlab script included in Appendix E. The gain-bandwidth requirement of the limit amplifier tests the upper performance limits of this process. Therefore, the gain per stage was selected near the optimal number of stages to maximum the bandwidth for the desired gain. There is some flexibility in the choice of $n$ since the curves of total bandwidth versus number of stages in Figure 5-2 are very shallow. Considering the impact of large $n$ on power and noise, the amplifier was designed with 7 stages, rather than the optimum of 9 . The impact of this choice is a $1.2 \%$ reduction in total bandwidth and a $25 \%$ increase in power dissipation. However, the total input referred noise is reduced from approximately $6.9 n V / \sqrt{H z}$ to just under $2.5 n V / \sqrt{H z}$, resulting in an improvement in input sensitivity from 8.3 mV to 3.0 mV . To keep the power of the
chip manageable, the total power dissipation for the limit amplifier was limited to 100 mW , or 55.5 mA from a 1.8 V supply. This power budget translates to 7.9 mA bias current per stage with 7 amplifier stages. Based on the total gain goal and number of stages, each amplifier stage was designed for a gain of 2 . The output swing was set to 1V. Based on these design choices and the script in Appendix E, each limit amplifier stage has a bandwidth of 9.0 GHz , neglecting the enhancement techniques. The total bandwidth of the limit amplifier neglecting enhancement techniques is 2.9 GHz . With the neutralization technique described in Section 5.1.2 the final bandwidth is roughly 4.0 GHz , less than the desired bandwidth of 6.0 GHz .

The total bandwidth predicted by the linear model in Section 5.1.1 for a cascaded amplifier design may be a conservative estimate [24]. In the analysis for optimal gain per stage we assumed that each of the amplifier stages operates in the small-signal region. We also assumed that the bandwidth of each stage is related to a single time constant determined by the output resistance of the driving stage in parallel with the total capacitance at the output. However, the later amplifier cells experience a larger amplitude input than the first several stages, completely switching the bias current, and exhibit large-signal behavior. The large transconductance of the input devices of the later stages quickly switch the bias current and sharpen the edge rates of the signals. When the delayed current flows to the output it only has to charge the capacitance of the load resistor and input capacitance of the loading stage. The capacitance due to the input stage has effectively been eliminated and the speed is therefore determined by a single stage.

Ultimately, the performance of the limit amplifier must be judged by the quality of the opening of the eye diagram. Figure 5-8 exhibits Hspice eye diagrams at the output of the limit amplifier, loaded by the output buffer, for data rates of 5 Gbps and 10 Gbps and for input amplitudes of $2 \mathrm{mV}, 20 \mathrm{mV}$ and 200 mV (peak-to-peak). The 5Gbps eye diagrams exhibit almost no ISI and all three eyes are very open. The peak-to-peak jitter due to the offset compensation and ISI is less than 1.5 pS for all three eyes. The 10Gbps eye diagrams suffer from significant ISI and the eye for $V_{i n}=2 m V_{p p}$ exhibits closure. Due to the limited limit amplifier bandwidth, the outputs do not reach the minimum and maximum values for successive high-low bits that transition at the maximum transition rate. The peak-to-peak jitter due to the offset compensation and the limited bandwidth of the limit amplifier for the three eyes are $4.5 \mathrm{pS}, 3.5 \mathrm{ps}$ and 2.3 ps . All three eyes exhibit jitter which is greater than the goal of 2 ps .

### 5.2 Peak Detector

The peak detector topology, shown in Figure 5-9, and its operation was discussed in detail in Chapter 2. In this chapter we will review the basic operation of the peak detector and analyze the two most significant design issues for the peak detector. The first issue is that variations in the peak detector pole location directly impact the system dynamics. Techniques for minimizing this undesired effect are discussed. Also, the size of the peak detector input devices represents a trade-off between limit


Figure 5-8: Eye Diagrams for the Limit Amplifier at Data Rates of 5Gbps and 10Gbps and input amplitudes of $2 \mathrm{mV}, 20 \mathrm{mV}$ and 200 mV peak-to-peak
amplifier bandwidth and offset introduced by the peak detector input devices. This trade-off will be explored. We will also explore how the peak detector was designed to allow its bandwidth to be programmed.

As discussed in Chapter 2, when the input is high, the switch devices M3 and M4 are on and the peak detector behaves as a traditional peak detector (source follower). With the input high, the bandwidth of the peak detector can be expressed as:

$$
\begin{equation*}
f_{3 d B}=\frac{g_{m, M 1 / 2}}{2 \pi C_{L}} \tag{5.14}
\end{equation*}
$$

Alternately, when the input is low the switch devices are open and the output will retain its current value minus any droop. The amount of droop is determined by the off-state leakage of the switch devices, M3 and M4, rather than the bias current. In contrast to traditional peak detector designs, the bandwidth of the proposed peak detector (when then input is high) can be set independently from the droop (when the input is low).

In Chapter 3 we determined that the dominant open-loop pole of the offset compensation corresponded to the pole of the peak detector. To minimize variation in the system dynamics we would like to define the pole location to minimize its sensitivity to process and temperature variations. Biasing devices M1 and M2 in the peak detector in subthreshold causes $g_{m, M 1 / 2}$ to be a linear, rather than quadratic, function of the bias current and independent of device dimensions to first order. Therefore, variations in the bias current and physical device dimensions will have a minimal im-


Figure 5-9: Simplified Schematic of Fully Differential Peak Detector
pact on the dominant open-loop pole location. Additionally, it is trivial to reprogram the bandwidth for different system dynamics if the bandwidth is a linear function of the bias current.

The most significant design issue for the peak detector is the trade-off between the offset due to device mismatch, introduced by the peak detector input devices, and the limit amplifier bandwidth. As we know from the development in Appendix A, the total offset due to device mismatch is inversely proportional to the square-root of the peak detector input device gate area. Additionally, this offset will be directly referred to the output of the limit amplifier through a low-pass filter transfer function. However, the gate capacitance, and hence the loading on the limit amplifier output due to the peak detector input, increases linearly with the gate area of the input devices. The gate oxide density is approximately $8.5 \mathrm{fF} / \mu \mathrm{m}^{2}$ so large peak detector input devices can not be tolerated. To limit the impact on the limit amplifier bandwidth, the total gate capacitance of the peak detector input devices was limited to 10fF. This results in input device dimensions of $4.0 \mu \mathrm{~m} \times 0.35 \mu \mathrm{~m}$ (WxL).

One potential downside to biasing the input devices in subthreshold is that, by definition, they operate at low current densities (amps/width). For a desired bandwidth the peak detector must satisfy some $g_{m} / C$ ratio, which is linearly proportional to $I_{b i a s} / C$. Due to the upper bound placed on total gate capacitance of the input devices, the peak detector has a maximum achievable bandwidth. In this process, the current density for the peak detector must remain below $1 \mu A / \mu m$ to stay in subthreshold. Equivalently, the total bias current must be less than $4 \mu A$ since the width of the input devices is $4 \mu \mathrm{~m}$. With a load capacitance of 1 pF , the maximum bandwidth of the peak detector at room temperature is:

$$
\begin{equation*}
B W_{\max }=\frac{g_{m}}{2 \pi C_{L}}=\frac{q I_{\text {bias }}}{2 \pi C_{L} n K T} \approx 20 M H z \tag{5.15}
\end{equation*}
$$

where n is a fitting constant approximately equal to 1.5 and T is $294^{\circ} \mathrm{K}$. The band-
width was simulated using Hspice across process variations and a temperature range from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. The maximum bandwidth of the peak detector varies between 16.3 MHz (slow $/ 70^{\circ} \mathrm{C}$ ) and 19.5 MHz (fast $/ 0^{\circ} \mathrm{C}$ ) with values between 17.9 MHz and 18.4 MHz at $27^{\circ} \mathrm{C}$ across process variation. Peak detector bandwidths between 1.7 MHz and 17 MHz are required to achieve loop bandwidths between 1 MHz and 10 MHz so this design satisfies the design goals. In case the measured results dramatically differ from the simulated results, the peak detector bias current and load capacitance can be independently adjusted to compensate the design.

### 5.3 Integrator

There were several challenges with designing the integrator. Each of the issues will be discussed and the final integrator design, which addresses each of the issues, will be presented. Figure $5-10$ shows a typical implementation of a differential active integrator. The transfer function is:


Figure 5-10: Basic Differential RC Integrator

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{1}{R C} \cdot \frac{1}{s} \tag{5.16}
\end{equation*}
$$

and corresponds to a gain of $1 /(\mathrm{RC})$ cascaded with an ideal integrator. The undesirable characteristic of this design for integrated CMOS designs is that it presents a resistive load and can significantly attenuate the gain of the driving stage. Ideally, the integrator should have a purely capacitive input impedance. Therefore, the $g_{m} \mathrm{C}$ filter shown in Figure 5-11, which satisfies the input impedance requirement, was used as the integrator. Unfortunately, the filter's frequency response, shown here, does not match the desired response from Equation 5.16:

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{g_{m, M 1} \cdot\left(R_{o, M 1} \| R_{o, M 4}\right)}{1+\left(R_{o, M 1} \| R_{o, M 4}\right) \cdot C}=\frac{K_{2}}{1+s / p_{3}} \tag{5.17}
\end{equation*}
$$



Figure 5-11: Simplified Schematic of Differential $g_{m}$ C Integrator
where $R_{o, M 1}$ and $R_{o, M 4}$ are the output impedances of M1 and M4. Specifically, the $g_{m} C$ filter, as designed, has a finite DC gain:

$$
\begin{equation*}
\frac{V_{o u t}}{V_{\text {in }}}=g_{m, M 1} \cdot\left(R_{o, M 1} \| R_{o, M 4}\right)=K_{2} \tag{5.18}
\end{equation*}
$$

and a dominant low-frequency pole:

$$
\begin{equation*}
p_{3}=\frac{1}{\left(R_{o, M 1} \| R_{o, M 4}\right) \cdot C} \tag{5.19}
\end{equation*}
$$

Since the gain is proportional to the output resistance and the pole location is inversely proportional to the output resistance, the filter will approximate an ideal integrator for large output resistance. There are two main design techniques that can be used to increase the output resistance: cascode the output devices M1-M2 and M4-M5 and/or use long length devices. Unfortunately, it was not feasible to use cascoded devices in this design due to head-room issues. The gate lengths of M1-M2 and M4M5 were set to $1 \mu m$ to achieve the desired high output impedance. To determine if this restriction is an issue, we need to investigate the impact of the new design on the overall compensation performance.

To understand the impact of the non-ideal characteristics of the proposed implementation on the system operation, we will refer back to Chapter 3 where the linear system model was developed and compare the impact of the two integrator models on the system transfer function. First, expanding Equation 3.6 and solving for $V_{o u t} / V_{\text {in }}$ yields:

$$
\begin{align*}
G(s) & =\frac{A(s)}{1+A(s)}  \tag{5.20}\\
& =\frac{A_{v} K_{1} K_{2}}{s \cdot\left(1+s / p_{1}\right) \cdot\left(1+s / p_{2}\right)+A_{v} K_{1} K_{2}}  \tag{5.21}\\
\frac{V_{\text {out }}}{V_{\text {in }}}(s) & =G(s) \cdot\left(\frac{1+s / p_{2}}{K_{1}}\right)\left(\frac{s}{K_{2}}\right)  \tag{5.22}\\
& =\frac{A_{v} \cdot\left(1+s / p_{2}\right) \cdot s}{s \cdot\left(1+s / p_{1}\right) \cdot\left(1+s / p_{2}\right)+A_{v} K_{1} K_{2}}  \tag{5.23}\\
\frac{V_{\text {out }}}{V_{\text {in }}}(s=0) & =0 \tag{5.24}
\end{align*}
$$

For the ideal model we can see that the offset compensation drives the steady-state output-referred offset voltage to zero because of the infinite DC gain of the integrator. Alternatively, consider that in steady-state the input to the integrator, which corresponds to the output referred offset voltage, must be equal to zero. If the input to the integrator were non-zero then the integrator output would ramp and the system would not be in steady state.

Now, consider substituting the model for the proposed integrator into Equation 5.20 and solve for $V_{o u t} / V_{i n}$ :

$$
\begin{align*}
G(s) & =\frac{A_{v} K_{1} K_{2}}{\left(\left(1+s / p_{1}\right) \cdot\left(1+s / p_{2}\right) \cdot\left(1+s / p_{3}\right)+A_{v} K_{1} K_{2}\right.}  \tag{5.25}\\
\frac{V_{\text {out }}}{V_{\text {in }}}(s) & =G(s) \cdot\left(\frac{1+s / p_{2}}{K_{1}}\right)\left(\frac{1+s / p_{3}}{K_{2}}\right)  \tag{5.26}\\
& =\frac{A_{v} \cdot\left(1+s / p_{2}\right) \cdot\left(1+s / p_{3}\right)}{\left(1+s / p_{1}\right) \cdot\left(1+s / p_{2}\right) \cdot\left(1+s / p_{3}\right)+A_{v} K_{1} K_{2}}  \tag{5.27}\\
\frac{V_{\text {out }}}{V_{\text {in }}}(s=0) & \approx \frac{1}{K_{1} K_{2}} \tag{5.28}
\end{align*}
$$

As expected, the proposed integrator causes a non-zero steady-state output referred offset voltage that is inversely proportional to the DC gain of the feedback path. To minimize the steady-state error (i.e. output referred offset voltage) we need to maximize the DC gain of the feedback path, $K_{1} K_{2}$. Since the gain of the peak detector, $K_{1}$, is roughly unity, the gain of the feedback path is dominated by the
integrator gain term, $K_{2}$.
The impact of the finite DC gain can also be seen if we plug Equation 5.28 into our system model and inspect the Bode plot of the open-loop parameter $\mathrm{A}(\mathrm{s})$ in Figure 5-12. The additional pole in the integrator transfer function changes the low frequency characteristics of $\mathrm{A}(\mathrm{s})$, as explained above, and forces us to lower the open loop gain to ensure stability. The impact of the new pole, $p_{3}$, and the finite DC gain on stability can be seen more clearly if we create a Root Locus plot of the new G(s) term in Equation 5.26. The root locus has the same shape as the root locus plot shown in Figure 3-6 located in Section 3.2. However, the loop gain where $p_{1, \text { closed-loop }}$ and $p_{2, \text { closed-loop }}$ cross into the right-half plane is reduced by approximately the magnitude of $p_{3}$, the pole location in the modified integrator transfer function. Therefore, there is a tradeoff between system stability and the magnitude of the residual offset.


Figure 5-12: Bode Plot of Modified Open-Loop Parameter A(s)

Another issue in the design of the integrator cells relates to the overall system implementation. In Chapter 2 we determined that multiple control loops are required to account for the outputs of the limit amplifiers saturating. Also, to keep the dynamics of each of the control loops equal, both the loop gain and bandwidth of all loops must be equal. The loop bandwidth is determined by the peak detectors, which are identical in all loops. However, there are different numbers of limit amplifier stages in each control loop resulting in different gains in each of the control loops. To keep the total loop gains equal, the integrator gain, $K_{2}$, must be different for each loop. The easiest way to implement the gain variation is to create $2^{n-1}$ unit integrator cells, where n is the number of taps (or the number of stages in the limit amplifier in this case), and select the required number depending on which control loop is active. Since there are 7 stages in the limit amplifier, the integrator was designed as an array of 64 identical unit integrator cells with a single common load capacitance. The outputs
are connected through pass-gates to control which integrators are active as shown in Figure 5-13. By superposition, the transfer function of $n$ integrators in parallel is:


Figure 5-13: Schematic showing how integrator array is configured

$$
\begin{align*}
\frac{V_{o u t}}{V_{\text {in }}} & =\frac{\left.n g_{m, M 1} \cdot \frac{\left(R_{o u t}, M 1 \| R_{o u t}, M 4\right.}{}\right)}{n}  \tag{5.29}\\
& \left.=\frac{g_{m, M 1} \cdot\left(R_{\text {out }, M 1} \| R_{\text {out }, M 4}\right)}{1+\left(R_{o u t, M 1} \| R_{o u t}, M 4\right.}\right) \cdot \frac{C}{n} \tag{5.30}
\end{align*}
$$

The DC gain of the integrator versus n is:

$$
\begin{align*}
\frac{V_{o u t}}{V_{\text {in }}} & =n \cdot g_{m, M 1} \cdot \frac{\left(R_{o, M 1} \| R_{o, M 4}\right)}{n}  \tag{5.31}\\
& =g_{m, M 1} \cdot\left(R_{o, M 1} \| R_{o, M 4}\right)  \tag{5.32}\\
& =K_{2} \tag{5.33}
\end{align*}
$$

and the dominant low-frequency pole becomes:

$$
\begin{equation*}
p_{3}=\frac{n}{\left(R_{o, M 1} \| R_{o, M 4}\right) \cdot C} \tag{5.34}
\end{equation*}
$$

This is demonstrated in Figure 5-14. As n increases, the DC gain remains constant, the dominant pole frequency increases and the effective integrator gain, or gain in the frequency range when the integrator acts as an ideal integrator, increases. Therefore, although the DC gain remains constant, the effective integrator gain is scaled linearly by the number of active integrator cells, as desired. A DC gain of 40 dB was achieved by using long length devices (length $=1 \mu m$ ) and, as will be shown in Section 6 , this is large enough gain to achieve acceptably low residual output referred offset voltage.


Figure 5-14: Bode Plot of integrator demonstrate how transfer function varies with n , the number of parallel integrator cells

The final two issues for the integrator design are the biasing and common-mode feedback (CMFB) implementation. Since the integrator was implemented as an array of 64 unit integrator cells, it was important to keep the biasing and, more importantly, the CMFB circuitry compact. It is especially important to keep the CMFB circuitry compact because it is repeated in each unit integrator cell. The design of both the integrator biasing network and CMFB are discussed here.

There are two typical CMFB implementations in CMOS processes. The first design requires extremely large sensing resistors to extract the output common-mode level to prevent the CMFB circuitry from loading the output of the integrator and degrading the gain and bandwidth. A simplified schematic of this approach is shown in Figure $5-15$ a. The second design uses a differential amplifier cell to extract the output common-mode level. The CMFB amplifier can be comparable in size to the unit integrator cell. A schematic for this approach is shown in Figure 5-15b. Neither of these CMFB approaches were acceptable because they consumed too much area.

The solution was to use the CMFB scheme shown in Figure 5-16. The the desired common-mode level is applied to the gate of M4R and device M4 ( a and b) form the feedback control loop in each integrator cell [1]. The output common-mode level is defined as $\left(V_{\text {out }+}+V_{\text {out }-}\right) / 2$ in Figure $5-16$. If the output common-mode level is at the desired level then $I_{c m}=2 I_{1}$, assuming that the biasing stage and the integrator


Figure 5-15: (a) CMFB with Resistive Output Common-Mode Level Sensing, (b) CMFB Using Differential Amplifier to Sense Output Common-Mode Level
cell have a $1: 1$ sizing ratio. However, if the output common-mode level increases, $V_{G S, M 4}$ will increase causing $I_{c m}$ to increase. $I_{1}$, the drain current of M6 and M7, will increase forcing $V_{D S, M 6 / 7}$ to increase. The output common-mode level is then lowered back to the desired value. If the output common-mode level decreases, the operation is similar whereby $I_{c m}$ and $I_{1}$ both decrease forcing $V_{D S, M 6 / 7}$ to decrease. The output common-mode level will then increase to the desired value. The circuit is ideal because it operates as intended and consumes negligible die area.


Figure 5-16: Simplified Schematic of Integrator Showing Biasing and CMFB
Figure 5-16 also shows the replica biasing, composed of transistors M1R-M4R and M6, used in the integrator. The design is based on [25]. The replica biasing stage is common to all integrator cells.

### 5.4 Output Buffer

The output buffer is subject to most of the same constraints as the limit amplifier. However, the output buffer must also satisfy fairly harsh output drive requirements dictated by the package parasitics and the medium that the output buffer is driving into. Luckily, the output buffer does not have to provide appreciable gain. The gain per stage only needs to be large enough to guarantee that the total output buffer gain remains greater than unity over all process, voltage and temperature corners. The model for the output bond pad, bond wire inductor package capacitance is shown in Figure 5-17. The pad capacitance, due to both the bond pad and ESD, was extracted with StarRC and found to be approximately 185fF. Based in the chip size and available packages, the bond wire inductance was assumed to be 2 nH and the package capacitance was conservatively assumed to be 500 fF . Finally, the transmission line at the output was assumed to be $50 \Omega$.


Figure 5-17: Differential Package Model Showing the Bond Pad and Package Capacitance and the Bond Wire Inductance

To drive the large load in the package model, the output buffer was designed as a cascade of 3 stages. Each successive stage has twice the output drive as the preceding stage, resulting in a total scaling of 8 [26]. Following the same design methodology used for the limit amplifier, each of the 3 stages was designed with a gain of 1.3 , output swing of 750 mV and bandwidth per stage of 12.5 GHz . To avoid laying out 3 different high-speed amplifier stages a different approach was used. Instead of using 3 scaled stages the output drive scaling was achieved by cascading parallel configurations of a single output buffer to achieve the correct drive scaling. The conceptual schematic is shown in Figure 5-18. The final power dissipation of the output buffer is 225 mW , or 125 mA from a 1.8 V supply, and the bias current per buffer cell is 17.9 mA . The effective total bandwidth of the output buffer is 6.4 GHz . Neutralization was used on the first two stages to increase the bandwidth to approximately 8.5 GHz .

As with the limit amplifier, the best judge of the output buffer performance is an eye diagram. Eye diagrams of the output buffer output generated with Hspice, driving the package model, are shown in Figure $5-19$ for 5 Gbps and 10 Gbps data. Both eye diagrams are satisfactory, although the 10 Gbps output visibly has more ISI.


Figure 5-18: Final Output Buffer Design

The measured jitter for the two data rates due to ISI alone are $800 f S_{p-p}$, or 280 fS RMS, for the 5 Gbps data and $1.0 p S_{p-p}$, or 350 fS RMS, for the 10 Gbps data.


Figure 5-19: Eye Diagram at Output of Output Buffer (a) 5Gbps, (b) 10Gbps

### 5.5 Comparator and Logic

Comparators fall into one of two classes, clocked or unclocked, with each type having its associated strengths and weaknesses. There are several factors to consider when designing a comparator:

- Implementation complexity
- Robustness
- Power dissipation
- Speed

Each of these issues will be addressed in the design of the comparator in the feedback windowing circuitry.

The most significant advantages of clocked comparators is their inherent robustness to noise and high input sensitivity. These advantages occur because the comparison is done in a discrete-time fashion and the decision circuitry is reset prior to each comparison. In Figure 5-20, when the clk signal goes high the decision circuitry is reset to prepare for the comparison phase on the falling clock edge. The gates of M3 and M6-M8 are pulled high, cutting off current flow through the output stage and forcing $V_{O}+$ and $V_{O}-$ low. Nodes A and B, at the drains of M9 and M10, see a high impedance path through M7 and M8. Therefore, any charge stored at this node can not be discharged, but M11 ensures that this charge is evenly distributed between the two nodes. When the clock goes low, $M 7-M 8$ turn on and M3, M6 and M11 turn off. M1 and M2 sense the input signal and mirror a current to the output stage through the PMOS current mirrors to charge nodes A and B accordingly. The decision circuitry is composed of the cross-coupled NMOS devices, $M 4-M 5$, and PMOS devices, $M 9-M 10$. The positive feedback of the cross-coupled devices forces the outputs to be either high or low. Since the latches are reset between each decision phase, the output does not have to over-drive the positive feedback when the input changes sign. As a result, the design can be very low power. One undesirable aspect of this design is that it requires a clock signal. One of the design goals for the offset compensation was to avoid clock signals so this design was undesirable.


Figure 5-20: Typical Implementation of Clocked Comparator
Consider the simplified schematic of the continuous time comparator in Figure 521. The input stage is identical to the clocked comparator case in that it mirrors a current proportional to the input voltage through the PMOS current source devices to the output. This is where the similarities end. The mirrored current feeds diode connected NMOS devices M3 and M4. In turn, M3 and M4 generate an input voltage
for M5 and M6, the input devices to the decision circuitry. The significant difference from the clocked implementation is that the decision circuitry does not have separate sample/reset and decision phases. As a result, M5 and M6 must over drive the crosscoupled PMOS devices M7 and M8 if the output is to change sign. If the comparator is designed for low power operation, $M 7-M 8$ must be made small so that $M 5-M 6$ can over drive their positive feedback. The problem with this approach is that the circuit will become vulnerable to noise from the rest of the system. To improve the robustness of the circuit, the power must be increased to ensure that $M 7-M 8$ will reliably latch and that $M 5-M 6$ can over drive the positive feedback. Therefore, there is a trade-off between power and robustness. Finally, the final comparator design has a differential to full-swing converter in the output stage so that it can drive the windowing control logic.


Figure 5-21: Implementation of Comparator in Windowing Block

The comparator was designed for minimum power dissipation while guaranteeing greater than 20 mV of hysteresis over all process and temperature corners. The final power dissipation for each comparator is $165 \mu \mathrm{~W}$ with a 1.8 V supply. Additionally, the comparator operates up to a maximum frequency of 80 MHz over all process and temperature corners. This performance is much greater than the targeted 10 MHz bandwidth for the feedback loop. Table 5.1 summarizes the simulated hysteresis for the critical process and temperature corners.

| Process |  |  |
| :---: | :---: | :---: |
| Corner | Temperature | Hysteresis |
| Slow | $70^{\circ} \mathrm{C}$ | 19 mV |
| Typical | $25^{\circ} \mathrm{C}$ | 36 mV |
| Fast | $0^{\circ} \mathrm{C}$ | 43 mV |

Table 5.1: Simulated Hysteresis vs Process and Temperature Corner

### 5.6 ESD

Refer to Appendix B for the discussion of the ESD circuitry.

### 5.7 Summary

The design details of each of the system blocks was presented in this chapter. In the limit amplifier analysis we investigated the impact of the number of stages on total bandwidth, power dissipation and input sensitivity. It was shown that for a chain of resistively loaded, differential amplifiers it is possible to simultaneously achieve maximum bandwidth and minimum power dissipation for a given total gain and bandwidth. The final design parameters for the limit amplifier were determined based on the trade-off between bandwidth, power dissipation and input sensitivity. The peak detector was biased in subthreshold to allow for bandwidth adjustment and the impact of mismatch in the peak detector was explored. The integrator was implemented as a $g_{m} C$ filter with a high DC gain and low-frequency dominant pole. The impact of the non-ideal transfer function on the system performance was determined to be acceptable. The gain of each loop is adjusted by using the appropriate number of parallel integrator base cells. Finally, the details of the output buffer, which parallel limit amplifier discussion, were presented. The next chapter will discuss behavioral and SPICE simulation results.

## Chapter 6

## Results

The linear modeling analysis presented in Chapter 3 is useful for evaluating stability issues of an individual control loop. However, we made several simplifying assumptions that allowed us to develop analytic expression to describe the system behavior. We now need to validate these assumptions with both behavioral and SPICE simulations of the entire system. We will explore the effect of non-idealities in the modeling of each of the system blocks such as the nonlinear transfer function of the limit amplifier and the modeling of the peak detector as a gain and simple pole. Also, we will explore the impact of multiple control loops and how transitioning between them affects the overall system response.

### 6.1 CppSim Modeling and Simulation Results

Performing behavioral simulations with CppSim allows the designer to quickly gain intuition about system issues and to iterate the design at a fast pace. CppSim is not intended as a replacement for SPICE simulations. Rather, CppSim is an enhancement to the tool set. Performing simulations as compiled C++ programs enhances the user's ability to design innovative solutions by dramatically shortening the design cycle. Specifics about working with CppSim can be found in the CppSim Manual, located at http://www-mtl.mit.edu/perrottgroup/tools.html.

The following sections describe how each of the system components were modeled in CppSim. The code for each block can be found in Appendix C. Following the modeling discussion, CppSim simulation results are presented.

### 6.1.1 Limit Amplifier

In Section 3.2 the limit amplifier was simply modeled as a gain and a single pole to enable us to get intuition about basic system issues. In reality there are several non-idealities that limit the accuracy of this basic model that should be accounted for in the behavioral model. First, the limit amplifier generally does not have a perfectly linear relationship between the input and the output. In fact, as shown in Figure 6-1, the transfer function can be modeled by a 3rd order polynomial over most of the
input range. Outside of the valid input range the transfer function can be modeled by a simple limiting action. In other words, the output will be constant for inputs larger than some input amplitude determined by the limit amplifier output swing, gain and linearity.


Figure 6-1: 3rd Order Polynomial Fit to Limit Amplifier Transfer Function Measured in Hspice

The approximation of modeling the frequency response of the amplifier with a single pole is valid and provides excellent results. Additional modifications to the model can be made to account for bandwidth extension techniques.

### 6.1.2 Peak Detector

The linear model that was developed for the peak detector simply consisted of a gain and single pole, similar to the model for the limit amplifier. As discussed in Section 2, the peak detector has asymmetric large signal tracking behavior due to the difference between the pull-up and pull-down ability of the source follower. However, based on the system modeling we know that the bandwidth of the peak detector, which roughly corresponds to the loop bandwidth, is much lower than the data rate. The peak detector simply filters the high-frequency components of the limit amplifier output and extracts the DC component and the large signal changes in the limit amplifier output are rejected by the peak detector. Changes in the instantaneous DC component of each limit amplifier output are small in amplitude and occur at a rate determined by the loop bandwidth. Therefore modeling the peak detector as a simple low-pass filter is accurate for this specific system.

### 6.1.3 Integrator

The integrator model needs to account for the non-ideal, low-pass transfer function of the design discussed in Section 5. The model for the integrator is a simple low-pass
filter and is very similar to the model for the peak detector.

### 6.1.4 Control Logic

Specifics of the models for each of the CppSim modules can be found in Appendix C.

### 6.2 CppSim Simulation Results

The two metrics that we are interested in measuring with CppSim are compensation settling time and output jitter versus loop bandwidth. In CppSim, simulations were performed with the loop bandwidth ranging from 1 MHz to 10 MHz , a data rate of 5 Gbps and input amplitude of $5 m V_{p-p}$. The system settling time can be measured from the settling of the control voltage and the output jitter can be measured from an eye diagram of the differential output signals. Figure 6-2 shows three plots of the control voltage that correspond to loop bandwidths of (A) 1 MHz , (B) 5 MHz and (C) 10 MHz . Approximate settling times for the 3 cases are $1 \mu S, 200 \mathrm{nS}$ and 100 nS , respectively. All three designs meet the settling time goal of $1 \mu S$ and agree well with the behavior predicted by the linear modeling in Chapter 3. Figure 6-3 exhibits corresponding eye diagrams for the same 3 loop bandwidths. The impact of the bandwidth on the output jitter is readily apparent. Interestingly, the measured peak-to-peak jitter for the three bandwidths are $1 \mathrm{pS}, 5 \mathrm{pS}$ and 10 pS .

To meet the specified jitter target of the design there is a maximum loop bandwidth for a given data rate. There is also a lower bound on settling time, based on the jitter performance, which is dependent on the data rate. The dominant cause of jitter in these simulations is the data dependence of the compensation control voltage. As explained in Chapter 2, the data dependence is caused by the droop at the output of the peak detector, which is proportional to the symbol period of the data. Therefore, higher data rates result in lower absolute jitter. However, most jitter specifications are relative and are expressed as a percentage of the minimum symbol period. Since both the absolute jitter and the minimum symbol period decrease as the data rate increase, the minimum settling for a given design should remain roughly constant for a given relative jitter goal, independent of data rate.

### 6.3 Hspice Simulation Results

This section will discuss the Hspice simulation results and compare them to the CppSim simulation results. The circuit design details were discussed in Chapter 5. Similar to the CppSim simulations, the SPICE design was simulated with the loop bandwidth ranging from 1 MHz to 10 MHz , a data rate of 5 Gbps and input amplitude of $5 m V_{p-p}$. Figure 6-4 shows three plots of the control voltage that correspond to loop bandwidths of (A) $1 \mathrm{MHz},(\mathrm{B}) 5 \mathrm{MHz}$ and (C) 10 MHz . Approximate settling times for the 3 cases are $800 \mathrm{~ns}, 400 \mathrm{nS}$ and 200 nS , respectively. The settling time performance for the three cases are in good agreement with the CppSim results. Figure 6-5 exhibits corresponding eye diagrams for the same 3 loop bandwidths. Both the shape of the


Figure 6-2: Control voltage of offset compensation loop during compensation from CppSim: (A) 1 MHz bandwidth, (B) 5 MHz bandwidth, (C) 10 MHz Bandwidth
eye and the jitter behavior are in excellent agreement with the CppSim result. The close match is due to the modeling of the non-linearities of the limit amplifier.

### 6.4 Summary

The simulations results presented show that the offset compensation loop operates as intended. More extensive simulation result will be conducted to verify the full set of design specifications. Noise simulations, extracted simulations with StarRC and Monte Carlo simulations. Additionally, the trade-off between loop bandwidth and output jitter will be characterized in Hspice and compared to the results from CppSim. Finally, the Hspice results will be compared to measure results from packaged parts.


Figure 6-3: Eye diagram of limit amplifier output after compensation from CppSim


Figure 6-4: Control voltage of offset compensation loop during compensation from Hspice: (A) 1 MHz bandwidth, (B) 5 MHz bandwidth, (C) 10 MHz Bandwidth


Figure 6-5: Eye diagram of limit amplifier output after compensation from Hspice

## Chapter 7

## Layout

In this chapter key layout details that impact the performance of the forward amplifier path and the offset compensation are discussed. Since both the forward data path and the feedback compensation path are differential, inevitable mismatches between the devices in the two paths will add offset to the loop. Mismatches in the forward path will be compensated for by the feedback loop, but offset introduced by the feedback path will be simply low pass filtered and appear directly at the output. The layout of the limit amplifier cells is optimized for high-speed operation at the expense of matching issues. Techniques such as common-centroid layout and the addition of dummy devices must be used in the feedback cells in addition to sizing and biasing devices for acceptable matching. The layout for cells in the feedback path will be discussed in the context of matching and the layout of the limit amplifier will be discussed in the context of achieving maximum bandwidth and an acceptable level of matching.

### 7.1 Peak Detector

As mentioned in Chapter 5, the input devices of the peak detector are sized to achieve an acceptable trade-off between matching of the devices in the differential paths and the impact on the limit amplifier bandwidth. To enhance the matching between the two input devices in the peak detector, a common centroid layout and dummy devices were used as shown in Figure 7-1. The maximum bandwidth of the peak detector is less than 20 MHz so the added capacitance from the dummy devices could be tolerated. Additionally, a guard-ring completely surrounds the peak detector and isolates the sensitive input devices from substrate noise. Finally, no metal interconnect overlaps the sensitive poly gates of the input devices.

### 7.2 Integrator

Similar to the peak detector, offset between the differential input devices of the integrator are directly referred to the output through a low-pass filter transfer function. Therefore, the devices were laid out with dummy loading devices to either side, as


Figure 7-1: Detail of Peak Detector Cell Showing Common-Centroid Layout and Dummy Devices
shown in the top of Figure 7-2. The tail current-source devices are located at the bottom of the cell and arranged as an array of parallel gates with dummy loading devices on either end. The interconnect for biasing and data signals are located in the center and form buses that connect adjacent cells in the array. Also similar to the layout for the peak detector, substrate guard-rings surround all sensitive circuitry. The top level layout of the integrator cell, an array of 64 integrator base cells, is shown in Figure 7-3.

### 7.3 High Speed Limit Amplifier

Unlike the peak detector and integrator layouts where matching was the biggest concern, the focus in the layout of the limit amplifier, Figure 7-4, is to minimize parasitic capacitance. To this end, the aspect ratio of the limit amplifier cell, or the ratio between the width and height of the cell, is quite small to minimize the length of the interconnect. To balance the impact of the RC time-constant of the interconnect and the coupling capacitance to ground, the signal lines are $2 \mu \mathrm{~m}$ wide. Also, to minimize the coupling capacitance between the differential signal lines, a ground shield is place between the lines and all interconnect lines are separated by $3 \mu m$. Also, no dummy stripes or devices were used.

Due to the large bias currents in the limit amplifier, required by the input transistors for high-speed operation, special care was used in sizing all of the metal interconnect. The tail current source device, located at the bottom of the cell, is large to achieve a low over-drive with the large bias current levels. Substrate taps are located to either side of the bias current device to ensure that the local substrate remains


Figure 7-2: Layout of Base Integrator Cell


Figure 7-3: Layout of Integrator Array
grounded.
The complete limit amplifier layout, shown in Figure 7-5, consists of 7 base cells in parallel sharing a common power and ground bus. The total signal path length in the limit amplifier is less than $200 \mu m$ and the resulting bandwidth is greater than 50 GHz .

### 7.4 Output Buffer

The layout concerns for the output buffer are similar to those in the limit amplifier, but perhaps more severe. The current levels in the output buffer are approximately three times larger than in the limit amplifier so the current carrying metal lines are exceptionally large. Also, since the tail current source is proportionally larger than


Figure 7-4: Layout of Limit Amplifier Stage


Figure 7-5: Layout of Limit Amplifier Top Level
the tail-current device in the limit amplifier cell, additional substrate taps must be placed at its center. The output buffer layout is shown in Figure 7-6.

### 7.5 Top Level

The top level layout view is shown in Figure 7-8. The final die size, after shrink, is just over $1 \mathrm{~mm} \times 1 \mathrm{~mm}$. The system component cells were laid out to minimize interconnect length, to ensure that there is sufficient power and ground bussing to all cells and to satisfy the strict density rules for poly, composite and each of the metal layers.

Both the limit amplifier and the output buffer are located close to bond pads, in the center of the left side and bottom, respectively, to minimize the on-chip interconnect length. Also, the interconnect between the bond pads and the limit amplifier and output buffer cells is laid out symmetrically (i.e. the two differential paths are the same length and have the same bends).


Figure 7-6: Layout of Output Buffer Stage


Figure 7-7: Layout of Output Buffer Top Level

### 7.6 Summary

In this chapter the critical layout issues for each of the cells was discussed. Matching issues are paramount for both the peak detector and integrator cells so commoncentroid layout configurations and dummy loading devices were used. However, speed is the critical issue in the limit amplifier over matching. The layout of the limit amplifier cells is symmetric to improve matching between the differential paths but the layout is optimized to minimize diffusion and interconnect capacitances. The layout of the output buffer parallels the layout of the limit amplifier. The individual cells were arranged in the top-level layout to minimize interconnect length and to spatially isolate the high-speed blocks from the sensitive feedback cells.


Figure 7-8: Layout of Chip Top Level

## Chapter 8

## Conclusions and Future Work

The design of a low power, fully integrated, fast offset compensation system for highspeed data-links was described in this thesis. The system meets all of the performance goals of total compensation time, output jitter and residual offset voltage. The key enabling system component, the peak detector, allows this design to achieve similar jitter and residual offset performance to current compensation techniques while achieving superior settling time performance. Additionally, the design eliminates the need for expensive off-chip components, which is attractive in the drive to reduce component count and system costs.

The initial system architecture and performance were proven in CppSim, a fast and accurate behavioral simulator, and verified in SPICE. The system was implemented in National Semiconductor's $0.18 \mu \mathrm{~m}$ CMOS9 process and is currently in the process of fabrication. Measured results will be compared to simulated results when parts are available.

### 8.1 Contributions

The key contribution of this thesis is the introduction of a new offset compensation implementation for CMOS limit amplifier that significantly reduces the dependence of output jitter on loop bandwidth, or settling time. In all current offset compensation designs that we are aware of the output jitter is proportional to the loop bandwidth. As a result, all of these systems suffer from long compensation time to meet strict jitter specifications. By taking advantage of the symmetry of the limit amplifier design, a novel peak detector design was developed that allows the designed system to modify this relationship. Both the bandwidth and droop of traditional peak detectors are proportional to the bias current. However, only the bandwidth is dependent on the bias current in the proposed design. The droop is determined by NMOS off-state leakage current. The designed offset compensation loop achieves both fast settling time and low output jitter.

Additionally, a novel numerical design procedure was developed for high-speed, resistor loaded, differential, CMOS amplifiers. Extremely accurate designs are realized because inaccurate square-law models are replaced with simulated device character-
istics from SPICE. The design procedure was implemented in a Matlab script and is available from http://www-mtl.mit.edu/perrottgroup/tools.html.

### 8.2 Future Work

A possible enhancement to the proposed approach would allow us to further alleviate the trade-off between settling time and jitter. We want to achieve very fast settling time but also have low output jitter. The compensation time of the system is proportional to the loop bandwidth. However, even with the proposed design there is a trade-off between settling time and output jitter - faster settling times result in higher jitter. We could slightly modify the existing design so that the loop bandwidth adapts based on the required operation. The loop bandwidth could be increased to provide fast settling performance during initial compensation and then decreased to provide low jitter performance during steady-state operation. This could be accomplished simply by controlling the peak detector bias current and would provide further performance enhancements.

A possible extension of the work completed in this thesis is to investigate the application of the proposed peak detector to AGCs. AGCs are prevalent in bipolar processes but see limited application in CMOS designs because it is difficult to perform the amplitude detection. Current CMOS AGC designs use complex peak detector circuitry in the gain control loop. The proposed design offers a simple alternate means of performing the peak detection.

The system described in this thesis was specifically designed to be used in wireline applications with NRZ data. However, the issue of offset compensation is not restricted to broadband systems. Offset is also a significant issue in direct conversion wireless systems and it would be interesting to investigate the application of this compensation technique to direct conversion receiver designs.

A full characterization of the relationship between the loop bandwidth and the resulting jitter performance was not completed in this thesis. However, the circuitry required to adjust the loop bandwidth, and the required loop gain, were included in the system design. When final packaged parts are available, this analysis will be performed and measured results will be compared to the simulated results.

## Appendix A

## Derivation of Input Referred Offset Voltage

Following are the derivations for offset voltage assuming both square-law operation and velocity saturation. As will be shown, the results have similar forms. In fact, the results are only different by a fixed scale factor and, as expected, the result assuming velocity saturation is dependent on L through the $V_{T H}$ term. In reality, the offset voltage will be somewhere in between these two results. For the following discussion refer to Figure A-1.


Figure A-1: Implementation of Each Stage in Limit Amplifier
In order to quantify the offset voltage as a function of circuit parameters, consider, as mentioned in Chapter 1, mismatches in the transistor physical dimensions, where $(W / L)_{1}=W / L$ and $(W / L)_{2}=W / L+\Delta(W / L)$, transistor threshold voltages, where $V_{T H 1}=V_{T H}$ and $V_{T H 2}=V_{T H}+\Delta V_{T H}$, and the load resistor values, where $R_{1}=R$ and $R_{2}=R+\Delta R$. In order for $V_{\text {out }}=0, I_{1} R_{1}=I_{2} R_{2}$, which means $I_{1} \neq I_{2}$, since $R_{1} \neq R_{2}[1]$. Similar to the previous parameterizations, $I_{1}=I$ and $I_{2}=I+\Delta I$.

## A.0.1 Square-Law Operation

Following is the development assuming square-law operation. We can quantify the currents in $M_{1}$ and $M_{2}$ as:

$$
\begin{equation*}
I_{1}=\frac{\mu_{n} C_{o x}}{2} \cdot \frac{W}{L} \cdot\left(V_{G S}-V_{T H}\right)^{2} \tag{A.1}
\end{equation*}
$$

Solving for $V_{G S}$ :

$$
\begin{equation*}
V_{G S}=\sqrt{\frac{2 I}{\mu_{n} C_{o x}\left(\frac{W}{L}\right)}}+V_{T H} \tag{A.2}
\end{equation*}
$$

With $V_{o s, \text { in }}=V_{G S 1}-V_{G S 2}$, substituting for the appropriate parameters yields:

$$
\begin{align*}
V_{o s, i n} & =\sqrt{\frac{2 I_{1}}{\mu_{n} C_{o x}\left(\frac{W}{L}\right)_{1}}}+V_{T H 1}-\sqrt{\frac{2 I_{2}}{\mu_{n} C_{o x}\left(\frac{W}{L}\right)_{2}}}-V_{T H 2}  \tag{A.3}\\
& =\sqrt{\frac{2}{\mu_{n} C_{o x}}} \cdot\left[\sqrt{\frac{I}{(W / L)}}-\sqrt{\frac{I+\Delta I}{(W / L)+\Delta(W / L)}}\right]  \tag{A.4}\\
& =\sqrt{\frac{2}{\mu_{n} C_{o x}}} \cdot \sqrt{\frac{I}{(W / L)}} \cdot\left[1-\sqrt{\frac{1+\left(\frac{\Delta I}{I}\right)}{1+\frac{\Delta(W / L)}{(W / L)}}}\right] \tag{A.5}
\end{align*}
$$

To recast the above expression in terms of the transistor and resistor physical parameters, we need to solve for $\Delta I / I$ in terms of $\Delta R / R$. From before, $R_{1}=R$, $R_{2}=R+\Delta R, I_{1}=I$ and $I_{2}=I+\Delta I$. To satisfy the condition that $V_{o u t}=0$, $I_{1} R_{1}=I_{2} R_{2}$ :

$$
\begin{align*}
I R & =(R+\Delta R) \cdot(I+\Delta I)  \tag{A.6}\\
& =I R+\Delta I R+I \Delta R+\Delta I \Delta R  \tag{A.7}\\
& \approx I R+\Delta I R+I \Delta R \tag{A.8}
\end{align*}
$$

After solving for $\Delta I / I$, assuming that the product of two small quantities approaches
zero and recognizing that $\frac{2 I}{\mu_{n} C_{o x}(W / L)}=\left(V_{G S}-V_{T H}\right)^{2}$, the following equation results:

$$
\begin{equation*}
V_{o s, i n}=\frac{\left(V_{G S}-V_{T H}\right)}{2} \cdot\left[\frac{\Delta(W / L)}{(W / L)}+\frac{\Delta R}{R}\right]-\Delta V_{T H} \tag{A.9}
\end{equation*}
$$

Finally, recognizing that offset voltage is a statistical value, similar to noise, we can square each side of the last equation to find the standard deviation of the input referred offset voltage.

$$
\begin{equation*}
V_{o s, i n}^{2}=\left(\frac{V_{G S}-V_{T H}}{2}\right)^{2} \cdot\left\{\left[\frac{\Delta(W / L)}{(W / L)}\right]^{2}+\left[\frac{\Delta R}{R}\right]^{2}\right\}+\Delta V_{T H}^{2} \tag{A.10}
\end{equation*}
$$

## A.0.2 Velocity Saturation

Following is the development assuming velocity saturation. We can quantify the currents in $M_{1}$ and $M_{2}$ as:

$$
\begin{align*}
I_{1} & =\frac{\mu_{n} C_{o x}}{2} \cdot \frac{W}{L} \cdot\left(V_{G S}-V_{T H}\right) \cdot V_{D S A T}  \tag{A.11}\\
& =\frac{\mu_{n} C_{o x}}{2} \cdot \frac{W}{L} \cdot\left(V_{G S}-V_{T H}\right) \cdot L E_{S A T} \tag{A.12}
\end{align*}
$$

Solving for $V_{G S}$ :

$$
V_{G S}=\frac{2}{\mu_{n} C_{o x} E_{S A T}} \cdot\left(\frac{I}{W}\right)+V_{T H}
$$

With $V_{o s, i n}=V_{G S 1}-V_{G S 2}$, substituting for the appropriate parameters yields:

$$
\begin{align*}
V_{o s, i n} & =\frac{2}{\mu_{n} C_{o x} E_{S A T}} \cdot\left(\frac{I_{1}}{W_{1}}\right)+V_{T H 1}-\frac{2}{\mu_{n} C_{o x} E_{S A T}} \cdot\left(\frac{I_{2}}{W_{2}}\right)+V_{T H 2}  \tag{A.13}\\
& =\frac{2}{\mu_{n} C_{o x} E_{S A T}} \cdot\left(\frac{I}{W}-\frac{I+\Delta I}{W+\Delta W}\right)-\Delta V_{T H}  \tag{A.14}\\
& =\frac{2 I}{\mu_{n} C_{o x} E_{S A T} W} \cdot\left(1-\frac{1+\frac{\Delta I}{I}}{1+\frac{\Delta W}{W}}\right)-\Delta V_{T H} \tag{A.15}
\end{align*}
$$

To recast the above expression in terms of the transistor and resistor physical parameters, we need to solve for $\Delta I / I$ in terms of $\Delta R / R$. From before, $R_{1}=R$, $R_{2}=R+\Delta R, I_{1}=I$ and $I_{2}=I+\Delta I$. To satisfy the condition that $V_{\text {out }}=0$, $I_{1} R_{1}=I_{2} R_{2}:$

$$
\begin{align*}
I R & =(R+\Delta R) \cdot(I+\Delta I)  \tag{A.16}\\
& =I R+\Delta I R+I \Delta R+\Delta I \Delta R  \tag{A.17}\\
& \approx I R+\Delta I R+I \Delta R \tag{A.18}
\end{align*}
$$

After solving for $\Delta I / I$, assuming that the product of two small quantities approaches zero and recognizing that $\frac{2 I}{\mu_{n} C_{o x} E_{S A T} W}=\left(V_{G S}-V_{T H}\right)$, the following equation results:

$$
\begin{equation*}
V_{o s, i n}=\left(V_{G S}-V_{T H}\right) \cdot\left[\frac{\Delta W}{W}+\frac{\Delta R}{R}\right]-\Delta V_{T H} \tag{A.19}
\end{equation*}
$$

Finally, recognizing that offset voltage is a statistical value, similar to noise, we can square each side of the last equation to find the standard deviation of the input referred offset voltage.

$$
\begin{equation*}
V_{o s, i n}^{2}=\left(V_{G S}-V_{T H}\right)^{2} \cdot\left[\left(\frac{\Delta W}{W}\right)^{2}+\left(\frac{\Delta R}{R}\right)^{2}\right]+\Delta V_{T H}^{2} \tag{A.20}
\end{equation*}
$$

## Appendix B

## Circuit Design Details

## B. 1 ESD Design

It is essential to add ESD protection to all pins that interact with the outside world. Static charge during the manufacturing, packaging and testing of the parts can destroy sensitive circuitry at the outputs of the chip if ESD is not added. However, the ESD circuitry adds capacitance that is directly proportional to the level of protection it provides. Therefore, there is a direct conflict between high-speed operation and the necessary ESD protection.

To achieve the greatest flexibility in the chip design, custom ESD cells were created. A simplified schematic of the basic ESD structure used is shown in Figure B-1. The ESD protection essentially forms a high-pass filter with a very high cut-off frequency formed by the gate resistance and the capacitances at the drain of the NMOS device. The transfer function can be approximated by:


Figure B-1: Simplified schematic of ESD circuitry used on all pads

$$
\begin{equation*}
Z_{i n}(s)=\frac{1}{s C_{g d}} \cdot\left[\frac{1+R_{g}\left(C_{g d}+C_{g s}\right) s}{1+g_{m} R_{g}+R_{g} C_{g d} s}\right] \simeq \frac{1}{s C_{g d}} \tag{B.1}
\end{equation*}
$$

The level of ESD protection is controlled primarily by the device width, W. The
gate resistance, Rg , has limited impact based on analytical analysis and Hspice simulations. As a rough rule of thumb, the structure provides 10 V of protection per $\mu \mathrm{m}$ of gate width. Additionally, the gate resistance should be sized somewhere between $300 \Omega$ and $1 k \Omega$ to achieve the desired level of protection. The small series resistor at the drain of NMOS is used in lieu of an unsilicided region and acts as a current limiter to protect the NMOS device. Data signals are not affected by the ESD circuitry, other than by the added capacitive load. Since ESD events are characterized by very short pulses of charge injection most of the energy in the pulse is at very high frequencies and will be filtered by the ESD circuitry.

We can tolerate a significant amount of additional capacitance from the ESD structures on all of the programming pins, the bias pins and the supply pins. Therefore, the ESD for the control pins, bias pins and the supply pins was designed for 1 kV of protection. The total gate widths for these structures is $100 \mu m$ and $R_{g}$ was set to $750 \Omega$ based on Hspice simulations and $R_{s m a l l}$ is just $20 \Omega$. The total capacitive load due to the ESD and bond pad was extracted using StarRC is 198fF. Specialized, low capacitance ESD structures are required on both the RF input pads and the RF output pads. The ESD for the RF I/O pads was designed for 200 V of protection. The total gate widths for these structures is $40 \mu m, R_{g}$ is $750 \Omega$ and $R_{s m a l l}$ is $20 \Omega$. The bond pads measure $75 \mu \mathrm{~m} \times 75 \mu \mathrm{~m}$ and are constructed of metal layers 3,4 and 5. The total capacitive load due to ESD and the bond pad on the RF I/O's was also extracted using StarRC and is just 185fF. The final pad and ESD layouts for the two levels of protection are shown in Figure B-2.


Figure B-2: Layouts for the two pads with ESD structures

## Appendix C

## CppSim Code

## C. 1 Limit Amplifier Code

The CppSim code to implement the limit amplifier is shown below. The transfer function for the amplifier is separated into several stages. The two amplifier class definitions, amp1 and amp2, are used to implement the non-linear transfer function and limiting action. To model the amplifier stages without the neutralization capacitors, filt 1 and filt 2 are used to model the bandwidth of the amplifier stages. Alternately, filt3-filt6 are used to model the amplifier frequency characteristics with the neutralization capacitors. The two differential paths of each stage of the limit amplifier are implemented as a cascade of each of these classes.

```
module: amp1
parameters: double off double gain double min double max
inputs: double a double b
outputs: double y double z
classes:
    Amp amp1("off/2+gain*a+A1*a^2+A2*a^3","off,gain,min,max,A1,A2",off,
    gain,min,max 0.6,-3.3);
    Amp amp2("-off/2+gain*b+B1*b^2+B2*b^3","off,gain,min,max,B1,B2",off,
        gain,min,max 0.6,-3.3);
    Filter filt1("1","1 + 1/(2*pi*fp)*s","fp,Ts,Min,Max",10e9,Ts,min,max);
    Filter filt2("1","1 + 1/(2*pi*fp)*s","fp,Ts,Min,Max",10e9,Ts,min,max);
    Filter filt3("1 + 1/(2*pi*fz)*s","1","fz,Ts",100e9,Ts);
    Filter filt4("1 + 1/(2*pi*fz)*s","1","fz,Ts",100e9,Ts);
    Filter filt5("1","1 + 1/(2*pi*fp)*s + 1/(fp*fz*(2*pi)^2)*s^2","fp,fz,
    Ts,Min,Max",10e9,60e9,Ts,min,max);
    Filter filt6("1","1 + 1/(2*pi*fp)*s + 1/(fp*fz*(2*pi) ^2)*s`2","fp,fz,
    Ts,Min,Max",10e9,60e9,Ts,min,max);
static_variables:
init:
code:
```

```
amp1.inp(a);
amp2.inp(b);
filt3.inp(amp1.out);
filt4.inp(amp2.out);
filt5.inp(filt3.out);
filt6.inp(filt4.out);
y = filt5.out;
z = filt6.out;
```


## C. 2 Peak Detector Code

The CppSim code used to implement the peak detector is shown below. Initially, the code modeled the peak detector as a low pass filter when the input was high and as a constant droop when the input was low. However, the final code models the peak detector as a simple low-pass filter with unity gain. The entire peak detector operation is performed by the filt1 and filt2 class definitions.

```
module: peakdetect
parameters: double fp
inputs: double in double inb
outputs: double out double outb
static_variables:
classes:
Filter filt1("K","1 + 1/(2*pi*fp)*s","K,fp,Ts",1,fp,Ts);
Filter filt2("K","1 + 1/(2*pi*fp)*s","K,fp,Ts",1,fp,Ts);
init:
    out = 0.0;
    outb = 0.0;
code:
    filt1.inp(in);
    out = filt1.out;
    filt2.inp(inb);
    outb = filt2.out;
```


## C. 3 Integrator Code

Similar to the CppSim code for the peak detector, the integrator CppSim code is omitted because it merely implements a low-pass filter with a gain term and closely resembles the peak detector code.

## Appendix D

## Optimal Gain/Stage for Maximum Bandwidth



Figure D-1: High-Speed, Multi-Stage Limit Amplifier

## D.0.1 Determining Optimal Number of Stages

Following the derivation in Chapter 8 of [20], we can determine the optimal gain per stage, or conversely, the optimal number of stages, of the limit amplifier to maximize bandwidth for a given total amplifier gain. As before, if we model each stage of the limit amplifier by a gain and a single pole, the model for the limit amplifier is:

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\left(\frac{A}{1+w_{1} / w_{o}}\right)^{n} \tag{D.1}
\end{equation*}
$$

where A is the gain/stage, $w_{1}$ is the overall bandwidth of the limit amplifier, $w_{o}$ is the bandwidth of each stage and $n$ is the number of stages. The overall 3dB bandwidth of the amplifier is:

$$
\begin{align*}
\left|\frac{V_{\text {out }}}{V_{\text {in }}}\right| & =\left|\frac{A}{1+s / p_{o}}\right|^{n}=\frac{A^{n}}{\sqrt{2}}  \tag{D.2}\\
& =\left(\frac{A}{\sqrt{1+\left(w_{1} / w_{o}\right)^{2}}}\right)^{n}=\frac{A^{n}}{\sqrt{2}} \tag{D.3}
\end{align*}
$$

If we solve for $w_{1}$ we can see that as the number of stages, n , increases the bandwidth decreases much slower than the gain increases:

$$
\begin{align*}
\left(1+\left(w_{1} / w_{o}\right)^{2}\right)^{n} & =2  \tag{D.4}\\
w_{1} & =w_{o} \sqrt{2^{1 / n}-1} \tag{D.5}
\end{align*}
$$

This means that we can increase the gain-bandwidth product as the number of stages increases, to a limit. To determine what this limit is, let's assume that to first order each individual stage has a constant gain-bandwidth product of:

$$
\begin{equation*}
A w_{o}=w_{t} \Rightarrow w_{o}=\frac{w_{t}}{A} \tag{D.6}
\end{equation*}
$$

Substituting Equation D. 6 into Equation D. 5 yields the following result:

$$
\begin{equation*}
w_{1}=\frac{w_{t}}{A} \sqrt{2^{1 / n}-1} \tag{D.7}
\end{equation*}
$$

If we want to achieve a total gain G with n stages, where $A=G^{1 / n}$, then Equation D. 7 becomes:

$$
\begin{equation*}
w_{1}=\frac{w_{t}}{G^{1 / n}} \sqrt{2^{1 / n}-1} \tag{D.8}
\end{equation*}
$$

To determine the optimal gain per stage, recognize that:

$$
\begin{equation*}
2^{1 / n}=\exp \left(\frac{1}{n} \ln 2\right) \tag{D.9}
\end{equation*}
$$

which, for large n , can be rewritten as:

$$
\begin{equation*}
\exp \left(\frac{1}{n} \ln 2\right)=1+\frac{1}{n} \ln 2 \tag{D.10}
\end{equation*}
$$

Substituting Equation D. 10 into Equation D. 8 and simplifying terms yields:

$$
\begin{equation*}
w_{1}=\frac{w_{t}}{G^{1 / n}} \sqrt{\frac{1}{n} \ln 2} \tag{D.11}
\end{equation*}
$$

$$
\begin{align*}
& \approx \frac{w_{t}}{G^{1 / n}} \frac{\sqrt{\ln 2}}{\sqrt{n}}  \tag{D.12}\\
\frac{1}{w_{1}} & =\frac{G^{1 / n}}{w_{t}} \frac{\sqrt{n}}{\sqrt{\ln 2}}  \tag{D.13}\\
& =\sqrt{n} \cdot G^{1 / n}\left(\frac{1}{w_{t} \sqrt{\ln 2}}\right) \tag{D.14}
\end{align*}
$$

Finally, determine the number of stages, $n$, to achieve the maximum total bandwidth for a total gain by taking the derivative of Equation D.14, and setting the result equal to zero to find the minimum.

$$
\begin{align*}
\frac{d}{d n} & =\left(\sqrt{n} G^{1 / n}\right)=0  \tag{D.15}\\
\ln \left(G^{1 / n}\right) & =\frac{1}{2} \Rightarrow G^{1 / n}=e^{1 / 2} \tag{D.16}
\end{align*}
$$

Therefore, the optimal gain per stage, for maximum bandwidth, is approximately 1.65.

## Appendix E

## Matlab Amplifier Script

Following are two Matlab scripts based on the design methodology presented in Chapter 4. The first version of the script accepts output voltage swing (Vsw), gain (Av), desired bandwidth (BW), scaling ratio of loading stage to driving stage (scale) and process and temperature corner (corner) as input arguments and returns device width (W), resistance (R) and bias current (I) for the design. The second version of the script accepts output voltage swing, gain, desired power dissipation, scaling ratio of loading stage to driving stage and process and temperature corner as input arguments and returns device width (W), resistance (R) and 3dB bandwidth (F) for the resulting design.

## E. 1 Script for Fixed Bandwidth

This is the Matlab script for calculating transistor width, load resistance and amplifier bias current for a given output voltage swing, gain and bandwidth.

```
% Script for generating device size and biasing for resistively
% loaded differential pair with National Semiconductor CMOS9
% 0.18um process. Inputs are output voltage swing (Vsw), DC
% gain (Av), power (Ibias), scaling factor (Scale) which represents
% the ratio of widths for the loading stage and the stage under test,
% model corner and the simulation characterization file name (file).
% Script returns the input pair width (assuming l=0.18um), bias current,
% load resistance (RlE), bandwidth (FbwoE) and calculated gain (AvoeE).
%
% Format for specifying corner: <model corner><temp>
% choices: s-40, s25, s85, t-40, t25, t85, f-40, f25, f85
%
% [WnE,RlE,IbiasE]=diffampnscsBW(Vsw,Av,BW,Scale,corner)
% Alternatively...
% [WnE,RlE,IbiasE,FbwoE,VswoE,AvoE]=diffampnscBW(Vsw,Av,BW,Scale,corner)
```

function [WnE, RlE, IbiasE, FbwoE, VswoE, AvoE]=diffampnscBW(Vsw, Av, BW, Scale, corner)
\% Process constants: NSC CMOS9 0.18um $\%$ format is [t s f]

```
switch corner
```

    case 't-40'
        c = 1;
        file1 = 'spicefiles/test.sw4';
        file2 = 'spicefiles/test.ac4';
    case 't25'
        c = 1;
        file1 = 'spicefiles/test.sw5';
        file2 = 'spicefiles/test.ac5';
    case 't85'
        c = 1;
        file1 = 'spicefiles/test.sw6';
        file2 = 'spicefiles/test.ac6';
    case 's-40'
        c = 2;
        file1 = 'spicefiles/test.sw1';
        file2 = 'spicefiles/test.ac1';
    case 's25'
        c = 2;
        file1 = 'spicefiles/test.sw2';
        file2 = 'spicefiles/test.ac2';
    case 's85'
        c = 2;
        file1 = 'spicefiles/test.sw3';
        file2 = 'spicefiles/test.ac3';
    case 'f-40'
        \(c=3\);
        file1 = 'spicefiles/test.sw7';
        file2 = 'spicefiles/test.ac7';
    case 'f25'
        c = 3;
        file1 = 'spicefiles/test.sw8';
        file2 = 'spicefiles/test.ac8';
    case 'f85'
        c = 3;
        file1 = 'spicefiles/test.sw9';
        file2 = 'spicefiles/test.ac9';
    end;
\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\% \% Design variables - NEED TO UPDATE PROCESS \& CIRCUIT PARAMETERS \%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%rrrrr$\% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \%$

```
Hdin = 0.56e-6; % minimum s/d extension w/ sharing (m)
Hdout = 0.52e-6; % minimum s/d extension w/out sharing (m)
Rsh = 185; % sheet rho of pp-poly resistor (ohms/sq)
Lmin = 0.40e-6; % use minimum L devices (m)
CRp = 0.5*98.6e-6; % 1/2 of capacitance of np-poly (F/um^2)
Idenmax = 0.5e3;
MinSq = 5;
Cfix = 15e-15; % Assume fixed wiring cap. (F)
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
```

\% Empirical solution for device width - need to call Hspice $\%$ and extract typical gm/W value for the given Av and Vsw \% Alternately, load characterization file

```
%hspsim
x = loadsig(file1);
gmSIM = 1.1*evalsig(x,'lx7_m0'); % simulated gm
gdsSIM = evalsig(x,'lx8_m0');
IdSIM = evalsig(x,'i_m0');
wSIM = 2*evalsig(x,'w'); % width from char
y = loadsig(file2);
cgSIM = 2/1.1*evalsig(y,'lx18_m0');
cgdSIM = -2/1.1*evalsig(y,'lx19_m0'); % cgd for load device
cgsSIM = -2/1.1*evalsig(y,'lx20_m0'); % cgs for load device
% file is test.par
% load Hspice dc data
% simulated gds
% simulated Id
% load Hspice ac data
% cg for load device
cgbSIM = -2/1.1*evalsig(y,'lx21_m0'); % cgb for load device
cdbSIM = -2/1.1*evalsig(y,'lx22_m0'); % cdb for driving device
```

\% Determine the appropriate current density and
\% transconductance density from characterization
\% data based on desired gain and voltage swing.
$\mathrm{k}=$ length(wSIM);
while (gmSIM(k)/wSIM(k))>
$(2 * \operatorname{Av} / \operatorname{Vsw} *(\operatorname{IdSIM}(k) / \operatorname{wSIM}(k))+\operatorname{Av*gdsSIM}(k) / w S I M(k))$
$\mathrm{k}=\mathrm{k}-1$;
end;
$\operatorname{gmDen}=\operatorname{gmSIM}(k+1) / \operatorname{wSIM}(k+1) ; \quad \%$ empirical gm/w
$\operatorname{gdsDen}=\operatorname{gdsSIM}(k+1) / \mathrm{wSIM}(k+1)$;
iDen $=\operatorname{IdSIM}(k+1) / w S I M(k+1)$;
$\operatorname{cgDen}=\operatorname{cgSIM}(k+1) / \operatorname{wSIM}(k+1)$;
$\operatorname{cgdDen}=\operatorname{cgdSIM}(k+1) / \mathrm{wSIM}(k+1)$;
\% empirical gds/w
\% empirical gm/w
\% empirical gds/w
\% empirical ibias/w
\% empirical cg/w
\% empirical cgd/w

```
cgsDen = cgsSIM(k+1)/wSIM(k+1); % empirical cgs/w
cgbDen = cgbSIM(k+1)/wSIM(k+1); % empirical cgb/w
cdbDen = cdbSIM(k+1)/wSIM(k+1); % empirical cds/w
\% Determine the circuit parameters based on the process
\% characterization data, design specifications and the script
\% These equations are for inputs - Vsw, Av, Ibias
\(\mathrm{WnE}=0.28 \mathrm{e}-6\);
IbiasE \(=2 *\) iDen*WnE;
RlE = Vsw/IbiasE;
AvoE \(=\) gmDen*WnE*RlE/(1+gdsDen*WnE*RlE);
VswoE = IbiasE*RIE;
\%\% To ignore Miller effect use this calculation for load device
\(\%\) capacitance for some strange reason NSC models have \(\mathrm{Cg}=\mathrm{Cgs}+\mathrm{Cgb}\)
\%\% (no Cgd)
\%Cvar = WnE*(cdbDen+Scale*(cgsDen+cgbDen+cgdDen));
\(\% \%\) To account for Miller effect, use this calculation
Cvar \(=\) WnE* \((c d b D e n+S c a l e *(c g s D e n+c g b D e n+(1+A v o E) * c g d D e n)) ;\)
\% Need to guarantee that Nsq >= MinSq
\% This code calculates resistor size based on satisfying
\% minimum number of squares (Nsq) and current density
\% requirements based on design rule recommendations for
\% device matching.
\% Nsq = VswoE/(IbiasE*Rsh);
\% Width = 2e-6;
\% if ((Nsq >= MinSq) \&\&(IbiasE/Width <= Idenmax))
\% Length = Width*Nsq;
\% else if ((Nsq >= MinSq)\&\&(IbiasE/Width > Idenmax))
\% Width = IbiasE/Idenmax;
\% Length = Nsq*Width;
\% else if ((Nsq < MinSq) \&\&(IbiasE/Width <= Idenmax))
\(\% \quad\) Width \(=\operatorname{ceil}(\) MinSq/Nsq) \(22 e-6\);
\(\% \quad\) Length \(=\) Nsq*Width*ceil (MinSq/Nsq);
\% else if ((Nsq < MinSq) \&\&(IbiasE/Width > Idenmax))
\(\% \quad\) Width \(=\max (\) ceil (MinSq/Nsq)*2e-6, IbiasE/Idenmax);
\(\% \quad\) Length \(=\) Nsq*Width*ceil \((M i n S q / N s q)\);
\(\%\) end
\(\%\) end
\(\%\) end
\% end
```

```
% This code calculates resistor size based on satisfying
% current density rules only and optimizes the size for
% speed. The total area is kept larger than 10um`2.
Nsq = VswoE/(IbiasE*Rsh);
Width = max(2e-6,IbiasE/Idenmax);
Length = Nsq*Width;
if (Width*Length < 10e-12)
    ratio = sqrt(10e-12/Width/Length);
    Width = Width*ratio;
    Length = Length*ratio;
end
FbwoE = (2*pi*RlE/(1+gdsDen*WnE*RlE)*(Cfix+Cvar+CRp*Length*Width))^-1;
if (FbwoE<BW)
    while (FbwoE<BW)
        WnE = WnE+0.01e-6;
        IbiasE = 2*iDen*WnE;
        RlE = Vsw/IbiasE;
    AvoE = gmDen*WnE*RlE/(1+gdsDen*WnE*RlE);
    VswoE = IbiasE*RIE;
    %% To ignore Miller effect use this calculation for load
    %%device capacitance
    %% for some strange reason NSC models have Cg = Cgs+Cgb (no Cgd)
    %Cvar = WnE*(cdbDen+Scale*(cgsDen+cgbDen+cgdDen));
    %% To account for Miller effect, use this calculation
    Cvar = WnE*(cdbDen+Scale*(cgsDen+cgbDen+(1+AvoE)*cgdDen));
    Nsq = VswoE/(IbiasE*Rsh);
    Width = max(2e-6,IbiasE/Idenmax);
    Length = Nsq*Width;
    if (Width*Length < 10e-12)
            ratio = sqrt(10e-12/Width/Length);
            Width = Width*ratio;
            Length = Length*ratio;
    end
    FbwoE = (2*pi*RlE/(1+gdsDen*WnE*RlE)*
                (Cfix+Cvar+CRp*Length*Width)) --1;
    if WnE>700e-6
        FbwoE = 1e20;
        WnE = 0.01e-6;
    end;
end;
WnE = WnE-0.01e-6;
else
```

FbwoE = 1e20;
$\mathrm{WnE}=0.01 \mathrm{e}-6$;
end;

## E. 2 Script for Fixed Power Dissipation

This is the Matlab script for calculating transistor width, load resistance and amplifier bias current for a given output voltage swing, gain and power dissipation.

```
% Script for generating device size and biasing for resistively
% loaded differential pair with National Semiconductor CMOS9
% 0.18um process. Inputs are output voltage swing (Vsw), DC
% gain (Av), power (Ibias), scaling factor (Scale) which represents
% the ratio of widths for the loading stage and the stage under test,
% model corner and the simulation characterization file name (file).
% Script returns the input pair width (assuming l=0.18um), bias current,
% load resistance (RlE), bandwidth (FbwoE) and calculated gain (AvoeE).
%
% Format for specifying corner: <model corner><temp>
% choices: s-40, s25, s85, t-40, t25, t85, f-40, f25, f85
%
% [WnE,RlE,FbwoE,IbiasE]=diffampnscPWR(Vsw,Av,Ibias,Scale,corner)
% Alternatively...
% [WnE,RlE,FbwoE,IbiasE,VswoE,AvoE]=
% diffampnscPWR(Vsw,Av,Ibias,Scale,corner)
function [WnE,RlE,FbwoE,IbiasE,VswoE,AvoE]=
        diffampnscPWR(Vsw,Av,Ibias,Scale,corner)
% Process constants: NSC CMOS9 0.18um
% format is [t s f]
switch corner
```

```
case 't-40'
```

case 't-40'
c = 1;
c = 1;
file1 = 'spicefiles/test.sw4';
file1 = 'spicefiles/test.sw4';
file2 = 'spicefiles/test.ac4';
file2 = 'spicefiles/test.ac4';
case 't25'
case 't25'
c = 1;
c = 1;
file1 = 'spicefiles/test.sw5';
file1 = 'spicefiles/test.sw5';
file2 = 'spicefiles/test.ac5';
file2 = 'spicefiles/test.ac5';
case 't85'

```
    case 't85'
```

```
    c = 1;
    file1 = 'spicefiles/test.sw6';
    file2 = 'spicefiles/test.ac6';
    case 's-40'
    c = 2;
    file1 = 'spicefiles/test.sw1';
    file2 = 'spicefiles/test.ac1';
    case 's25'
    c = 2;
    file1 = 'spicefiles/test.sw2';
    file2 = 'spicefiles/test.ac2';
    case 's85'
    c = 2;
    file1 = 'spicefiles/test.sw3';
    file2 = 'spicefiles/test.ac3';
    case 'f-40'
    c = 3;
    file1 = 'spicefiles/test.sw7';
    file2 = 'spicefiles/test.ac7';
    case 'f25'
    c = 3;
    file1 = 'spicefiles/test.sw8';
    file2 = 'spicefiles/test.ac8';
    case 'f85'
    c = 3;
    file1 = 'spicefiles/test.sw9';
    file2 = 'spicefiles/test.ac9';
end;
```

\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%
\% Design variables - NEED TO UPDATE PROCESS \& CIRCUIT PARAMETERS
\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%rrrrr$\% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \% \%$
Hdin $=0.56 \mathrm{e}-6 ; \quad \%$ minimum $\mathrm{s} / \mathrm{d}$ extension $\mathrm{w} /$ sharing ( m )
Hdout $=0.48 \mathrm{e}-6 ; \quad \%$ minimum $\mathrm{s} / \mathrm{d}$ extension w/out sharing (m)
Rsh $=185$; $\quad \%$ sheet rho of $p p-$ poly resistor (ohms/sq)
$\operatorname{Lmin}=0.40 \mathrm{e}-6 ; \quad \%$ use minimum $L$ devices ( m )
CRp $=0.5 * 98.6 e-6 ; \quad \% 1 / 2$ of capacitance of np-poly (F/um ${ }^{2}$ )
Idenmax $=0.5 e 3 ; \quad \%$ maximum current den for poly res (A/m)
$\operatorname{MinSq}=5 ; \quad \%$ Minimum \# of squares for poly res
Cfix $=15 \mathrm{e}-15 ; \quad$ \% Assume fixed wiring cap. (F)
\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%\%
\% Empirical solution for device width - need to call Hspice \% and extract typical gm/W value for the given Av and Vsw \% Alternately, load characterization file

```
%hspsim % file is test.par
x = loadsig(file1);
gmSIM = 1.1*evalsig(x,'lx7_m0');
gdsSIM = evalsig(x,'lx8_m0');
IdSIM = evalsig(x,'i_m0');
wSIM = 2*evalsig(x,'w');
y = loadsig(file2);
cgSIM = 2/1.1*evalsig(y,'lx18_m0');
cgdSIM = -2/1.1*evalsig(y,'lx19_m0');
cgsSIM = -2/1.1*evalsig(y,'lx20_m0'); % cgs for load device
cgbSIM = -2/1.1*evalsig(y,'lx21_m0'); % cgb for load device
cdbSIM = -2/1.1*evalsig(y,'lx22_m0'); % cdb for driving device
\% Determine the appropriate current density and
\% transconductance density from characterization
\% data based on desired gain and voltage swing.
\(\mathrm{k}=\) length(wSIM);
while (gmSIM(k)/wSIM(k))>
\((2 * \operatorname{Av} / \operatorname{Vsw} *(\operatorname{IdSIM}(k) / w S I M(k))+\operatorname{Av} * \operatorname{gdsSIM}(\mathrm{k}) / \mathrm{wSIM}(\mathrm{k}))\)
\(\mathrm{k}=\mathrm{k}-1\);
end;
```

```
gmDen = gmSIM(k+1)/wSIM(k+1); % empirical gm/w
```

gmDen = gmSIM(k+1)/wSIM(k+1); % empirical gm/w
gdsDen = gdsSIM(k+1)/wSIM(k+1);
gdsDen = gdsSIM(k+1)/wSIM(k+1);
iDen = IdSIM(k+1)/wSIM(k+1); % empirical ibias/w
iDen = IdSIM(k+1)/wSIM(k+1); % empirical ibias/w
cgDen = cgSIM (k+1)/wSIM (k+1); % empirical cg/w
cgDen = cgSIM (k+1)/wSIM (k+1); % empirical cg/w
cgdDen = cgdSIM(k+1)/wSIM(k+1); % empirical cgd/w
cgdDen = cgdSIM(k+1)/wSIM(k+1); % empirical cgd/w
cgsDen = cgsSIM(k+1)/wSIM(k+1); % empirical cgs/w
cgsDen = cgsSIM(k+1)/wSIM(k+1); % empirical cgs/w
cgbDen = cgbSIM(k+1)/wSIM(k+1); % empirical cgb/w
cgbDen = cgbSIM(k+1)/wSIM(k+1); % empirical cgb/w
cdbDen = cdbSIM(k+1)/wSIM(k+1); % empirical cds/w
cdbDen = cdbSIM(k+1)/wSIM(k+1); % empirical cds/w
% empirical gds/w
% empirical gds/w
\% Determine the circuit parameters based on the process
\% characterization data, design specifications and the script
\% These equations are for inputs - Vsw, Av, Ibias
IbiasE = Ibias;
RIE = Vsw/IbiasE;
VswoE = IbiasE*RIE;
WnE $=0.5 *$ IbiasE/iDen;
AvoE = gmDen*WnE*RlE/(1+gdsDen*WnE*RlE);
$\%$ To ignore Miller effect use this calculation for load device
\%\% capacitance
$\%$ for some strange reason NSC models have $\mathrm{Cg}=\mathrm{Cgs+Cgb}$ (no Cgd )

```
```

%Cvar = WnE*(cdbDen+Scale*(cgsDen+cgbDen+cgdDen));
%% To account for Miller effect, use this calculation
Cvar = WnE*(cdbDen+Scale*(cgsDen+cgbDen+(1+AvoE)*cgdDen));
% Need to guarantee that Nsq >= MinSq
% This code calculates resistor size based on satisfying
% minimum number of squares (Nsq) and current density
% requirements based on design rule recommendations for
% device matching.
% Nsq = VswoE/(IbiasE*Rsh);
% Width = 2e-6;
% if ((Nsq >= MinSq)\&\&(IbiasE/Width <= Idenmax))
% Length = Width*Nsq;
% else if ((Nsq >= MinSq)\&\&(IbiasE/Width > Idenmax))
% Width = IbiasE/Idenmax;
% Length = Nsq*Width;
% else if ((Nsq < MinSq)\&\&(IbiasE/Width <= Idenmax))
% Width = ceil(MinSq/Nsq)*2e-6;
% Length = Nsq*Width*ceil(MinSq/Nsq);
% else if ((Nsq < MinSq)\&\&(IbiasE/Width > Idenmax))
% Width = max(ceil(MinSq/Nsq)*2e-6, IbiasE/Idenmax);
% Length = Nsq*Width*ceil(MinSq/Nsq);
% end
% end
% end
% end
% This code calculates resistor size based on satisfying
% current density rules only and optimizes the size for
% speed. The total area is kept larger than 10um^2.
Nsq = VswoE/(IbiasE*Rsh);
Width = max(2e-6,IbiasE/Idenmax);
Length = Nsq*Width;
if (Width*Length < 10e-12)
ratio = sqrt(10e-12/Width/Length);
Width = Width*ratio;
Length = Length*ratio;
end

```
```

FbwoE = (2*pi*RlE/(1+gdsDen*WnE*RlE)*
(Cfix+Cvar+CRp*Length*Width))}\mp@subsup{)}{}{-1

```

\section*{Bibliography}
[1] Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, New York, 2001.
[2] C. C. Enz and G. C. Temes, "Circuit Techniques for Reducing the Effects of OpAmp Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization," Proceedings of the IEEE, vol. 84, no. 11, pp. 1584-1614, Nov. 1996.
[3] E. Sackinger and W. Fischer, "A 3-GHz 32-dB CMOS Limiting Amplifier for SONET OC-48 Receivers," IEEE Journal of Solid State Circuits, vol. 35, no. 12, pp. 1884-1888, Dec. 2000.
[4] H. Rein, "Multi-Gigabit-Per-Second Silicon Bipolar IC's for Future Optical-Fiber Transmission Systems," IEEE Journal of Solid State Circuits, vol. 23, no. 3, pp. 664-674, June 1988.
[5] S. Galal and B. Razavi, " \(10 \mathrm{~Gb} / \mathrm{s}\) Limiting Amplifier and Laser/Modulator Driver in \(0.18 \mu \mathrm{~m}\) CMOS Technology," IEEE International Solid-State Circuits Conference, 2003.
[6] AMCC, "S3455 SONET/SDH/ATM OC-48 4-Bit Transceiver with CDR," AMCC Device Specification, vol. Revision A, Jan. 2002.
[7] Sumitomo Eletric Industries Ltd., "SDG2101/2102 OC-192 Optical Transceiver Data Sheet," Sumitomo Electric Industries, Ltd. Specification TS-S00D027C, Apr. 2001.
[8] R. Schmid, T.F. Meister, and H.-M. Rein, "SiGe Driver Circuit with High Output Amplitude Operating up to 23Gb/s," IEEE Journal of Solid State Circuits, vol. 34, no. 6, pp. 886-891, June 1999.
[9] Y. Miyamoto, M. Yoneyama, T. Otsuji, K. Yonenaga, and N. Shimizu, "40Gbit.s TDM Transmission Technologies Based on Ultra-High-Speed IC's," IEEE Journal of Solid State Circuits, vol. 34, no. 9, pp. 1246-1253, Sept. 1999.
[10] D. Lyon, "Elimination of DC Offset by MMSE Adaptive Equalizers," IEEE Transactions on Communications, vol. 24, no. 9, pp. 1049-1052, Sept. 1976.
[11] M. Aiki, T. Tsuchiya, and M. Amemiya, "446 Mbit/s Integrated Optical Repeater," Lightwave Technology, Journal of, vol. 3, no. 2, pp. 392-399, Apr. 1985.
[12] A. Tanabe, M. Soda, Y. Nakahara, A. Furukawa, T. Tamura, and K. Yoshida, "A Single Chip \(2.4 \mathrm{~Gb} / \mathrm{s}\) CMOS Optical Receiver IC with Low Substrate Crosstalk Preamplifier," International Solid State Circuits Conference, Feb. 1998.
[13] Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, and Robert G. Meyer, Analysis and Design of Analog Integrated Circuits, John Wiley and Sons, Inc., 2001.
[14] James K. Roberge, Operational Amplifiers: Theory and Practice, John Wiley and Sons Inc., New York, 1975.
[15] Kenneth R. Laker and Willy M. Sansen, Design of Analog Integrated Circuits and Systems, McGraw Hill, New York, 1994.
[16] Robert G. Meyer, "Low-Power Monolithic RF Peak Detector Analysis," IEEE Journal of Solid State Circuits, vol. 30, no. 1, pp. 65-67, Jan. 1995.
[17] C.Y. Lau and M.H. Perrott, "Phase Locked Loop Design at the Transfer Function Level Based on a Direct Closed Loop Realization Algorithm," Design Automation Conference, , no. 11, pp. 526-531, June 2003.
[18] E Crain and M. H. Perrott, "A Numerical Design Approach For High Speed, Differential, Resistor-Loaded, CMOS Amplifiers," in International Symposium on Circuits and Systems, May 2004.
[19] H. Liu, A. Singhee, R.A. Rutenbar, and L.R. Carley, "Remembrance of Circuits Past: Macromodeling by Data Mining in Large Analog Design Spaces," in Design Automation Conference, June 2002, pp. 437-442.
[20] T.H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, 1998.
[21] Jan M. Rabaey, Digital Integrated Circuits, A Design Perspective, Prentice Hall, 1996.
[22] Michael Perrott, 6.976 - High Speed Communication Circuits and Systems: Lecture 6, MIT, Cambridge, MA, 2004.
[23] David Johns and Ken Martin, Analog Integrated Circuit Design, Wiley, 1997.
[24] Behzad Razavi, Design of Integrated Circuits for Optical Communications, McGraw Hill, New York, 2003.
[25] K. Gulati and Hae-Seung Lee, "A high-swing CMOS telescopic operational amplifier," IEEE Journal of Solid State Circuits, vol. 33, no. 12, pp. 2010-2019, Dec. 1998.
[26] Sataporn Pornpromlikit, "PRBS Generator for High-Speed System Test," Internal MIT Documentation, Nov. 2003.
\[
5823-3
\]```

