# MASSACHUSETTS INSTITUTE OF TECHNOLOGY <br> ARTIFICIAL INTELLIGENCE LABORATORY 

A.I. Memo No. 1577

June, 1996

# An Analog VLSI Chip for Estimating the Focus of Expansion 

## Ignacio Sean McQuirk

This publication can be retrieved by anonymous ftp to publications.ai.mit.edu.


#### Abstract

For applications involving the control of moving vehicles, the recovery of relative motion between a camera and its environment is of high utility. This thesis describes the design and testing of a real-time analog visi chip which estimates the focus of expansion (foes) from measured time-varying images. Our approach assumes a camera moving through a fixed world with translational velocity; the $\operatorname{FOE}$ is the projection of the translation vector onto the image plane. This location is the point towards which the camera is moving, and other points appear to be expanding outward from. By way of the camera imaging parameters, the location of the FOE gives the direction of 3-D translation.

The algorithm we use for estimating the FOE minimizes the sum of squares of the differences at every pixel between the observed time variation of brightness and the predicted variation given the assumed position of the FOE. This minimization is not straightforward, because the relationship between the brightness derivatives depends on the unknown distance to the surface being imaged. However, image points where brightness is instantaneously constant play a critical role. Ideally, the $\operatorname{FOE}$ would be at the intersection of the tangents to the iso-brightness contours at these "stationary" points. In practice, brightness derivatives are hard to estimate accurately given that the image is quite noisy. Reliable results can nevertheless be obtained if the image contains many stationary points and the point is found that minimizes the sum of squares of the perpendicular distances from the tangents at the stationary points.

The foe chip calculates the gradient of this least-squares minimization sum, and the estimation is performed by closing a feedback loop around it. The chip has been implemented using an embedded CCD imager for image acquisition and a row-parallel processing scheme. A $64 \times 64$ version was fabricated in a $2 \mu \mathrm{~m}$ CCD $/$ BicmOS process through MOSIS with a design goal of 200 mW of on-chip power, a top frame rate of 1000 frames/second, and a basic accuracy of $5 \%$. A complete experimental system which estimates the FOE in real time using real motion and image scenes is demonstrated.


## Copyright © Ignacio Sean McQuirk, 1996

[^0]
## Contents

List of Figures ..... 6
List of Tables ..... 13
1 Introduction ..... 15
2 Direct Methods for Estimating the Focus of Expansion ..... 19
2.1 The Brightness Change Constraint Equation ..... 19
2.2 Algorithms Based on the Brightness Change Constraint Equation ..... 22
2.2.1 Rotation and Translation When Depth is Known or Structured ..... 22
2.2.2 Translation: The Eigenvalue/Eigenvector Solution ..... 25
2.2.3 Translation: The Linear Solution ..... 26
2.2.4 Translation: Minimizing $Z^{2}$ ..... 27
2.2.5 Translation: Minimizing the Number of Negative Depth Values ..... 29
2.2.6 Translation: Algorithms Based on the Distribution of Negative Depth Values ..... 30
2.2.7 Translation: Solutions Which Favor Smoothness of Depth ..... 33
2.3 Algorithmic Simulations ..... 34
2.3.1 Synthetic Image Generation ..... 34
2.3.2 Simulation Results ..... 36
3 The FOE Chip System Architecture and Circuit Design ..... 39
3.1 Potential Approaches ..... 39
3.2 Richardson's Iterative Method ..... 41
3.3 The System Architecture ..... 42
3.4 Architecture Simulation ..... 44
3.5 Circuit Structures ..... 47
3.5.1 Charge Coupled Device Fundamentals ..... 47
3.5.1.1 The MOS Capacitor ..... 47
3.5.1.2 The Delta-Depletion Approximation ..... 51
3.5.1.3 The Potential Well Analogy ..... 52
3.5.1.4 The Surface Channel CCD ..... 53
3.5.1.5 Charge Storage and Dark Current ..... 54
3.5.1.6 CCDs as Analog Shift Registers ..... 54
3.5.1.7 Transfer Inefficiency ..... 56
3.5.1.8 Imaging ..... 57
3.5.1.9 Charge Input ..... 57
3.5.1.10 Charge Output ..... 59
3.5.1.11 The Buried Channel CCD ..... 63
3.5.2 The Interline CCD Imager with Storage ..... 64
3.5.3 The CMOS Processing Array ..... 70
3.5.3.1 Estimating the Brightness Gradients ..... 71
3.5.3.2 The Cutoff Weighting Function ..... 74
3.5.3.3 Getting the Brightness Gradient Squared Magnitude ..... 78
3.5.3.4 The Multiplier Core ..... 82
3.5.4 The Position Encoder ..... 86
4 The FOE Test System ..... 95
4.1 The Motion Problem ..... 95
4.2 The Optical/Mechanical Subsystem ..... 96
4.2.1 The Flexible Image Carrier ..... 96
4.2.2 The DC Motor System ..... 99
4.2.3 The Distal Interface ..... 100
4.2.4 The Proximal Interface ..... 102
4.3 The Electrical Subsystem ..... 105
4.3.1 Clocking ..... 107
4.3.2 The Feedback Control Processor ..... 110
4.3.3 Interfacing the Chip to the Test System ..... 111
4.3.3.1 The ADC Interfaces ..... 112
4.3.3.2 The DAC Interfaces ..... 114
4.3.4 Later Enhancements ..... 117
5 The FOE Chip/Test System Results ..... 121
5.1 Basic Functionality ..... 121
5.1.1 I/O Results from the CMOS Processing Array ..... 121
5.1.1.1 The Absolute Value and the Cutoff Weighting Function ..... 121
5.1.1.2 Estimating the Gradient Magnitude ..... 123
5.1.1.3 The Multiplier Core ..... 125
5.1.1.4 The Position Encoder ..... 127
5.1.2 Basic CCD results ..... 127
5.1.2.1 Charge Input and Output ..... 127
5.1.2.2 Transfer Inefficiency ..... 134
5.1.2.3 Dark Current ..... 135
5.1.2.4 Optical Responsivity ..... 136
5.1.3 Electrical Input and Electrical Output ..... 138
5.2 Imaging Results: Raw Image Data ..... 142
5.2.1 The Target Image ..... 142
5.2.2 Optical/Mechanical Preliminaries ..... 145
5.2.3 Camera Calibration using Rotation ..... 147
5.2.4 Imaging Results: Finding the FOE ..... 150
5.2.4.1 Biases in the Solution ..... 151
5.3 Processed Data Results: Finding the FOE ..... 158
6 Conclusions ..... 169
6.1 Summary ..... 169
6.2 Improvements and Future Work ..... 169
Bibliography ..... 173

## List of Figures

1-1 Illustration of the passive navigation scenario. ..... 17
2-1 Viewer-centered coordinate system and perspective projection. ..... 20
2-2 Definition of the location of the focus of expansion ..... 22
2-3 Permissible bands of $\mathbf{s}$ on the unit sphere ..... 26
2-4 The great circle which fits the distribution of directions of $\mathbf{s}$ vector for the set of stationary points. ..... 27
2-5 Determination of permissible and forbidden regions for directions of $\mathbf{E}_{\mathbf{r}}$ ..... 31
2-6 The map of probabilities that the depth-is-positive constraint is violated. ..... 32
2-7 Pixel cube used in estimating the the three partial derivatives of image brightness from an image pair. ..... 35
3-1 Block diagram of the system architecture of the FOE chip. ..... 43
3-2 Simulated FOE system transient on synthetic image data with $\left(x_{0}, y_{0}\right)=(22.5,42.5)$. Loop gain $h \lambda_{\text {max }}$ is less than 1. ..... 45
3-3 Simulated FOE system transient on synthetic image data with $\left(x_{0}, y_{0}\right)=(22.5,42.5)$. Loop gain $h \lambda_{\text {max }} \approx 1$. ..... 45
3-4 Simulated FOE system transient on synthetic image data with $\left(x_{0}, y_{0}\right)=(22.5,42.5)$. Loop gain satisfies: $1 \leq h \lambda_{\max } \leq 2$. ..... 46
3-5 Simulated FOE system transient on synthetic image data with $\left(x_{0}, y_{0}\right)=(22.5,42.5)$. Loop gain $h \lambda_{\text {max }} \approx 1$. Saturating multipliers and sums are modeled. ..... 46
3-6 Photograph of the fabricated $\operatorname{FOE}$ chip with the various components indicated. ..... 48
3-7 An MOS Capacitor. ..... 49
3-8 Energy band diagrams and charge distributions for the MOS capacitor. ..... 50
3-9 The potential into the semiconductor for a deep-depletion MOS capacitor with $0,1 / 4,1 / 2,3 / 4$, and full charge. ..... 52
3-10 The potential well analogy. ..... 53
3-11 Diagrammatic representation of a typical surface-channel CCD. ..... 53
3-12 Four phase shifting of charge. ..... 55
3-13 (a) Potential "bumps" caused by gate separation leading to transfer inefficiency.(b) Overlapping gate structure alleviating potential "bumps".56
3-14 Typical optical CCD responsivity. ..... 58
3-15 Input structures, clocking waveforms, surface potentials, and signal charge, for (a) the standard fill-and-spill approach and (b) for the split-gate fill-and-spill technique. ..... 59
3-16 Potentials and charge locations during shifting and sensing for (a) the floating diffusion output structure and (b) the floating gate output structure. ..... 60
3-17 Required clock waveforms for output using (a) the floating diffusion output struc- ture and (b) the floating gate output structure. ..... 61
3-18 Lumped circuit model for the floating gate output structure in a surface channel CCD. ..... 62
3-19 Diagrammatic representation of a typical buried-channel CCD, including input and output structures. ..... 64
3-20 Energy band diagram for buried channel CCD with (a) no charge, and (b) with charge. ..... 65
3-21 The potential into the semiconductor for a buried channel CCD ..... 65
3-22 Burying the channel leads to smoother fringing fields enhancing transfer efficiency. ..... 66
3-23 Schematic representation of the interline CCD imager on the FOE chip. ..... 67
3-24 Estimating the image brightness gradients requires four floating gate outputs in a row. ..... 69
3-25 Lumped circuit model for the floating gate output structure in a buried channel CCD . ..... 69
3-26 Block diagram indicating the structure of analog row processor in the cmos processing array. ..... 71
3-27 A simple source coupled pair is used to transduce voltage signals from the floating gate outputs to current signals for gradient estimation. ..... 73
3-28 Normalized input differential voltage to output differential current transfer char- acteristic of the source-coupled pair. ..... 73
3-29 Using transconductors and mirrors to generate the first centered difference ap- proximations to the image gradients ..... 75
3-30 Block diagram representation of the Cutoff Weighting Function. ..... 75
3-31 Circuit implementation of the Cutoff Weighting Function. ..... 76
3-32 One stage of the masking shift register. ..... 76
3-33 Applying the result of the Cutoff Weighting Function to the brightness gradient. ..... 79
3-34 A simple three transistor current mode MOS quadratic circuit with its bias tree. ..... 79
3-35 Full circuit implementation for finding the brightness gradient squared magnitude. ..... 81
3-36 Four-quadrant bipolar Gilbert multiplier. ..... 82
3-37 A simple MOS version of the Gilbert multiplier ..... 83
3-38 Normalized input differential voltage to output differential current transfer char- acteristic of the MOS multiplier. ..... 84
3-39 The first layer of multipliers with output mirroring. ..... 87
3-40 The second layer of multipliers with triode-based I/V converter ..... 87
3-41 Mesh plot of the normalized DC transfer curve of the analog processor found by driving $E_{y}(\zeta)$ maximally. ..... 88
3-42 Family of curves obtained by slicing the surface in the $\zeta$ direction. ..... 89
3-43 Family of curves obtained by slicing the surface in the $\eta$ direction. ..... 89
3-44 Circuit diagram of the position encoder. ..... 91
3-45 The simple two-stage operational amplifier used in the position encoder. ..... 92
3-46 SPICE gain response of operational amplifier used in multiplexed position encoder. $C_{L}=10 \mathrm{pF}$. ..... 92
3-47 SPICE phase response of operational amplifier used in multiplexed position en- coder. $C_{L}=10 \mathrm{pF}$. ..... 93
3-48 SPICE step response of operational amplifier used in multiplexed position encoder. $C_{L}=10 \mathrm{pF}$ ..... 93
4-1 A high level view of the basic test setup, showing the two major subsystems: optical/mechanical, and electrical. ..... 96
4-2 a). Light within the critical angle $\varphi$ given can be transmitted down an optic fiber using total internal reflection. b). The principle of image transmission by an image guide. c.) Flexible fiber-optic carrier used in remote visual inspection. ..... 97
4-3 The physical structure of the mechanical and optical system. ..... 99
4-4 The distal mount, allowing placement of the foe anywhere in the image plane ..... 101
4-5 The distal clamp for attaching carrier to the distal mount. ..... 101
4-6 Optical interface to the proximal mount ..... 103
4-7 The proximal end, showing attachment to the foe board. ..... 104
4-8 Block diagram and floorplan of the FOE system board. ..... 106
4-9 Block diagram of the pattern generator for generating all clock waveforms on the foe board. ..... 108
4-10 Sample design for a clock driver with adjustable levels and rise/fall times. ..... 108
4-11 DSP system for implementing discrete time feedback loop. ..... 112
4-12 Board interface for the error output channels from the foe chip. ..... 113
4-13 Board interface for the absolute value output channel from the foe chip. ..... 114
4-14 Board interface for the quadratic output channel from the foe chip. ..... 115
4-15 Monotonic voltage output DACs are used to generate the position voltages ( $V_{x 0}, V_{y 0}$ ) for the Foe location. ..... 116
4-16 DAC structure for generating the threshold current $I_{\eta}$. ..... 116
4-17 Output circuit for one of the 8 CCD I/O channels ..... 119
4-18 Circuit schematic for the muxing daughter board ..... 119
4-19 Simple water-based cooling system for the foe chip. ..... 120
5-1 Absolute value characteristic measured from the test cell provided on the foe chip. ..... 122
5-2 The cutoff weighting function characteristic, large scale. $E_{t}$ is driven maximally and the lines represent the $50 \%$ switching points. ..... 123
5-3 The cutoff weighting function characteristic, small scale. ..... 124
5-4 Measured quadratic circuit characteristic with $E_{x}$ driven maximally. ..... 124
5-5 The family of curves for the $x$-channel output current of the test cell parameter- ized by $x-x_{0}$. ..... 126
5-6 The family of curves for the $x$-channel output current of the test cell parameter- ized by $E_{x}$. ..... 126
5-7 Scope trace of $y$-channel output with $E_{y}$ maximally driven. ..... 128
5-8 Scope photograph showing the settling time of the test cell. The output circuit is the same as on the main array. The traces in order from top to bottom are $\phi_{\text {reset }}, \phi_{\text {latch }}, \epsilon_{x}$, and $\bar{W}$. ..... 128
5-9 Scope waveform showing operation of the position encoder over an image frame. ..... 129
5-10 Magnified scope waveform showing operation of the position encoder. ..... 129
5-11 Source follower characteristic from pre-charge voltage to output. ..... 131
5-12 Nonlinearity of the source follower characteristic. ..... 132
5-13 Input to output characteristic of the I/O shift register. ..... 133
5-14 Illustration of the measurement of CCD transfer inefficiency using the step re- sponse of a shift register ..... 134
5-15 Illustration of the measurement of dark current. ..... 137
5-16 Setup for measuring the quantum efficiency of the imager on the FOE chip. ..... 137
5-17 Plot of the measured output signal as a function of incident light power. ..... 138
5-18 Setup for introducing test patterns into the foe chip. ..... 139
5-19 Measured absolute value characteristic for four processors in the main array under $E_{t}$ excitation. ..... 140
5-20 Weighting function characteristic measured from a processor in the main array. . ..... 141
5-21 Family of curves obtained for the $y$-channel from a processor in the main array under $E_{y}$ excitation. ..... 143
5-22 Family of curves obtained for the $x$-channel from the bottom processor in the main array under $E_{x}$ excitation. ..... 144
5-23 Illustration of target scene used in the lab. ..... 145
$5-24$ Position and velocity profile of motor stage. ..... 146
5-25 Sample motion sequence. The settings of the distal mount are $\theta=-9^{\circ}$ and $\phi=13.5^{\circ}$ placing the $\operatorname{FOE}$ in the upper left hand corner as indicated by the cross. 148
$5-26$ Target scene with $\theta=0$ and $\theta=5^{\circ}$. Detected features are indicated by "x"s while the center of the image target is indicated by "*". ..... 150
5-27 Example of the algorithm in action. The settings of the distal mount are $\theta=$ $-18^{\circ}$ and $\phi=-18^{\circ}$ placing the FOE in the lower left hand corner as indicated by the x . The track of the motor system is visible in the upper left hand corner. 152
5-28 Results of raw image data taken from imager on $\operatorname{FOE}$ chip. ..... 153
5-29 Geometry used to consider sensitivity of the stationary point weighting to devi- ations in the solution. ..... 154
5-30 Geometry for considering the effects of the cutoff weighting function. ..... 156
5-31 Simple geometry of a band about a stationary point. ..... 157
5-32 Least squares solution given by the center and endpoints of a band about a stationary point. ..... 158
5-33 Illustration of the situation when the foe is near the image boundary. Con- straints from features that would normally counteract the stationary band at- traction are absent due to the finite image size. ..... 159
5-34 Measured offsets for the entire column of processors for the absolute value channel and the gradient magnitude channel ..... 159
5-35 Measured offsets for the entire column of processors for the absolute value channel and the gradient magnitude channel ..... 160
5-36 Mesh plot of $\left|E_{t}\right|$ as calculated by the foe chip with frontal motion. ..... 161
5-37 The image of the $\left|E_{t}\right|$ channel during frontal motion is shown on the left, and on the right is the binary image representing the result of applying the cutoff weighting function. ..... 161
5-38 Lumped circuit model for the set of four floating gate amplifiers including the effects of the layout error. ..... 162
5-39 The image of the gradient magnitude channel during frontal motion is shown on the left, and on the right is the binary image representing the result of applying the gradient thresholding. ..... 163
5-40 Simple op-amp circuit for correcting the sign error on the foe chip. ..... 164
5-41 Mesh plot of the $x$ error channel output. Motion is frontal, and the foe estimate is at the image origin. ..... 165
5-42 Mesh plot of the $y$ error channel output. Motion is frontal, and the foe estimate is at the image origin. ..... 165
5-43 Transient response of the foe chip and feedback loop. Motion was frontal, and the estimate started at the image origin. ..... 166

5-44 Example of the algorithm in action using the FOE chip in a simple constant gain feedback loop. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166
5-45 Comparison of distorted FOE locations (o's) with the results of algorithmic processing of raw image data ( x 's) and the estimates provide by the FOE chip closed in the feedback loop (+'s). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167

## List of Tables

4-1 Typical image carrier parameters. ..... 98
4-2 Specifications of the Klinger motor system used in the experimental setup for testing the foe chip. ..... 100
5-1 Table of device parameters for the floating gate amplifiers. ..... 130
5-2 Summary of CCD performance parameters. ..... 139
5-3 Summary of foe chip camera calibration parameters. ..... 151
6-1 Summary of FOE chip and system performance parameters. ..... 170

## Introduction

Some attention has recently been given to the potential use of custom analog VLSI chips for early vision processing problems such as optical flow [1, 2], smoothing and segmentation $[3,4,5$, $6,7,8]$ orientation $[9,10]$, depth from stereo [11, 12], edge detection [13, 14] and alignment [15, 16]. The key features of early vision tasks such as these are that they involve performing simple, low-accuracy operations at each pixel in an image or pair of images, typically resulting in a low-level description of a scene useful for higher level vision. This type of processing is well suited to implementation in analog VLSI, often resulting in compact, high speed, and low power solutions. These chips exploit the inherent parallelism of the computation along with the close coupling of the processing circuitry with the image sensor. This thesis details the application of this approach of focal plane processing to the early vision task of passive navigation.

An important goal of motion vision is to estimate the 3 -D motion of a camera in an environment based on the resulting time-varying image sequence. Traditionally, there have been two basic approaches to this problem: feature based methods and motion field based methods. In feature based methods, an estimate of motion and scene structure is found by establishing the correspondence of prominent features such as edges, lines, etc., in an image sequence [17, 13]. In motion field based methods, the apparent velocity of points in the image, the optical flow [18], is used to first approximate the projection of the three dimensional motion vectors into the image plane, the motion field. The optical flow is then used to estimate the camera motion and scene depth [19]. Both the correspondence problem and optical flow calculation have proven to be difficult in terms of reliability and implementation. We therefore look to methods which directly utilize image brightness information to recover motion [20, 21, 22, 23]. These methods lead to computations in the image domain rather than symbolic or sequential computations.

The introduction of the focus of expansion (FOE) for the case of pure translation simplifies the general motion problem significantly. The FOE is the intersection of the translation vector of the camera with the image plane. This is the image point towards which the camera is moving, as shown in Figure 1-1. If the camera velocity has a positive component along the optic axis,
features will appear to be moving away from the FOE and expanding, with those close to the FOE moving slowly and those further away moving more rapidly. Through knowledge of the camera parameters, the foe gives the direction of camera translation. Once the foe has been determined, we can estimate distances to points in the scene being imaged. While there is an ambiguity in scale, it is possible to calculate the ratio of distance to speed. This allows one to estimate the time-to-impact between the camera and objects in the scene. Applications for such a device include the control of moving vehicles, systems warning of imminent collision, obstacle avoidance in mobile robotics, and aids for the blind.

This thesis investigates the design and implementation of a chip in analog VLSI for estimation of the focus of expansion produced by camera motion. The goal of the project is to demonstrate the chip functioning in a complete motion vision system operating in real time using real motion with real image scenes. Consequently, the thesis is divided into three basic parts: a review of the algorithm chosen for implementation along with its theoretical basis, a description of the FOE chip architecture and its circuit design, and the test system and experimental setup devised to accomplish our goal.

The thesis begins in Chapter 2 by describing the algorithmic foundations for the foe chip. The brightness change constraint equation, which forms the basis for our differential approach to the motion vision problem, is derived, allowing the formulation of a variety of low-level approaches suitable for implementation. The conclusions provided by extensive simulation of these algorithms along with a knowledge of what is feasible in analog visi allows us to pick one of these algorithms for implementation. Chapter 3 provides a detailed description of the structure and operation of the final architecture settled upon along with its associated circuit components. Chapter 4 describes the test system and experimental setup designed to support the chip, as well as the requirements resulting from the necessity of using real data from real motion in real time. Chapter 5 presents the test results of the FOE chip, from the circuit level to the system level to the algorithmic level, confirming its operation and characterizing its performance. Finally, the work is summarized and concluding comments made in Chapter 6.


Figure 1-1: Illustration of the passive navigation scenario, showing the definition of the focus of expansion as the intersection of the camera velocity vector with the image plane.

## Direct Methods for Estimating the Focus of Expansion

### 2.1 The Brightness Change Constraint Equation

The brightness change constraint equation forms the foundation of the various direct algorithms for rigid body motion vision $[23,21,24]$ that we have explored for potential implementation in analog visi. It is derived from the following three basic assumptions:

- A pin-hole model of image formation.
- Rigid body motion in a fixed environment.
- Instantaneously constant scene brightness.

Following [21, 24, 19], we use a viewer based coordinate system with a pin-hole model of image formation as depicted in Figure 2-1. A world point

$$
\begin{equation*}
\mathbf{R} \equiv(X, Y, Z)^{T} \tag{2.1}
\end{equation*}
$$

is mapped to an image point

$$
\begin{equation*}
\mathbf{r} \equiv(x, y, f)^{T} \tag{2.2}
\end{equation*}
$$

using a ray passing through the center of projection, which is placed at the origin of the coordinate system. The image plane $Z=f$, where $f$ is termed the principal distance, is positioned in front of the center of projection. The optic axis is the perpendicular from the center of projection to the image plane and is parallel to the $Z$-axis. The $x$ - and $y$-axes of the image plane are parallel to the $X$ - and $Y$ - axes and emanate from the principal point $(0,0, f)$ in the image plane. The world point $\mathbf{R}$ and the image point $\mathbf{r}$ are related by projection:

$$
\begin{equation*}
\mathbf{r}=\frac{f \mathbf{R}}{\mathbf{R} \cdot \hat{\mathbf{z}}} \tag{2.3}
\end{equation*}
$$



Figure 2-1: Viewer-centered coordinate system and perspective projection.
which is the perspective projection equation [25]. To find the motion of image points given the motion of world points, we differentiate Equation 2.3 using the chain rule:

$$
\begin{equation*}
\mathbf{r}_{t}=\frac{f}{(\mathbf{R} \cdot \hat{\mathbf{z}})^{2}}\left((\mathbf{R} \cdot \hat{\mathbf{z}}) \mathbf{R}_{t}-\left(\mathbf{R}_{t} \cdot \hat{\mathbf{z}}\right) \mathbf{R}\right) \tag{2.4}
\end{equation*}
$$

where we have defined

$$
\begin{align*}
\mathbf{R}_{t} \equiv \frac{d \mathbf{R}}{d t} & =\left(\frac{d X}{d t}, \frac{d Y}{d t}, \frac{d Z}{d t}\right)^{T}  \tag{2.5}\\
\mathbf{r}_{t} & \equiv \frac{d \mathbf{r}}{d t} \tag{2.6}
\end{align*}=\left(\frac{d x}{d t}, \frac{d y}{d t}, 0\right)^{T},
$$

We can rewrite Equation 2.4 as

$$
\begin{equation*}
\mathbf{r}_{t}=\frac{f}{(\mathbf{R} \cdot \hat{\mathbf{z}})^{2}}\left(\hat{\mathbf{z}} \times\left(\mathbf{R}_{t} \times \mathbf{R}\right)\right)=\frac{\hat{\mathbf{z}} \times\left(\mathbf{R}_{t} \times \mathbf{r}\right)}{\mathbf{R} \cdot \hat{\mathbf{z}}} \tag{2.7}
\end{equation*}
$$

Next, we introduce the constraint implied by having the camera move relative to a fixed environment with constant translational velocity $\mathbf{t}=\left(t_{x}, t_{y}, t_{z}\right)^{T}$ and constant rotational velocity $\boldsymbol{\omega}=\left(\omega_{x}, \omega_{y}, \omega_{z}\right)^{T}$. The resulting motion of a world point $\mathbf{R}$ relative to the camera satisfies:

$$
\begin{equation*}
\mathbf{R}_{t}=-\mathbf{t}-(\boldsymbol{\omega} \times \mathbf{R})=-\mathbf{t}-(\boldsymbol{\omega} \times \mathbf{r})\left(\frac{\mathbf{R} \cdot \hat{\mathbf{z}}}{f}\right) \tag{2.8}
\end{equation*}
$$

Clearly, this constraint is valid only for instantaneous motion. Combining this with Equation 2.7, we arrive at a parameterization of the motion field $\mathbf{r}_{t}$ :

$$
\begin{equation*}
\mathbf{r}_{t}=-\hat{\mathbf{z}} \times\left(\mathbf{r} \times\left(\frac{\mathbf{r} \times \boldsymbol{\omega}}{f}-\frac{\mathbf{t}}{\mathbf{R} \cdot \hat{\mathbf{z}}}\right)\right) \tag{2.9}
\end{equation*}
$$

A common method to relate the motion field $\mathbf{r}_{t}$ to the measured image brightness $E(x, y, t)$ is to do so through the constant brightness assumption [23]. We assume that the brightness of a surface patch remains instantaneously constant as the camera moves. This implies:

$$
\begin{equation*}
\frac{d E}{d t}=E_{t}+\mathbf{E}_{\mathbf{r}} \cdot \mathbf{r}_{t}=0 \tag{2.10}
\end{equation*}
$$

$$
\begin{equation*}
E_{t} \equiv \frac{\partial E}{\partial t}, \quad \mathrm{E}_{\mathrm{r}}=\left(E_{x}, E_{y}, 0\right)^{T}=\left(\frac{\partial E}{\partial x}, \frac{\partial E}{\partial y}, 0\right)^{T} \tag{2.11}
\end{equation*}
$$

In practice, the constant brightness assumption is valid for a large class of image sequences [18]. Combining Equation 2.9 and Equation 2.10, we have:

$$
\begin{equation*}
E_{t}-\mathbf{E}_{\mathbf{r}} \cdot\left(\hat{\mathbf{z}} \times\left(\mathbf{r} \times\left(\frac{\mathbf{r} \times \boldsymbol{\omega}}{f}-\frac{\mathbf{t}}{\mathbf{R} \cdot \hat{\mathbf{z}}}\right)\right)\right)=0 \tag{2.12}
\end{equation*}
$$

To simplify this expression, we can define the new image quantities $\mathbf{s}$ and $\mathbf{v}$ as follows:

$$
\begin{equation*}
\mathbf{s} \equiv\left(\mathbf{E}_{\mathbf{r}} \times \hat{\mathbf{z}}\right) \times \mathbf{r}, \quad \mathbf{v} \equiv \mathbf{r} \times \mathbf{s} \tag{2.13}
\end{equation*}
$$

Through the use of some vector identities, we find:

$$
\begin{gather*}
\mathbf{E}_{\mathbf{r}} \cdot(\hat{\mathbf{z}} \times(\mathbf{r} \times \mathbf{t}))=\left(\left(\mathbf{E}_{\mathbf{r}} \times \hat{\mathbf{z}}\right) \times \mathbf{r}\right) \cdot \mathbf{t}  \tag{2.14}\\
\mathbf{E}_{\mathbf{r}} \cdot(\hat{\mathbf{z}} \times(\mathbf{r} \times(\mathbf{r} \times \boldsymbol{\omega})))=-\mathbf{v} \cdot \omega \tag{2.15}
\end{gather*}
$$

Combining these results with Equation 2.12, we have:

$$
\begin{equation*}
E_{t}+\frac{\mathbf{v} \cdot \boldsymbol{\omega}}{f}+\frac{\mathbf{s} \cdot \mathbf{t}}{\mathbf{R} \cdot \hat{\mathbf{z}}}=0 \tag{2.16}
\end{equation*}
$$

This is known as the brightness change constraint equation.
Now, in order to investigate the case of pure translation, we set $\boldsymbol{\omega}=\mathbf{0}$ :

$$
\begin{equation*}
E_{t}+\frac{\mathbf{s} \cdot \mathbf{t}}{\mathbf{R} \cdot \hat{\mathbf{z}}}=0 \tag{2.17}
\end{equation*}
$$

This equation remains the same if we scale both the depth $Z$ and translational velocity vector $\mathbf{t}$ by the same scale factor. This ambiguity is referred to as the scale-factor ambiguity. Defining the foe:

$$
\begin{equation*}
\mathbf{r}_{0}=\left(x_{0}, y_{0}, f\right) \tag{2.18}
\end{equation*}
$$

as the intersection of the translational velocity vector $\mathbf{t}$ with the image plane as in Figure 2-2, the following relation results:

$$
\begin{equation*}
\mathbf{r}_{0}=\frac{f \mathrm{t}}{\mathrm{t} \cdot \hat{\mathbf{z}}} \tag{2.19}
\end{equation*}
$$

Again using vector identities, we can note that

$$
\begin{align*}
\mathbf{s} \cdot \mathbf{r}_{0} & =\left(\left(\mathbf{E}_{\mathbf{r}} \times \hat{\mathbf{z}}\right) \times \mathbf{r}\right) \cdot \mathbf{r}_{0} \\
& =\left(\mathbf{E}_{\mathbf{r}} \cdot \mathbf{r}\right)\left(\hat{\mathbf{z}} \cdot \mathbf{r}_{0}\right)-(\hat{\mathbf{z}} \cdot \mathbf{r})\left(\mathbf{E}_{\mathbf{r}} \cdot \mathbf{r}_{0}\right) \\
& =f \mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right) \tag{2.20}
\end{align*}
$$

Combining Equations 2.17, 2.19 and 2.20, we derive our final result for the case of pure translation:

$$
\begin{equation*}
E_{t}+\left(\frac{\mathbf{t} \cdot \hat{\mathbf{z}}}{\mathbf{R} \cdot \hat{\mathbf{z}}}\right)\left(\mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)=0 \tag{2.21}
\end{equation*}
$$



Figure 2-2: Definition of foe location as intersection of velocity vector $t$ with the image plane.
which is the brightness change constraint equation for the case of pure translation. This can also be expressed using components as

$$
\begin{gather*}
\tau E_{t}+\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}=0 \\
\tau \equiv Z(x, y) / t_{z} \tag{2.22}
\end{gather*}
$$

The time to impact $\tau$ is the ratio of the depth $Z$ to the velocity along the optic axis $t_{z}$. This is a measure of the time until the plane parallel to the image plane and passing through the center of projection intersects the corresponding world point. The time-to-collision of the camera is the time-to-impact at the focus of expansion.

### 2.2 Algorithms Based on the Brightness Change Constraint Equation

Having derived the brightness change contraint equation, we can now turn to algorithms utilizing this differential constraint with the goal of constructing a dedicated analog VLSI chip to estimate camera motion through the FOE .

### 2.2.1 Rotation and Translation When Depth is Known or Structured

Finding both rotation and translation when scene structure is also unknown is difficult chiefly due to the dependence of $Z$ on $x$ and $y$. For example, if we have $n \times n$ brightness gradient measurements, then we have $n^{2}$ constraints provided by the brightness change constraint equation but 6 more unknowns than that, producing an underconstrained system. If we assume that somehow we are provided with the depth map $Z(x, y)$, then the problem becomes overconstrained with six unknowns and $n^{2}$ constraints. Hence, we utilize least-square minimization
to find a solution. We can minimize with respect to $\boldsymbol{\omega}$ and $\mathbf{t}$ an integral over the image of the squared error of the constraint equation:

$$
\begin{equation*}
\min _{\boldsymbol{\omega}, \mathbf{t}} \iint_{I}\left(E_{t}+\frac{\mathbf{v} \cdot \boldsymbol{\omega}}{f}+\frac{\mathbf{s} \cdot \mathbf{t}}{Z}\right)^{2} d x d y \tag{2.23}
\end{equation*}
$$

Differentiating and setting the result equal to zero to find the extrema yields a closed form solution:

$$
\left[\begin{array}{ll}
\iint_{I}\left(\frac{\mathbf{v v}^{T}}{f^{2}}\right) d x d y & \iint_{I}\left(\frac{\mathbf{v s}^{T}}{f Z}\right) d x d y  \tag{2.24}\\
\iint_{I}\left(\frac{\mathbf{s}^{T}}{f Z}\right) d x d y & \iint_{I}\left(\frac{\mathbf{s s}^{T}}{Z^{2}}\right) d x d y
\end{array}\right]\left[\begin{array}{c}
\omega \\
\mathbf{t}
\end{array}\right]=-\left[\begin{array}{l}
\iint_{I}\left(\frac{E_{t} \mathbf{v}}{f}\right) d x d y \\
\iint_{I}\left(\frac{E_{t} \mathbf{s}}{Z}\right) d x d y
\end{array}\right]
$$

Alternatively, if we know that the scene geometry is one of a parameterized family of surfaces, then we can also have an over-constrained system. For example, consider the simple case of a scene consisting of a single plane of unknown depth. The equation for a plane is:

$$
\begin{equation*}
\mathbf{R} \cdot \mathbf{n}=1 \tag{2.25}
\end{equation*}
$$

where $\mathbf{n}$ is a normal to the plane. Imposing the perspective projection equation (2.3) implies:

$$
\begin{equation*}
Z=\frac{f}{\mathbf{r} \cdot \mathbf{n}} \tag{2.26}
\end{equation*}
$$

Combining this with the brightness change constraint equation, we have:

$$
\begin{equation*}
f E_{t}+\mathbf{v} \cdot \boldsymbol{\omega}+(\mathbf{r} \cdot \mathbf{n})(\mathbf{s} \cdot \mathbf{t})=0 \tag{2.27}
\end{equation*}
$$

Now, we have nine unknowns (the components of $\mathbf{t}, \boldsymbol{\omega}$, and $\mathbf{n}$ ) and can solve using least squares methods. Again, we can minimize the sum of the squared error over the image:

$$
\begin{equation*}
\min _{\boldsymbol{\omega}, \mathrm{t}, \mathbf{\mathrm { n }}} \iint_{I}\left(f E_{t}+\mathbf{v} \cdot \boldsymbol{\omega}+(\mathbf{r} \cdot \mathbf{n})(\mathbf{s} \cdot \mathbf{t})\right)^{2} d x d y \tag{2.28}
\end{equation*}
$$

Differentiating this expression and setting the result equal to zero gives:

$$
\begin{align*}
\iint_{I}\left(f E_{t}+\mathbf{v} \cdot \boldsymbol{\omega}+(\mathbf{r} \cdot \mathbf{n})(\mathbf{s} \cdot \mathbf{t})\right) \mathbf{v} d x d y & =\mathbf{0} \\
\iint_{I}(\mathbf{r} \cdot \mathbf{n})\left(f E_{t}+\mathbf{v} \cdot \boldsymbol{\omega}+(\mathbf{r} \cdot \mathbf{n})(\mathbf{s} \cdot \mathbf{t})\right) \mathbf{s} d x d y & =\mathbf{0} \\
\iint_{I}(\mathbf{s} \cdot \mathbf{t})\left(f E_{t}+\mathbf{v} \cdot \boldsymbol{\omega}+(\mathbf{r} \cdot \mathbf{n})(\mathbf{s} \cdot \mathbf{t})\right) \mathbf{r} d x d y & =\mathbf{0} \tag{2.29}
\end{align*}
$$

Even though these equations are nonlinear, there are iterative methods for their solution and, in fact, a closed form solution using eigenvalue/eigenvector analysis [26].

Another approach to simplifying the situation imposed by the local variation of the depth map $Z$ is to remove the translational component entirely. When we only have rotation, then the brightness change constraint equation becomes especially simple:

$$
\begin{equation*}
f E_{t}+\mathbf{v} \cdot \omega=0 \tag{2.30}
\end{equation*}
$$

This is always an over-constrained problem with three unknowns and $n^{2}$ constraints, one for every picture cell. We can minimize the square of the error of this equation:

$$
\begin{equation*}
\min _{\boldsymbol{\omega}} \iint_{I}\left(E_{t}+\frac{\mathbf{v} \cdot \boldsymbol{\omega}}{f}\right)^{2} d x d y \tag{2.31}
\end{equation*}
$$

to find the solution

$$
\begin{equation*}
\left[\iint_{I}\left(\mathbf{v v}^{T}\right) d x d y\right] \omega=-f \iint_{I}\left(\mathbf{v} E_{t}\right) d x d y \tag{2.32}
\end{equation*}
$$

which is clearly just a special case of Equation 2.24.
To examine when this least-squares method for recovering rotational velocity becomes illconditioned, an analysis was performed in [21] assuming a uniform distribution of the allowed directions of $\mathbf{v}$ which demonstrated that the $L^{2}$ condition number of the matrix in the left hand side of Equation 2.32 increases as the extent of the field of view (FOV) decreases. The FOV is the cone of $\mathbf{r}$ directions defined by the principal distance $f$ and finite extent of the image plane. With this analysis, the condition number reaches a minimum at a half-angle $\theta_{v}=57.42^{\circ}$. In general, the third component of $\boldsymbol{\omega}$, the rotation about the optic axis, is not recovered as accurately as the other two. The relative error between the third component and the other two varies inversely with the FOV [21].

Obviously, the more difficult situation due to the local variation of $Z$, and hence the more interesting one, is when we have some sort of translational motion. For simplicity, we will from now on eliminate the rotational component. Again, known scene geometry can greatly reduce the difficulty of the problem. As an example of a plain scene geometry, we can assume the presence of a plane perpendicular to the optic axis at a distance $Z_{0}$. In this case the solution becomes:

$$
\begin{align*}
& {\left[\iint_{I}\left(\mathbf{s s}^{T}\right) d x d y\right] } \mathbf{t}^{\prime}  \tag{2.33}\\
&=-\iint_{I}\left(\mathbf{s} E_{t}\right) d x d y  \tag{2.34}\\
& \mathbf{t}^{\prime} \equiv \frac{\mathbf{t}}{Z_{0}}
\end{align*}
$$

The third component of $\mathbf{t}^{\prime}$ is the now constant time to impact $\tau$. Notice the similarity to the solution for the case of pure rotation in Equation 2.32. The observations we noted for pure rotation also hold in this case. The condition number of the matrix in Equation 2.33 decreases with increasing fov, reaching a minimum at half-angle $\theta_{v}=54.74^{\circ}$, and the accuracy with which we recover the third component is always less than the other two and varies inversely with the fov. Thus, when examining rotation and translation separately, we find that a large FOV is required for accuracy. This is likely to also be necessary when recovering rotation and translation simultaneously because it becomes very difficult to differentiate between rotational and translational motion for small fovs.

Since we are interested in situations where the scene geometry is completely unknown, we now restrict our attention to the special case of pure translation with arbitrary scene geometry.

### 2.2.2 Translation: The Eigenvalue/Eigenvector Solution

Even when we choose to eliminate rotation, it is difficult to solve for the translational motion once again due to the local variation of $Z$. There are three approaches that we have explored for estimation of the translational motion alone. Through introduction of the FOE, these problems can be restated to yield simpler solutions. It is these simplified solutions that appear promising for implementation in analog visi.

Image points at which $E_{t}=0$ provide important constraints on the direction of translation; they are referred to as stationary points [21]. With $E_{t}=0$, the brightness constraint equation becomes:

$$
\begin{equation*}
\frac{\mathbf{s} \cdot \mathbf{t}}{Z}=0 \tag{2.35}
\end{equation*}
$$

With finite and nonzero $Z$, this implies that $\mathbf{s}$ and $\mathbf{t}$ are orthogonal. Ideally, nonparallel $\mathbf{s}$ vectors at two stationary points are sufficient to calculate the direction of the translation vector $\mathbf{t}$, and hence the foes. Of course, due to noise, the constraint equation will not be satisfied exactly, so we minimize the $L^{2}$ norm of the error of the equation for the set of stationary points $\left\{P_{n}\right\}:$

$$
\begin{equation*}
\min _{\mathbf{t}, \lambda} \sum_{\left\{P_{n}\right\}}(\mathbf{s} \cdot \mathbf{t})^{2}+\lambda\left(1-\|\mathbf{t}\|^{2}\right) \tag{2.36}
\end{equation*}
$$

Here we have added an additional constraint of $\|\mathbf{t}\|=1$ to account for the scale factor ambiguity. Clearly, we cannot estimate the absolute magnitude of the translation vector in the absence of additional information about $Z$. We can, however, estimate its direction. The resulting solution of this minimization is the eigenvalue/eigenvector problem:

$$
\begin{equation*}
\left[\sum_{\left\{P_{n}\right\}} \mathbf{s s}^{T}\right] \mathbf{t}=\lambda \mathbf{t} \tag{2.37}
\end{equation*}
$$

where we take as our solution the eigenvector corresponding to the smallest eigenvalue.
In order to understand more clearly the properties of this algorithm, we look more closely at the geometry of the brightness change constraint equation [21]. Knowing the permissible directions of $\mathbf{r}$ due to a finite field of view and noting that $\mathbf{s} \cdot \mathbf{r}=0$ from Equation 2.13, allows us to calculate the region of allowed $\mathbf{s}$ directions. The directions of $\mathbf{r}$ lie in a cone defined by the half angle $\theta$ of the field of view. For a given $\mathbf{r}, \mathbf{s} \cdot \mathbf{r}=0$ defines a plane in which $\mathbf{s}$ must lie. This plane cuts the unit sphere in a great circle and the collection of such great circles for all allowed $\mathbf{r}$ in the finite image plane forms the permissible band of $\mathbf{s}$ directions as shown in Figure 2-3. This band extends on the unit sphere the same angle $\theta$ as the field of view. Additionally, each point in the image plane constrains the translational vector $\mathbf{t}$ through Equation 2.17 to be in one hemisphere which is termed the compatible hemisphere. To see this we form the $\overline{\mathbf{s}}$-projection [21]:

$$
\begin{equation*}
\overline{\mathbf{s}}=-\operatorname{sign}\left(E_{t}\right) \mathbf{s} \tag{2.38}
\end{equation*}
$$



Figure 2-3: Permissible bands of $\mathbf{s}$ on the unit sphere. After [21].
We know that from Equation 2.17

$$
\begin{gather*}
E_{t}=-\frac{1}{Z}(\mathbf{s} \cdot \mathbf{t}) \\
\Rightarrow \overline{\mathbf{s}} \cdot \mathbf{t}=\operatorname{sign}\left(\frac{1}{Z}\right)|\mathbf{s} \cdot \mathbf{t}| \tag{2.39}
\end{gather*}
$$

Since imaged depth is positive, i.e. $Z>0$, this implies:

$$
\begin{equation*}
\overline{\mathbf{s}} \cdot \mathbf{t} \geq 0 \tag{2.40}
\end{equation*}
$$

Clearly, $\overline{\mathbf{s}}$ also lies in the same permissible band as $\mathbf{s}$, and hence $\mathbf{t}$ must be within $90^{\circ}$ of $\overline{\mathbf{s}}$, defining a compatible hemisphere. For each pixel in our imaging array, we can calculate an $\overline{\mathbf{s}}$ and the intersection of all of the resultant compatible hemispheres forms a polygon in which the direction of the translation vector $\mathbf{t}$ must lie. This polygon has relatively few sides; they are formed by points where $\overline{\mathbf{s}} \cdot \mathbf{t}=0$, i.e., constraints provided by stationary points. Thus, the algorithm described earlier essentially locates the best center of this region in a least squares sense. Equivalently, we can view the algorithm as finding the best great circle which fits the distribution of directions of the $s$ vector for all stationary points as shown in Figure 2-4.

### 2.2.3 Translation: The Linear Solution

If we pose the problem in terms of the $\operatorname{FOE}\left(x_{0}, y_{0}\right)$, we can instead use the simpler form of Equation 2.21 and minimize with $t_{z}=f$ :

$$
\begin{equation*}
\min _{\mathbf{r}_{0}} \sum_{\left\{P_{n}\right\}}\left(\mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)^{2} \tag{2.41}
\end{equation*}
$$



Figure 2-4: The great circle which fits the distribution of directions of $s$ vector for points where $E_{t} \approx 0$. After [21].

A linear closed form solution for this slightly different problem is:

$$
\begin{equation*}
\left[\sum_{\left\{P_{n}\right\}}\left(\mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T}\right)\right] \mathbf{r}_{0}=\sum_{\left\{P_{n}\right\}}\left(\mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T}\right) \mathbf{r} \tag{2.42}
\end{equation*}
$$

Note that this equation involves no dependence on the principle distance $f$ and is independent of the coordinate system origin! We do not need to know $f$ or the location of the principal point to find the foes. We do need to know the camera calibration in the case of Equation 2.37 when we were solving for the translation vector $t$.

In general, the approach of posing the problem in terms of the FOE and minimizing with $t_{z}=f$ leads to a linear solution. This is usually the simplest answer, and therefore the most appealing for realization in analog visi.

### 2.2.4 Translation: Minimizing $Z^{2}$

It is clear that good constraints of the $\operatorname{FOE}$ occur at points where $E_{t}=0$, usually a small set. This indicates that our answer is based on a few critical points and is therefore not especially robust. A modification of the preceding algorithm provides a means of estimating the FOE without explicitly finding this set and extends the computation to the entire image [21]. If we use an assumed velocity vector $\mathbf{t}^{\prime}$ as an estimate for $\mathbf{t}$ in Equation 2.17, we get incorrect depth values:

$$
\begin{equation*}
Z^{\prime}=Z\left(\frac{\mathbf{s} \cdot \mathbf{t}^{\prime}}{\mathbf{s} \cdot \mathbf{t}}\right) \tag{2.43}
\end{equation*}
$$

This equation implies that we can get negative depth values for incorrect choice of $\mathbf{t}^{\prime}$. Additionally, we can get values that will be very large, both positive and negative, near stationary points (wheres $\cdot \mathbf{t} \approx 0$ ). This suggests that, assuming the range of $Z$ is finite, minimization of the integral of $Z^{2}$ subject to $\|\mathbf{t}\|^{2}=1$ may be a good method to find the translation vector:

$$
\begin{equation*}
\min _{\mathbf{t}, \lambda}\left\{\iint_{I} \frac{(\mathbf{s} \cdot \mathbf{t})^{2}}{E_{t}^{2}+\eta^{2}} d x d y+\lambda\left(1-\|\mathbf{t}\|^{2}\right)\right\} \tag{2.44}
\end{equation*}
$$

where, in order to reduce potential problems with noise where $E_{t} \approx 0$, a positive constant has been added to $E_{t}^{2}$. The solution to this minimization problem is once again an eigenvalue/eigenvector problem:

$$
\begin{equation*}
\left[\iint_{I}\left(\frac{\mathbf{s s}^{T}}{E_{t}^{2}+\eta^{2}}\right) d x d y\right] \mathbf{t}=\lambda \mathbf{t} \tag{2.45}
\end{equation*}
$$

where we take as our solution the eigenvector corresponding to the smallest eigenvalue. Posing our problem in terms of the FOE with $t_{z}=f$ gives instead the simpler problem:

$$
\begin{equation*}
\min _{\mathbf{r}_{0}} \iint_{I} \frac{\left(\mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)^{2}}{E_{t}^{2}+\eta^{2}} d x d y \tag{2.46}
\end{equation*}
$$

It is important to note that for points where $E_{t}=0$, this error function is essentially the same as in Equation 2.41. Points other than stationary points are then weighted inversely with $E_{t}^{2}$ using a Cauchy function:

$$
\begin{equation*}
W\left(E_{t}, \eta\right)=\frac{1}{E_{t}^{2}+\eta^{2}} \tag{2.47}
\end{equation*}
$$

Now the integrals in this equation are over the whole image, as opposed to sums over the set of stationary points as in Equation 2.41. The solution to this problem becomes:

$$
\begin{equation*}
\left[\iint_{I} W\left(E_{t}, \eta\right)\left(\mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T}\right) d x d y\right] \mathbf{r}_{0}=\iint_{I} W\left(E_{t}, \eta\right)\left(\mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T}\right) \mathbf{r} d x d y \tag{2.48}
\end{equation*}
$$

or equivalently:

$$
\begin{align*}
& \iint_{I} W\left(E_{t}, \eta\right) E_{x}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right) d x d y=0 \\
& \iint_{I} W\left(E_{t}, \eta\right) E_{y}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right) d x d y=0 \tag{2.49}
\end{align*}
$$

The actual functional form of the weighting with $E_{t}$ in Equation 2.47 may not be essential, as long as the weight is small for large $E_{t}$ and large for small $E_{t}$. Thus, we may be able to use something much simpler, perhaps even a cutoff above $\left|E_{t}\right|>\eta[27,23]$. The new cutoff weighting function becomes:

$$
W\left(E_{t}, \eta\right)= \begin{cases}1 & \text { if }\left|E_{t}\right|<\eta  \tag{2.50}\\ 0 & \text { otherwise }\end{cases}
$$

### 2.2.5 Translation: Minimizing the Number of Negative Depth Values

Another promising approach to finding the $\operatorname{FOE}$ is based on the depth-is-positive constraint [28, 29, 30]. As noted in Equation 2.43, incorrect choice of vector $\mathbf{t}^{\prime}$ results in negative $Z^{\prime}(x, y)$. Imaged depth, however, must be positive.

We want methods which attempt to find the $t^{\prime}$ which minimizes the number of negative $Z^{\prime}$ values across the image:

$$
\begin{equation*}
\min _{x_{0}, y_{0}} \iint_{I} \mathrm{u}\left(E_{t}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right)\right) d x d y \tag{2.51}
\end{equation*}
$$

where $u(t)$ is the unit step function. Because the functional is not convex, this is a difficult problem to solve. We can attempt to find the minimum by searching over the available solution space. For each choice of $\left(x_{0}, y_{0}\right)$ we can calculate the total number of negative depth values. We can choose as an initial estimate of the FOE the location on a coarse tessellation of the image plane which has a minimum number negative depth values. Then, to achieve better resolution, we can perform finer searches about this estimate, until we reach the desired accuracy. Of course, this is highly computationally intensive and inefficient. To avoid this, we can formulate algorithms which use a convex error function instead.

One idea attempts to utilize a convex error functional which penalizes negative $Z^{\prime}$ much more heavily than positive $Z^{\prime}$ such as:

$$
\begin{equation*}
\min _{x_{0}, y_{0}} \iint_{I} \exp \left(\beta E_{t}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right)\right) d x d y \tag{2.52}
\end{equation*}
$$

where $\beta$ controls the steepness of the penalty for negative $Z^{\prime}$. Alternatively, we can formulate a convex error functional which penalizes negative depth values only:

$$
\begin{equation*}
\min _{x_{0}, y_{0}} \iint_{I}\left(-E_{t}^{2} \tau\left(x_{0}, y_{0}\right)\right)^{\alpha} \mathrm{u}\left(-\tau\left(x_{0}, y_{0}\right)\right) d x d y \tag{2.53}
\end{equation*}
$$

Choosing $\alpha>1$ makes each term in the sum strictly convex, and hence the sum is also strictly convex. We can additionally weight the terms in this sum by our confidence in the robustness of the measurements with respect to noise. Using a confidence measure that is proportional to both $E_{t}$ and the magnitude of $\mathbf{E}_{\mathbf{r}}$, we have

$$
\begin{equation*}
\min _{\mathbf{r}_{0}} \iint_{I}\left\|E_{t} \mathbf{E}_{\mathbf{r}}\right\|^{p}\left(E_{t} \mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)^{\alpha} \mathrm{u}\left(E_{t} \mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right) d x d y \tag{2.54}
\end{equation*}
$$

where $p$ controls our confidence in the data. This method should be less noise sensitive when compared with the other methods that we have discussed.

Yet another idea attempts to mesh the $Z^{2}$ approach with the idea embodied in Equation 2.51, by using a bi-quadratic error function:

$$
\begin{equation*}
\min _{\mathbf{r}_{0}} \iint_{I}\left(\frac{\left(\mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)^{2}}{E_{t}^{2}+\eta^{2}}\right)\left[\Lambda u\left(E_{t} \mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)+\mathrm{u}\left(-E_{t} \mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)\right] d x d y \tag{2.55}
\end{equation*}
$$

where $\Lambda$ controls the penalty assigned negative depth values compared to positive depth values. The solution to this problem then becomes:

$$
\begin{align*}
& {\left[\iint_{I} W \frac{\left(\mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T}\right)}{E_{t}^{2}+\eta^{2}} d x d y\right] \mathbf{r}_{0}=\iint_{I} W \frac{\left(\mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T}\right) \mathbf{r}}{E_{t}^{2}+\eta^{2}} d x d y}  \tag{2.56}\\
& W=\Lambda \mathrm{u}\left(E_{t} \mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)+\mathrm{u}\left(-E_{t} \mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right) \tag{2.57}
\end{align*}
$$

For a given $\Lambda$, these equations can be solved iteratively. If we set $\Lambda=1$, we are solving the $Z^{2}$ problem. By continuing on $\Lambda$, we penalize negative depth values more heavily. Of course, we can use alternative weighting with $E_{t}$ such as the cutoff weighting function in lieu of the Cauchy weight we have shown here.

### 2.2.6 Translation: Algorithms Based on the Distribution of Negative Depth Values

All of the algorithms based on the depth-is-positive constraint that we have discussed so far have been complex or inefficient, and therefore not suitable for implementation. Perhaps a more promising algorithm is based on the distribution of negative depth values for a given conjectured location of the FOE $\left(x_{0}^{\prime}, y_{0}^{\prime}\right)$ [30]. We require that

$$
\begin{equation*}
Z Z^{\prime}=\left(\frac{t_{z}}{E_{t}}\right)^{2}\left(\mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)\left(\mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}^{\prime}\right)\right)>0 \tag{2.58}
\end{equation*}
$$

since $Z>0$ and a possible solution $Z^{\prime}$ must also satisfy $Z^{\prime}>0$. If $t_{z} / E_{t}$ is finite and nonzero, this effectively reduces to

$$
\begin{equation*}
\left(\mathbf{E}_{\mathrm{r}} \cdot \mathbf{x}\right)\left(\mathrm{E}_{\mathrm{r}} \cdot \mathrm{x}^{\prime}\right)>0 \tag{2.59}
\end{equation*}
$$

where x is the vector from the point $\mathbf{r}$ to the true location of the foe and $\mathrm{x}^{\prime}$ is the vector from the point $\mathbf{r}$ to the assumed location of the foes. For a given point $\mathbf{r}$, this equation divides the possible directions of $\mathbf{E}_{\mathbf{r}}$ into a permissible and forbidden region. Examining Figure 2-5, we draw the vectors x and $\mathrm{x}^{\prime}$ for a given point P . For each vector, we then draw the line perpendicular to that vector. This divides the plane into four regions. If $\mathbf{E}_{\mathbf{r}}$ lies in the permissible regions, where the projection on both vectors is of the same sign, then the constraint $Z Z^{\prime}>0$ is satisfied. In the forbidden regions, the projections are of opposite sign, and the constraint is violated. Since we assume that we know nothing a priori about the image, we can use a model which assigns a uniform probability distribution to the possible directions of $\mathbf{E}_{r}$. In this case, the angle subtended by the forbidden region is a measure of the probability that the depth-is-positive constraint is violated at that point. Proceeding in this manner for every point $P$ in the image plane, we can define a probability map as shown in Figure 2-6. For example, for points P on the line segment connecting the true FOE to the conjecture, the constraint will be violated with probability 1. Additionally, on the extension of the line segment past the two foci, the probability of a negative depth value is zero. Elsewhere, the map indicates that points where


Figure 2-5: Determination of permissible and forbidden regions for directions of $\mathbf{E}_{\mathbf{r}}$.
the constraint is violated will tend to cluster about this line segment, with the probability of a negative depth value dropping inversely with the perpendicular distance from the line. These observations lead to a variety of algorithmic ideas.

We can assume an estimate for the $\operatorname{FOE}$, find the negative depth bit map using

$$
\begin{equation*}
\operatorname{sign}\left(Z^{\prime}\right)=\mathrm{u}\left(E_{t}\left(\left(x_{0}-x\right) E_{x}+\left(y_{0}-y\right) E_{y}\right)\right) \tag{2.60}
\end{equation*}
$$

and locate the "constraint" line which connects the conjecture to the true foe. Ideally, the intersection of two different constraint lines will give a good estimate of the true foes. In the presence of noise in the image brightness, we would want to find more than two constraint lines, and then calculate the true FOE as the point which minimizes the sum of squared distances from these constraint lines [30]. This is rather complicated; a simpler method would be to assume a conjecture, find the centroid of the resulting negative depth bit map, use this as the new estimate of the location of the true FoE, and iterate as necessary. The centroid $\mathbf{r}_{0}$ of a bit map is defined as:

$$
\begin{equation*}
\left[\iint_{I} b(x, y) d x d y\right] \mathbf{r}_{0}=\iint_{I} b(x, y) \mathbf{r} d x d y \tag{2.61}
\end{equation*}
$$

where $b(x, y)$ is our bit map. This is a reasonable calculation because the four-fold symmetry of the probability map implies that the expected location of the centroid lies halfway along the line connecting the two foci. This procedure can be thought of as "walking" down a constraint line.

However, there are two difficulties with this approach. First, if we assume that noise causes


Figure 2-6: The map of probabilities that the depth-is-positive constraint is violated for a given conjecture. The two foci refer to the locations of the true and assumed location of the FOE.
a uniform distribution of negative depth values even when we have the correct answer, then the centroid will be biased away from the desired location and towards the center of the image. Secondly, the finite extent of the image plane can violate our assumption of symmetry, also causing the centroid to deviate. To alleviate these problems, we can restrict the centroid calculation to a region of support (ROS) around the current estimate of the FOE. In this case, we are essentially performing the following iteration:

$$
\begin{equation*}
\iint_{I} W\left(\mathbf{r}, \mathbf{r}_{0}^{(n-1)}\right) \mathrm{u}\left(E_{t} \mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}_{0}^{(n-1)}-\mathbf{r}\right)\right)\left(\mathbf{r}_{0}^{(n)}-\mathbf{r}\right) d x d y=0 \tag{2.62}
\end{equation*}
$$

where $\mathbf{r}_{0}^{(n)}$ is the estimate of the FOE at the $n$th iteration and $W$ is some weighting function which selects the ros about the estimate of the FOE for the calculation. In practice, a weighting function of the form

$$
W\left(\mathbf{r}, \mathbf{r}_{0}\right)= \begin{cases}1 & \text { if }\left|x-x_{0}\right|<\lambda \text { and }\left|y-y_{0}\right|<\lambda  \tag{2.63}\\ 0 & \text { otherwise }\end{cases}
$$

would probably be simple to implement.

### 2.2.7 Translation: Solutions Which Favor Smoothness of Depth

Ideally, we would like to minimize the following error functional:

$$
\begin{equation*}
\min _{\mathbf{t}, Z}=\iint_{I}\left(Z E_{t}+(\mathbf{s} \cdot \mathbf{t})\right)^{2} d x d y \tag{2.64}
\end{equation*}
$$

Obviously, if the translation vector $\mathbf{t}$ is known, then we can set the integrand to zero at each point $(x, y)$ :

$$
\begin{equation*}
Z(x, y)=-\frac{(\mathrm{s} \cdot \mathrm{t})}{E_{t}} \tag{2.65}
\end{equation*}
$$

When we do not know the motion parameters as well, we must provide an additional constraint to find a solution. A constraint we may apply is smoothness of the depth map $Z(x, y)$ or, equivalently, the time to impact map $\tau(x, y)$.

$$
\begin{equation*}
\min _{\mathbf{r}_{0}, \tau} \iint_{I}\left(\left(\tau E_{t}+\mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)^{2}+\sigma\left(\tau_{x}^{2}+\tau_{y}^{2}\right)\right) d x d y \tag{2.66}
\end{equation*}
$$

This is a 2-D calculus of variations problem. Given an error function of the form:

$$
\begin{equation*}
J=\iint_{I} F\left(x, y, \Psi, \Psi_{x}, \Psi_{y}\right) d x d y \tag{2.67}
\end{equation*}
$$

we have the Euler equation which defines the functional solution $\Psi(x, y)$ which minimizes $J$ [25]:

$$
\begin{equation*}
F_{\Psi}=\frac{\partial}{\partial x} F_{\Psi_{x}}+\frac{\partial}{\partial y} F_{\Psi_{y}} \tag{2.68}
\end{equation*}
$$

with natural boundary conditions:

$$
\begin{equation*}
F_{\Psi_{x}} \frac{d y}{d s}=F_{\Psi_{y}} \frac{d x}{d s} \tag{2.69}
\end{equation*}
$$

where $s$ is a parameter which varies along the boundary of the region $I$ [25]. For this problem, the Euler equation becomes:

$$
\begin{gather*}
\sigma \nabla^{2} \tau=\left(\tau E_{t}+\mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right) E_{t}  \tag{2.70}\\
\tau_{x} \frac{d y}{d s}-\tau_{y} \frac{d x}{d s}=0 \tag{2.71}
\end{gather*}
$$

To find the other parameters, we can at the same time minimize the functional with $t_{z}=f$ :

$$
\begin{equation*}
\left[\iint_{I} \mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T} d x d y\right] \mathbf{r}_{0}=\iint_{I} \mathbf{E}_{\mathbf{r}}\left(\tau E_{t}+\mathbf{E}_{\mathbf{r}}^{T} \mathbf{r}\right) d x d y \tag{2.72}
\end{equation*}
$$

Implementation of Euler equations of this Poisson-like form can be accomplished using twodimensional resistive sheets in the continuous case and resistive grids in the discrete case [27]. Discontinuities in the depth map can also be accommodated perhaps through the use of fused resistors[3, 4, 31, 32].

### 2.3 Algorithmic Simulations

### 2.3.1 Synthetic Image Generation

In [23], the most promising of the proposed algorithms were extensively simulated in order to compare their accuracy, robustness, noise immunity, as well as their suitability for implementation in analog VLSI. For that investigation, synthetic image data of a scene consisting of a single arbitrarily oriented textured plane was exclusively used. The texture on the plane was a sinusoidal grating pattern of the form:

$$
\begin{equation*}
E_{s}\left(\alpha_{1}, \alpha_{2}\right)=\frac{E_{0}}{2}\left(1+\sin \left(\frac{\alpha_{1}}{\lambda_{1}}\right) \sin \left(\frac{\alpha_{2}}{\lambda_{2}}\right)\right) \tag{2.73}
\end{equation*}
$$

where $\alpha_{1}$ and $\alpha_{2}$ are coordinates in the object plane. This kind of pattern was used because of the large number of stationary points it provides during motion, and also because of the smoothly varying gradients of the resultant image sequences. The origin of this coordinate system is at $\mathbf{R}_{0}=\left(X_{0}, Y_{0}, Z_{0}\right)^{T}$ in the camera coordinate system. Defining the vectors $\mathbf{x}=$ $\left(x_{1}, x_{2}, x_{3}\right)^{T}$ and $\mathbf{y}=\left(y_{1}, y_{2}, y_{3}\right)^{T}$ as parallel to the axes in the object plane, we can define points in the plane as:

$$
\begin{equation*}
\mathbf{R}=\mathbf{R}_{0}+\alpha_{1} \mathbf{x}+\alpha_{2} \mathbf{y} \tag{2.74}
\end{equation*}
$$

Next using the perspective projection equation to find the 2-D mapping from plane coordinates $\left(\alpha_{1}, \alpha_{2}\right)$ to image coordinates $(x, y)$, we find:

$$
\left[\begin{array}{ll}
f x_{1}-x x_{3} & f y_{1}-x y_{3}  \tag{2.75}\\
f x_{2}-y x_{3} & f y_{2}-y y_{3}
\end{array}\right]\left[\begin{array}{l}
\alpha_{1}(x, y) \\
\alpha_{2}(x, y)
\end{array}\right]=\left[\begin{array}{c}
x Z_{0}-f X_{0} \\
y Z_{0}-f Y_{0}
\end{array}\right]
$$

To determine the correct vectors $\mathbf{x}$ and $\mathbf{y}$, we take the coordinate system in the image plane, rotate it by $\theta_{1}$ about the $x$ axis and then rotate it by $\theta_{2}$ about the $y$ axis. We perform these rotations using orthonormal rotation matrices resulting in:

$$
\mathbf{x}=\left[\begin{array}{c}
\cos \theta_{2}  \tag{2.76}\\
0 \\
\sin \theta_{2}
\end{array}\right], \mathbf{y}=\left[\begin{array}{c}
\sin \theta_{1} \sin \theta_{2} \\
\cos \theta_{1} \\
-\sin \theta_{1} \cos \theta_{2}
\end{array}\right]
$$

In a constant velocity motion sequence we merely change the location of the origin of the coordinate system of the object plane

$$
\begin{equation*}
\mathbf{R}_{0}(t)=\left(X_{0}(t), Y_{0}(t), Z_{0}(t)\right)^{T} \tag{2.77}
\end{equation*}
$$

at a constant rate $\mathbf{t}=\left(t_{x}, t_{y}, t_{z}\right)^{T}$. The FOE set up by this motion is:

$$
\left[\begin{array}{l}
x_{0}  \tag{2.78}\\
y_{0}
\end{array}\right]=\left[\begin{array}{l}
f\left(\frac{t_{x}}{t_{z}}\right) \\
f\left(\frac{t_{y}}{t_{z}}\right)
\end{array}\right]
$$



Figure 2-7: The three partial derivatives of image brightness at the center of the cube are estimated from the average of the first four differences along the four parallel edges. Here $i$ is in the $x$ direction, $j$ is in the $y$ direction and $k$ is in the time direction.

In order to approximate the brightness gradients $E_{x}, E_{y}$, and $E_{t}$, we require a pair of images taken sequentially in time. From this image pair, we can use centered finite differencing to estimate the gradients. It can be shown [18] that the first order difference approximations to these partial derivatives with the lowest order error terms in their Taylor expansions are:

$$
\begin{align*}
E_{x} \approx & \frac{1}{4}((E(i, j+1, k)-E(i, j, k))+(E(i+1, j+1, k)-E(i+1, j, k))  \tag{2.79}\\
& +(E(i, j+1, k+1)-E(i, j, k+1))+(E(i+1, j+1, k+1)-E(i+1, j, k+1))) \\
E_{y} \approx & \frac{1}{4}((E(i+1, j, k)-E(i, j, k))+(E(i+1, j+1, k)-E(i, j+1, k))  \tag{2.80}\\
& +(E(i+1, j, k+1)-E(i, j, k+1))+(E(i+1, j+1, k+1)-E(i, j+1, k+1))) \\
E_{t} \approx & \frac{1}{4}((E(i, j, k+1)-E(i, j, k))+(E(i+1, j, k+1)-E(i+1, j, k))  \tag{2.81}\\
& +(E(i, j+1, k+1)-E(i, j+1, k))+(E(i+1, j+1, k+1)-E(i+1, j+1, k)))
\end{align*}
$$

where we refer to the cube of pixels in Figure 2-7. Clearly, each of our estimates is the average of the first four differences taken over adjacent measurements in this cube. As such, the estimate applies best at the center of the cube.

### 2.3.2 Simulation Results

In [23], we examined the following algorithms as potential candidates for implementation:

- The eigenvector/eigenvalue solution, both with the Cauchy weighting of Equation 2.47 and with the cutoff weighting of Equation 2.50.
- The linear solution also with Cauchy weighting as in Equation 2.47 and cutoff weighting as in Equation 2.48.
- The one-sided convex error function penalizing negative depth values as in Equation 2.54.
- A least squares intersection of constraint lines based on the distribution of negative depth values.
- An iterative method based on "walking" down constraint lines given by the distribution of negative depth values.

The methods based on the distribution of negative depth values did not perform as well as the other methods, and hence were eliminated from consideration. The one sided convex error function, a method based on the number of negative depth values, did have better performance than the cutoff linear solution, but the increased complexity (estimated to be $>20 \%$ based on implementation considerations) more than made up for the enhanced performance. In comparing the eigensolution to the linear solution, we reached the following conclusions:

- The simpler linear solution has acceptable absolute error, and is marginally poorer in performance in general when compared with the full-blown eigenvalue/eigenvector solution. The simplicity of the linear solution is an acceptable trade-off for the degraded performance.
- All solution methods display a bias for nonzero $\eta$ which gets worse the farther away from the optic axis the $\operatorname{FOE}$ is. This error can be kept manageable by having a small $\eta$ in the weighting function. However, when the foe starts to leave the field of view the error gets much worse. This is understandable strictly from the geometry of the information garnished from the image data in such a situation. The $\mathbf{s}$ directions must all fall into the permissible band, which depends on the fov of the camera. Consider the situation when we intersect a narrow band (whose width is controlled by $\eta$ in our algorithms) of s locations about the great circle on which the stationary points lie with the permissible band. If the angle between the optic axis and the translational vector is small, then this narrow band falls entirely within the permissible band. Thus, their intersection goes all the way around the sphere, symmetrical about a plane splitting it in half, the normal of which is the desired translational vector. In this case, we expect small error with increasing $\eta$. However, if the angle is made large enough, then the circular band defined
by the translation vector exits from the permissible band, and hence is truncated. This happens when the $\operatorname{FOE}$ is moved near the edge of the fov and continues to be the case when it moves outside. The resulting regions are basically two parallelogram-like shapes on opposite sides of the sphere which become progressively smaller as $\mathbf{t}$ is rotated outside of the field of view. This sectioning of the data drastically reduces the sensitivity of the sum we are minimizing to errors in the direction of $t$ and consequently the error in the solution for the $\operatorname{FOE}$ found by our algorithms is quite large. Hence, we can only hope to find the FOE with reasonable accuracy in a region about the principal point and ending away from the image edges.
- The actual form of the weighting function in the linear solution is unimportant, as long as it is large for small $E_{t}$ and small for large $E_{t}$. Hence, we can use the simpler cutoff weighting function.
- The solution methods appear robust with respect to degradation due to noise. The noise added in the simulation can be thought of as modeling real noise, random offsets and nonlinearities that inevitably arise in the circuitry that can be used to implement the algorithm.

Hence, the linear solution with cutoff weighting appeared to be a viable candidate for implementation from an algorithmic point of view. Additionally, it is also possible to implement this algorithm in an analog visi chip, as we shall see in Chapter 3.

## The FOE Chip System Architecture and Circuit Design

### 3.1 Potential Approaches

Now we turn to potential implementations of the algorithm we have chosen. The system we design will solve:

$$
\begin{gather*}
\min _{\mathbf{r}_{0}} \iint_{I} W\left(E_{t}, \eta\right)\left(\mathbf{E}_{\mathbf{r}} \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)\right)^{2} d x d y  \tag{3.1}\\
W\left(E_{t}, \eta\right)= \begin{cases}1 & \text { if }\left|E_{t}\right|<\eta \\
0 & \text { otherwise }\end{cases} \tag{3.2}
\end{gather*}
$$

where the cutoff weighting function $W\left(E_{t}, \eta\right)$ selects those points in the image $I$ which are stationary points. The closed form linear solution to this problem is:

$$
\begin{equation*}
\left[\iint_{I} W\left(E_{t}, \eta\right)\left(\mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T}\right) d x d y\right] \mathbf{r}_{0}=\iint_{I} W\left(E_{t}, \eta\right)\left(\mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T}\right) \mathbf{r} d x d y \tag{3.3}
\end{equation*}
$$

or equivalently:

$$
\left[\begin{array}{ll}
\iint_{I} W\left(E_{t}, \eta\right) E_{x}^{2} d x d y & \iint_{I} W\left(E_{t}, \eta\right) E_{x} E_{y} d x d y \\
\iint_{I} W\left(E_{t}, \eta\right) E_{x} E_{y} d x d y & \iint_{I} W\left(E_{t}, \eta\right) E_{y}^{2} d x d y
\end{array}\right]\left[\begin{array}{c}
x_{0} \\
y_{0}
\end{array}\right]=-\left[\begin{array}{l}
\iint_{I} W\left(E_{t}, \eta\right) E_{x}\left(x E_{x}+y E_{y}\right) d x d y \\
\iint_{I} W\left(E_{t}, \eta\right) E_{y}\left(x E_{x}+y E_{y}\right) d x d y
\end{array}\right]
$$

We could design a system to calculate the elements of this matrix equation and solve for the FOE off-chip. This would require the on-chip calculation of five complex quantities. The complexity of these quantities makes such an approach prohibitive. We instead would like a system to calculate the two components of the location of the FOE using gradient descent. By using such a feedback approach, we can trade off the complexity of the required circuitry with the time required to perform the computation.

Given a convex error function $f(\alpha)$ of a parameter vector $\alpha=\left(\alpha_{0}, \cdots, \alpha_{N-1}\right)^{T}$ with a minimum, we can minimize this function via:

$$
\begin{equation*}
\frac{d \alpha}{d t}=-\beta \nabla_{\alpha} f(\alpha) \tag{3.4}
\end{equation*}
$$

where $\beta$ is a positive definite matrix. If we use the $L^{2}$ norm for $f$, the function is convex and a global minimum can exist. Then we can use gradient descent to solve Equation 3.1 to find:

$$
\begin{aligned}
\frac{d x_{0}}{d t} & =\beta_{0} \iint_{I} W\left(E_{t}, \eta\right) E_{x}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right) d x d y \\
\frac{d y_{0}}{d t} & =\beta_{1} \iint_{I} W\left(E_{t}, \eta\right) E_{y}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right) d x d y
\end{aligned}
$$

We could follow the lead of Tanner and Mead [2, 33] and build a massively parallel analog system to implement this. We would use photo-transistors as our imaging devices and estimate the brightness gradient in time using differentiators, and the brightness gradient in space using finite differences. Discretizing Equation 2.49, we arrive at:

$$
\begin{align*}
& \frac{d x_{0}}{d t}=\beta_{0} \sum_{(x, y) \in I} W\left(E_{t}, \eta\right) E_{x}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right) \\
& \frac{d y_{0}}{d t}=\beta_{1} \sum_{(x, y) \in I} W\left(E_{t}, \eta\right) E_{y}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right) \tag{3.5}
\end{align*}
$$

We can build an $n \times n$ array of analog processors coupled with photo-sensors. A processor at position $(x, y)$ in this array would calculate two currents:

$$
\begin{align*}
\Delta I_{x} & \propto W\left(E_{t}, \eta\right) E_{x}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right)  \tag{3.6}\\
\Delta I_{y} & \propto W\left(E_{t}, \eta\right) E_{y}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right)
\end{align*}
$$

These currents are injected by each processor into global busses for the voltages $x_{0}$ and $y_{0}$ respectively, thereby accomplishing the summations by Kirchoff's current law. The total currents injected into the busses would be:

$$
\begin{align*}
& \left(\Delta I_{x}\right)_{\text {total }} \propto \sum_{(x, y) \in I} W\left(E_{t}, \eta\right) E_{x}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right)  \tag{3.7}\\
& \left(\Delta I_{y}\right)_{\text {total }} \propto \sum_{(x, y) \in I} W\left(E_{t}, \eta\right) E_{y}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right)
\end{align*}
$$

These busses are terminated with capacitances $C_{x}$ and $C_{y}$. The capacitors satisfy:

$$
\begin{align*}
\frac{d x_{0}}{d t} & =\frac{\left(\Delta I_{x}\right)_{\text {total }}}{C_{x}} \\
\frac{d y_{0}}{d t} & =\frac{\left(\Delta I_{y}\right)_{\text {total }}}{C_{y}} \tag{3.8}
\end{align*}
$$

implementing Equation 3.5.

The major difficulty with this approach is that of area. The currents that the processors calculate require four multiplies and the cutoff weighting function. Including all of this circuitry per pixel in addition to the photo-transistors creates a very large pixel area. The number of pixels that we would be able to put on a single chip would therefore be small. The actual number of pixels contributing to our computation is small to begin with because the number of stationary points in the image is only a fraction of the total number of pixels. Thus, a large number of pixels is desirable to enhance the robustness of the computation. Additionally, a fully parallel implementation would be inefficient, again because only a small number of processors would be contributing, with the rest idle.

### 3.2 Richardson's Iterative Method

To increase the number of pixels and make more efficient use of area, the solution that was decided upon was to multiplex the system. Instead of computing all of the terms of our summation in parallel, we calculate them sequentially. Of course, we can no longer use the derivatives in the right hand side of Equation 3.5. We can use a forward difference approximation to model the gradient descent equation. Our new system of equations would become:

$$
\begin{align*}
& x_{0}^{(i+1)}=x_{0}^{(i)}+h \sum_{(x, y) \in I} W\left(E_{t}, \eta\right) E_{x}\left(\left(x-x_{0}^{(i)}\right) E_{x}+\left(y-y_{0}^{(i)}\right) E_{y}\right)  \tag{3.9}\\
& y_{0}^{(i+1)}=y_{0}^{(i)}+h \sum_{(x, y) \in I} W\left(E_{t}, \eta\right) E_{y}\left(\left(x-x_{0}^{(i)}\right) E_{x}+\left(y-y_{0}^{(i)}\right) E_{y}\right)
\end{align*}
$$

where $h$ is our time-step. Now this system is a discrete-time analog system as opposed to the continuous-time analog system we discussed earlier. This implementation method will allow us to put more pixels on the chip at the expense of taking longer to solve the problem.

If we define:

$$
\begin{align*}
& A=\sum_{(x, y) \in I} W\left(E_{t}, \eta\right) \mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}^{T}  \tag{3.10}\\
& b=\sum_{(x, y) \in I} W\left(E_{t}, \eta\right) \mathbf{E}_{\mathbf{r}} \mathbf{E}_{\mathbf{r}}{ }^{T} \mathbf{r} \tag{3.11}
\end{align*}
$$

then the equation that our system will solve is the $2 \times 2$ matrix problem:

$$
\begin{equation*}
A \mathbf{r}_{0}=b \tag{3.12}
\end{equation*}
$$

We can rewrite our solution method into the following form:

$$
\begin{equation*}
\mathbf{r}_{0}^{(i+1)}=\mathbf{r}_{0}^{(i)}+h\left(b-A \mathbf{r}_{0}^{(i)}\right) \tag{3.13}
\end{equation*}
$$

This is known as the Richardson iterative method [34] for solving the matrix system in Equation 3.12. It is in fact the simplest iterative method for solving a matrix equation. The transient solution to this equation is:

$$
\begin{equation*}
\mathbf{r}_{0}^{(i)}=\mathbf{e}^{(i)}+\mathbf{r}_{0} \tag{3.14}
\end{equation*}
$$

where $\mathbf{r}_{0}$ is the solution that we want and $\mathbf{e}^{(i)}$ is the error at the $i$ th iteration. This means:

$$
\begin{gather*}
\mathbf{r}_{0}=A^{-1} b  \tag{3.15}\\
\mathbf{e}^{(i)}=\mathbf{r}_{0}^{(i)}-\mathbf{r}_{0}=(I-h A)^{i} \mathbf{e}^{(0)} \tag{3.16}
\end{gather*}
$$

Clearly, in order for this system to be stable, we require that the error iterates go to zero. Thus, we must guarantee that the spectral radius of the iteration matrix is less than unity. If we examine the eigenvalues $\lambda^{\prime}$ of the iteration matrix we find that they are related to the eigenvalues $\lambda$ of the matrix $A$ by:

$$
\begin{equation*}
\lambda^{\prime}=1-h \lambda \tag{3.17}
\end{equation*}
$$

Since $A$ is symmetric and positive semi-definite (typically definite in practice), we know that the eigenvalues of $A$ are real and positive. Requiring the spectral radius of the iteration matrix to be less than unity results in the following requirement on $h$ for stability:

$$
\begin{equation*}
0 \leq h \leq \frac{2}{\lambda_{\max }} \tag{3.18}
\end{equation*}
$$

We can choose the optimal $h$ to minimize the convergence time of the iteration. This $h_{\text {optimal }}$ solves:

$$
\begin{equation*}
\min _{h}\left(\max \left(\left|1-h \lambda_{\min }\right|,\left|1-h \lambda_{\max }\right|\right)\right) \tag{3.19}
\end{equation*}
$$

which gives:

$$
\begin{equation*}
h_{\text {optimal }}=\frac{2}{\lambda_{\min }+\lambda_{\max }}<\frac{2}{\lambda_{\max }} \tag{3.20}
\end{equation*}
$$

The optimal $h$ depends on the sum $\lambda_{\max }+\lambda_{\min }$. Since our system is two-dimensional, this is the sum of the eigenvalues which is also the trace of the matrix $A$. This results in:

$$
\begin{equation*}
h_{o p t i m a l}=\frac{2}{\sum_{(x, y) \in I} W\left(E_{t}, \eta\right)\left(E_{x}^{2}+E_{y}^{2}\right)} \tag{3.21}
\end{equation*}
$$

Hence, we require our system at a minimum to calculate three quantities: the residue $b-A \mathbf{r}_{0}^{(i)}$ and the weighted squared image gradient $\sum_{(x, y) \in I} W\left(E_{t}, \eta\right)\left(E_{x}^{2}+E_{y}^{2}\right)$. Additionally, a fourth quantity, $\sum_{(x, y) \in I}\left|E_{t}\right|$, is useful in practice for setting the width $\eta$ of the weighting function [23].

### 3.3 The System Architecture

The approach that was decided upon to implement the system described in Equation 3.9 uses charge-coupled devices (CCDS) as image sensors. If we expose a CCD to light over a short period of time, it stores up a charge packet which is linearly proportional to the incident light during this integration time. Arrays of CCDs can be manipulated as analog shift registers as well as imaging devices. This allows us to easily multiplex a system which uses ccDs. Since we intend to process image data in the voltage/current domain, we must convert the image charge


Figure 3-1: Block diagram of the system architecture of the foe chip.
to voltage and this can be done nondestructively through a floating gate amplifier. Thus, we can shift our image data out of a CCD array column-serial and perform our calculations one column at a time. Instead of $n^{2}$ computational elements corresponding to the parallelism of a continuous-time system, we now only have $n$. Clearly, we can increase our pixel resolution significantly and design more robust circuitry to perform the computations.

The system architecture used in the foe chip is shown in Figure 3-1. It is composed of four main sections: the CCD imager with storage and an input/output serial shift register, the array of floating gate amplifiers for transducing image charge to voltage, the cmos array of analog signal processors for computing the required column sums, and the position encoder providing $(x, y)$ encoding in voltage to the cmos array as data is processed.

The input/output CCD shift register at the left side of the block diagram allows us to disable the imager, and insert off-chip data into the computation. This shift register can also clock data out of the CCD imager, letting us see the images that the system is computing with. Thus we have four possible testing modes: i) computer simulated algorithm on synthetic data, ii) computer simulated algorithm on raw image data taken from the imager, iii) chip processing of synthetic data input from off-chip, and iv) chip processing of raw image data acquired in the on-chip imager. Of course, the last mode is the most important. With these four testing
modes, we can separately evaluate algorithm performance and system performance.
The function of the interline ccD imager with storage is to acquire the two images in time necessary to estimate the brightness gradients. Once two images have been acquired, we shift them to the right one column at a time. The floating gate amplifiers transduce this charge signal into voltages which are applied to the analog signal processors. As input, these processors also require the present $(x, y)$ position of the data, provided by the position encoder at the far right of the diagram, and the current estimate of the location of the FOE, $\mathbf{r}_{0}^{(i)}=\left(x_{0}^{(i)}, y_{0}^{(i)}\right)$, which is driven in from off-chip. From the image data, the pixel position, and the foe estimate, the processors compute the four desired output currents which are summed up the column in current and sent off-chip. To complete the iterative feedback loop, we must sum these outputs in time as columns of image data are shifted out and update the FOE estimate appropriately. While this could also be done on the chip, this was done off-chip in DSP for testing flexibility. Due to the difficulty in re-circulating image data on-chip, we further acquire new image pairs for each successive iteration of the feedback loop. We could alleviate this problem by moving our imager off-chip and adding a frame buffer, but our architectural goal was a single-chip system.

### 3.4 Architecture Simulation

Using a constant feedback gain $h$, Figure 3-2 shows a typical simulated transient for $x_{0}$ as it converges to the FOE based on a synthetically generated image sequence. For this simulation, the loop gain $h \lambda_{\max }$ is always less than 1 corresponding to an over-damped situation, and the system exhibits the expected exponential decay. Figure $3-3$ shows the case where the loop gain is approximately unity, i.e. the critically damped situation, which shows the fastest convergence time. Figure 3-4 demonstrates a under-damped situation where the loop gain is greater than unity but less than 2 where instability sets in, and the transient displays the expected oscillation. Clearly, in spite of the time-varying $A$ matrix and $b$ forcing vector due to new image data on every iteration of the feedback loop, the system qualitatively exhibits the same behavior we expect if $A$ and $b$ were constant. Typical steady-state error was $2 \%$ full scale.

In a real system implementation, we will most likely have several significant limitations. The most obvious is that the analog multipliers we use to calculate the residue potentially will be saturating. This means that they will act like multipliers for only a limited input signal range. Outside of this range, they give a fixed signal. Such a limitation was also taken into account in the system simulations. Figure $3-5$ shows the same simulation as in Figure 3 -3, except the input range of the multipliers is restricted to $15.6 \%$ of the available position encoding range, and furthermore the feedback is only allowed to change the estimate by $7.8 \%$ full scale per time-step. The initial convergence is linear, as we would expect, until the error signal drops below the saturation threshold, after which it becomes exponential. Based on simulations such as these, we were confident that the FOE system will perform adequately under the expected


Figure 3-2: Simulated foe system transient on synthetic image data with ( $x_{0}, y_{0}$ ) = (22.5,42.5). Loop gain $h \lambda_{\max }$ is less than 1.


Figure 3-3: Simulated foe system transient on synthetic image data with ( $x_{0}, y_{0}$ ) = (22.5,42.5). Loop gain $h \lambda_{\max } \approx 1$.


Figure 3-4: Simulated foe system transient on synthetic image data with $\left(x_{0}, y_{0}\right)=$ (22.5,42.5). Loop gain satisfies: $1 \leq h \lambda_{\max } \leq 2$.


Figure 3-5: Simulated foe system transient on synthetic image data with $\left(x_{0}, y_{0}\right)=$ (22.5,42.5). Loop gain $h \lambda_{\max } \approx 1$. Saturating multipliers and sums are modeled.
conditions of varying $A, b$ and saturating multipliers.

### 3.5 Circuit Structures

With the specified system architecture in mind, we can now turn to an explicit description of the various circuit components in the FOE chip. These can be broken up into two parts, each of which will be discussed in turn: the CCD section comprising the imager, I/O register, and floating gate amplifiers, and the cmos section comprising the processing array and the position encoder. Figure 3-6 shows a photograph of the fabricated foe chip with the various sections highlighted. The floorplan of the actual chip closely matches the system architecture shown in Figure 3-1.

### 3.5.1 Charge Coupled Device Fundamentals

In this section, we present a short review of the principles of charge coupled devices which then segues into the design of the interline CCD imager used for image acquisition and the floating gate amplifiers used for charge sensing on the FOE chip. There are two basic types of CCD structures: the surface channel CCD where the charge signal resides at the surface of the semiconductor and oxide interface and the buried channel CCD where the charge is confined to a thin layer away from the interface [35]. The process which we will be using to fabricate the FOE chip is an $10 \mathrm{~V} n$-well $2 \mu \mathrm{~m}$ buried channel ccd/bicmos double-poly double-metal Orbit process, which we access through mosis [36]. However, we begin our discussion by focusing on the surface channel device due to its conceptual simplicity.

### 3.5.1.1 The MOS Capacitor

The surface channel CCD bears a direct correspondence with the mos capacitor. The basic mos capacitor structure, shown in Figure 3-7, is a sandwich consisting of a gate electrode over a thin insulator on top of a silicon semiconductor substrate. Typically, the gate electrode is composed of degenerately doped polysilicon and the insulator of silicon dioxide. In this discussion, we assume that the silicon semiconductor substrate is of $p$-type. The various equilibrium states of the mos capacitor can be summarized in the energy band and charge distribution diagrams of Figure 3-8. If a negative voltage is applied to the gate relative to the bulk (a), then holes (the majority carrier in p-type material) are attracted to the surface of the semiconductor, imaging the negative gate charge. Due to band bending, the semiconductor surface is even more p-type than the bulk, and is said to be accumulated with majority carriers. When no bias is applied (b), which is the flat-band condition, then there will be a uniform distribution of holes throughout the semiconductor, and none attracted to the interface. Because of oxide charge and differences in the work functions between the gate and the substrate, a real device requires a nonzero gate voltage $V_{F B}$ for this flat-band condition. As the gate voltage is raised


Figure 3-6: Photograph of the fabricated FOE chip with the various components indicated.


Figure 3-7: An MOS Capacitor.
above flat-band (c), holes are repelled from the surface and a depletion layer is formed exposing negative ionized acceptor charge. As the gate voltage continues to be increased, this depletion layer extends further and further into the bulk and the surface potential of the semiconductor simultaneously becomes more and more positive. A gate voltage is eventually reached wherein electrons (the minority carriers in p-type material) are attracted to the surface, forming a thin layer of inversion charge. This occurs when the surface potential of the semiconductor $\phi_{s}$ is between $\phi_{F}$ and $2 \phi_{F}$, where $\phi_{F}=(k T / q) \ln \left(N_{a} / n_{i}\right)$. In this weak inversion regime (d), further increases in the gate bias attracts more inversion charge and also increases the width of the depletion region. The conduction band bends close enough to the Fermi level such that appreciable amounts of minority electrons are produced. Finally, a gate bias is reached after which further increases result in more inversion charge, while the depletion width remains essentially unchanged. This is the strong-inversion regime ( $\phi_{s} \approx 2 \phi_{F}$ ). The onset of this regime (e) is typically defined when the Fermi level is as much above the intrinsic level at the surface as it is below the intrinsic level in the bulk.

The formation of an inversion layer in an mos transistor normally corresponds to the creation of a conducting channel from source to drain with the minority charge coming from the source and drain of the transistor. However, in the mos capacitor there are no drain and source providing minority carriers; the inversion charge typically comes from either thermal generation, optical processes, or is intentionally injected into the device by a charge input structure, which we will discuss later. Hence, if the gate of the mos capacitor is suddenly stepped well beyond the threshold voltage, an inversion layer cannot form immediately. In this situation, called deep-depletion, the depletion region extends much further into the bulk than it would normally at equilibrium, and most of the gate-to-bulk voltage is dropped across it. As minority carriers are introduced, the surface potential drops and the inversion layer increases until equilibrium is finally attained. However, the mos capacitor is seldom allowed to achieve equilibrium when operated as a CCD ; it is typically operated in the non-equilibrium deep-depletion mode. It is normally used as a charge storage device by intentionally introducing inversion charge to the deep-depleted substrate beneath the gate.

(a)


(b)


Flatband

(c)


(d)


(e)


Figure 3-8: Energy band diagrams and charge distributions for the MOS capacitor in (a) accumulation, (b) flatband, (c) depletion, (d) weak inversion, and (e) strong inversion. After [37].

### 3.5.1.2 The Delta-Depletion Approximation

The delta-depletion approximation [37] is often used to derive a useful closed form solution relating the surface potential with the gate to bulk voltage and inversion charge. In this approximation, the inversion charge is assumed to be a delta function at the semiconductor surface, while the space-charge layer is assumed to be fully depleted of mobile carriers and ending abruptly at a depth $x=W$. In the completely depleted case, we have the charge density $\rho$ :

$$
\begin{equation*}
\rho=-q\left(N_{a}-N_{d}\right) \text { for } 0 \leq x \leq W \tag{3.22}
\end{equation*}
$$

Integrating once to get the $E$-field with the boundary condition of zero $E$-field in the bulk, we find:

$$
\begin{equation*}
E=\left(\frac{q\left(N_{a}-N_{d}\right)}{\epsilon_{s i}}\right)(W-x) \text { for } 0 \leq x \leq W \tag{3.23}
\end{equation*}
$$

Integrating once again to get potential with the boundary condition of zero potential in the bulk:

$$
\begin{equation*}
\phi=\left(\frac{q\left(N_{a}-N_{d}\right)}{2 \epsilon_{s i}}\right)(W-x)^{2} \text { for } 0 \leq x \leq W \tag{3.24}
\end{equation*}
$$

The surface potential is $\phi(0)$ :

$$
\begin{equation*}
\phi_{s}=\left(\frac{q\left(N_{a}-N_{d}\right)}{2 \epsilon_{s i}}\right) W^{2} \tag{3.25}
\end{equation*}
$$

Turning this around we find that the depletion width is

$$
\begin{equation*}
W=\sqrt{\frac{2 \epsilon_{s i} \phi_{s}}{q\left(N_{a}-N_{d}\right)}} \tag{3.26}
\end{equation*}
$$

The bias voltage $V_{G}-V_{F B}$ is dropped across the oxide ( $V_{o x}$ ) and the substrate $\left(\phi_{s}\right)$ while the total semiconductor charge $Q_{s}$ is the sum of the inversion charge $Q_{i n v}$ and the bulk charge $Q_{B}$ :

$$
\begin{align*}
V_{G}-V_{F B} & =V_{o x}+\phi_{s}  \tag{3.27}\\
& =-\left(\frac{Q_{s}}{C_{o x}}\right)+\phi_{s}  \tag{3.28}\\
& =-\left(\frac{Q_{i n v}+Q_{B}}{C_{o x}}\right)+\phi_{s}  \tag{3.29}\\
& =-\left(\frac{Q_{i n v}+q\left(N_{a}-N_{d}\right) W}{C_{o x}}\right)+\phi_{s} \tag{3.30}
\end{align*}
$$

Substituting in for the depletion width from Equation 3.26 and solving, we find:

$$
\begin{equation*}
\phi_{s}=V_{G}-V_{F B}+\frac{Q_{i n v}}{C_{o x}}-V_{o}\left[\sqrt{1+2\left(\frac{V_{G}-V_{F B}+Q_{i n v} / C_{o x}}{V_{o}}\right)}-1\right] \tag{3.31}
\end{equation*}
$$

where

$$
\begin{equation*}
V_{o}=\frac{q\left(N_{a}-N_{d}\right) \epsilon_{s i}}{C_{o x}^{2}} \tag{3.32}
\end{equation*}
$$



Figure 3-9: The potential into the semiconductor for a deep-depletion MOS capacitor with 0 , $1 / 4,1 / 2,3 / 4$, and full charge. The $W$ s refer to the widths of the resulting depletion regions. After [37].

Typically, in today's processes $V_{o}$ is small and neglecting the last term usually leads to $<10 \%$ error. As illustrated in Figure 3-9, this leaves a linear relationship between the surface potential $\phi_{s}$, the inversion charge $Q_{i n v}$, and the gate voltage $V_{g}$ :

$$
\begin{equation*}
\phi_{s}+V_{F B} \approx V_{G}+\frac{Q_{i n v}}{C_{o x}} \tag{3.33}
\end{equation*}
$$

### 3.5.1.3 The Potential Well Analogy

The linear nature of this relationship allows us to form the highly useful potential well analogy with regard to the charge-storage operation of the mos capacitor. Applying a gate voltage in excess of the threshold voltage causes the formation of a "potential well" linearly related to the gate voltage $V_{G}$. As shown in Figure 3-10, the surface potential can then be viewed as describing the location of the surface of the "water" (charge) in this well. Introduction of inversion charge into the well or bucket causes it to fill up; the depth of the well as measured from the top to the surface of the water (charge) decreases analogous to the decrease in surface potential with increasing inversion charge in Equation 3.33 ( $Q_{\text {inv }}<0$ for p-type material). Of course, this simple analogy of water filling up buckets created by the gate voltage is for conceptional purpose only; the inversion charge is really contained in a thin layer at the oxidesemiconductor interface. Also, the bucket cannot be completely filled up; it has a minimum depth of $2 \phi_{F}$. The maximum charge handling capacity of the mos capacitor is fixed by the depth of the well, determined by both the thickness of the gate oxide and the magnitude of the gate voltage, and the area of the gate, which determines the area of the cross-section of the capacitor. Lateral charge confinement is typically accomplished by potential barriers provided


Figure 3-10: The potential well analogy showing the surface potential and the corresponding "bucket" filled with "water" at the $0,1 / 4,1 / 2,3 / 4$, and full packet levels. After [37].


Figure 3-11: Diagrammatic representation of a typical surface-channel ccd, including a fill-and-spill input structure on the left and a floating diffusion output structure on the right.
by field implants and/or adjacent gates. To find $Q_{\max }$, we substitute the strong inversion condition $\phi_{s}=2 \phi_{F}$ and rearrange Equation 3.33 to find:

$$
\begin{equation*}
Q_{\max } \approx-\left(V_{G}-V_{F B}-2 \phi_{F}\right) C_{o x} \tag{3.34}
\end{equation*}
$$

### 3.5.1.4 The Surface Channel CCD

A surface channel charge-coupled device (CCD) is an array of closely spaced mos capacitors as shown in Figure 3-11 [35, 38, 39, 37]. The signal of interest consists of "charge" stored in the depleted silicon beneath the gates. Each mos capacitor is "coupled" to its immediate neighbors through the substrate, which forms a common bottom plate for the capacitors. Such a structure has traditionally had three main applications: as a method for short-term storage (for example, dynamic memory), as a shift register, and as an image sensor. Other applications such as charge domain signal processing have received much attention [38, 39, 40, 41, 42, 6, 12, 8, 14] but have
yet to achieve significant commercial success.

### 3.5.1.5 Charge Storage and Dark Current

The charge storage capability of the mos capacitor obviously leads to the first application. The storage is only short-term as charge cannot be held indefinitely under the gate. The potential wells formed beneath the CCD gates will eventually fill up on their own with thermally generated carriers, called dark current. However, with today's processing technology the thermal relaxation time of ccDs can be on the order of minutes at room temperature [39]. The figure of merit for dark current is the thermal current density $J_{D}$, and by optimizing fabrication to minimize dark current, current densities of $J_{D}=1-2 n A / \mathrm{cm}^{2}$ are achieved by modern CCD processes. With typical numbers such as a $t_{o x}$ of $40 \mathrm{~nm}, C_{o x}=0.86 \mathrm{fF} / \mu \mathrm{m}^{2}$, and a 5 V bias, $Q_{\max } \approx 2.5 \times 10^{12} e^{-} / \mathrm{cm}^{2}$ (which is about $2.5 \mathrm{Me}-$ for a CCD of size $100 \mu \mathrm{~m}^{2}$ ). With a $J_{D}$ of $1 \mathrm{nA} / \mathrm{cm}^{2}$, it would take on order 400 seconds to form a full inversion charge. Of course, for eight bit accuracy this would be reduced to 3 seconds for 1 LSB of offset. For ccd systems operating in the multiple $M H z$ range, the error due to dark current is negligible. Of course, dark current is a thermal process, and as such exhibits exponential dependence on temperature. As a rule of thumb, one expects a doubling of $J_{D}$ for every $6^{\circ} \mathrm{C}$ temperature increase.

### 3.5.1.6 CCDs as Analog Shift Registers

By suitable manipulation of gate voltages, we can transfer charge from beneath a gate to an adjacent gate. This is the fundamental operation of an analog shift register, the second main CCD application. Figure 3-12 provides an example of this shifting of charge in CCDS using the bucket and water analogy. Here, we use four phases of clock for moving the charge down the register. Other clocking schemes are certainly possible. Two phase and three phase clocking are popular alternatives. However, two phase clocking uses a buried electrode or castellated gate oxide to accomplish charge transfer, requiring additional processing [38]. Three phase clocking normally requires three levels of polysilicon. Since we will be using a double polysilicon process for the $\operatorname{FOE}$ chip, we cannot use standard three phase clocking, as that would result in each clock being connected to both levels of polysilicon. In this case we could not use clock levels to compensate for mismatches in the CCD operation due to the different thicknesses of gate oxide under each polysilicon. Four-phase clocking allows for this sort of compensation, and this methodology stores charge under two gates at a time, effectively doubling the size of the maximum charge packet when compared to the two-phase or three-phase approach.

Initially (time $t_{1}$ ), the charge is confined under $\phi_{1}$ and $\phi_{2}$, while the other two phase are held low. At time $t_{2}$, we raise the gate voltage on $\phi_{3}$ and drop it on $\phi_{1}$. This causes the potential well under $\phi_{1}$ to collapse and a potential well under $\phi_{3}$ to form. The charge flows into the newly created well and out of the collapsed well, so that at time $t_{3}$ the charge now resides under phases $\phi_{2}$ and $\phi_{3}$. This process of transferring charge from under a gate to an adjacent


Figure 3-12: Shifting charge using two levels of polysilicon and four overlapping clock phases.


Figure 3-13: (a) Potential "bumps" caused by gate separation leading to transfer inefficiency. (b) Overlapping gate structure alleviating potential "bumps".
gate is accomplished through three mechanisms. Initially, the charge moves due to self-induced drift caused by the electrostatic repulsion of the carriers. In the intermediate stages of transfer, the lateral fringing fields in the substrate set up by the potential difference between the adjacent gates dominates the transfer. The final stage is governed by thermal diffusion of the carriers.

Proceeding in a likewise bucket-brigade manner, we can shift charge from $\phi_{2}, \phi_{3}$ to $\phi_{3}, \phi_{4}$ at time $t_{5}$ to $\phi_{4}, \phi_{1}$ at time $t_{7}$ and back to $\phi_{1}, \phi_{2}$ at time $t_{9}$. Note that this process can be reversed and the charge made to flow to the left instead of the right. Thus, the shifting can be bidirectional.

### 3.5.1.7 Transfer Inefficiency

Of critical importance for the proper operation of CCDs is how completely charge can be transferred from under a gate to its adjacent neighbor. The amount of charge lost in each transfer is termed the transfer inefficiency. There are three main causes for the loss of transfer efficiency: a) potential barriers between the gates, b) insufficient time was allowed for the transfer process to complete, and c) some charge is trapped in interface states whose emission time is longer than the transfer time. If the gates are spaced too far apart, then the surface potential develops bumps as shown in Figure 3-13a, trapping charge and seriously degrading performance. To alleviate this, adjacent ccDs have overlapping gates as shown in Figure 3-13b in order to assure proper transfer.

Charge-transport theory, neglecting interface trapping, predicts that the characteristic time of charge transfer goes as $L^{2}$, where $L$ is the length of the CCD gate [37]. This would seem to imply that any desired transfer efficiency can be achieved if one only waited long enough. This turns out to not be the case due to surface traps, which become the limiting factor for charge transfer in surface channel ccDs. One technique for reducing the effect of these traps is to use fat zeros. In this approach, the CCD is operated with a small amount of charge always contained in every well, and the signal charge is then added to this background level. The idea is that the traps are kept full by the fat zero, reducing their effect on the charge packet size.

Even so, good surface channel CCDs can achieve transfer inefficiencies on order $1 \times 10^{-4}$, which gives a transfer efficiency of 0.9999 . The reason that having a very high transfer efficiency is so important is due to the large number of transfers that a charge packet is typically subjected to, which may number in the thousands. A typical large scale CCD imager may require a thousand or more transfers worst case before the last charge packet in the array is sensed, and with four nines of transfer efficiency, one thousand transfers results in $(0.9999)^{1000}=0.90$ giving a $10 \%$ signal reduction.

### 3.5.1.8 Imaging

cCDs have by far had their most impact as image sensors [43, 38, 37]. Upon entering the substrate, photons are absorbed and create electron-hole pairs. This absorption process is most effective in the visible and near-infrared wavelengths for silicon. The minority carriers (electrons in $p$-type material) generated in the depletion region are all collected there, while those within a diffusion length of the depletion region experience a diffusion gradient towards the region, enhancing their collection. Electrons generated outside of one diffusion length are highly likely to be recombined and lost. Once in the depletion region of the CCD structure, the electrons are attracted by those gates with the biggest surface potentials, and collect there. The efficiency of this operation, the quantum efficiency, is defined as the mean number of minority carriers produced by a photon and collected by the CCD.

There are two main methods for introduction of photons into the substrate: through the front-side or the back-side of the imaging chip. Illuminating through the front has as its advantage simplicity, while back-side illumination frequently requires thinning of the chip. The drawback of front-side illumination is the resulting interference effects in the visible spectrum due to the sandwich of oxide and polysilicon layers which the photons must pass through to reach the substrate. This produces non-uniform responsivity with wavelength, and also reduces the quantum efficiency substantially as shown in Figure 3-14. The process which we will use to fabricate the FOE chip does not have the required thinning, nor does the package provided by mosis allow for backside illumination. Hence, we will use front-face imaging, with light passing through openings in a second-level metal light shield on the chip and then through the polysilicon gate of a collection CCD to the substrate. This typically has a quantum efficiency of approximately $20-30 \%$.

### 3.5.1.9 Charge Input

Signal charge under a CCD gate can arise from imaging or thermal generation. Obviously, we would like to be able to intentionally introduce a known amount of charge into a CCD structure. The charge-input circuit shown in Figure 3-15a uses the traditional fill-and-spill technique [38]. This structure consists of an input diffusion $I D$ forming a diode with the substrate and two input gates, $I S$ and $R G$, followed by a standard ccD shift register. Initially (time $t_{1}$ ), the diode


Figure 3-14: Typical optical ccd responsivity. From [38].
is reverse biased, and the two gates have a potential difference representing the desired input. At time $t_{2}$ the diode voltage is pulsed low filling the potential well created by the two input gates. At time $t_{3}$, the diode is sent high, once again becoming reverse biased and allowing the excess charge to spill back. This fill-and-spill method leaves a charge packet under the input gates which is proportional to their potential difference, and which can then be entered into the CCD shift register at time $t_{4}$.

There are two main drawbacks to the standard fill-and-spill structure. The voltage on $R G$ is typically held constant, and in order to get the charge out of $R G$ and into the shift register at time $t_{4}$ the potential well in the register must be deeper. The result of this is a reduction in the size of the charge packet that can be input into the structure. To fix this, the reference gate can be pulsed low to get the charge out. The other main drawback is that the gates doing the metering are adjacent, and therefore must be on different levels of polysilicon because of the required overlap for transfer efficiency. Typically, the two polys have slightly different characteristics such as gate oxide thickness $t_{o x}$, oxide charge, etc. This gives rise to a difference in the depth of the potential well for the same voltage. To fix these problems, we can use the so-called split-gate input structure [44]. This circuit is a slight modification of the fill-and-spill structure and is shown in Figure 3-15b.

Here we have added a floating diffusion in between the metering gates. At time $t_{1}$, the diode is initially reverse biased, the input gate $I S$ is fixed at the desired input level, the reference gate $R G$ is off, and the first gate of the shift register $P_{1}$ is on with an empty well. At time $t_{2}$ the diode voltage is pulsed low filling the floating diffusion up to the level defined by the input gate potential. At time $t_{3}$, the diode is sent high, once again becoming reverse biased and allowing the excess charge to spill back. Signal charge is now stored in the floating diffusion. At time $t_{4}$, we pulse $R G$ to the reference level, and a charge packet proportional to the voltage difference between the input gate and the reference level is entered into the shift register. Now, the two


Figure 3-15: Input structures, clocking waveforms, surface potentials, and signal charge, for (a) the standard fill-and-spill approach and (b) for the split-gate fill-and-spill technique.
metering gates are separated by the floating diffusion and can be fabricated in the same poly.

### 3.5.1.10 Charge Output

Inputting charge is only half of the game. We also need some way of sensing the charge in a CCD. The simplest output structure for doing so is shown in Figure 3-16a, while the clock waveforms for driving the structure and the output are shown in Figure 3-17a. The floating diffusion output structure consists of an output gate followed by an output diffusion. The voltage of this diffusion is buffered by a source-follower, forming the output. In this method of charge sensing, we pre-charge the diffusion to the reset voltage $V R$, leave it floating, and then clock the charge into the diffusion, resulting in the voltage change on the waveform as shown in Figure 3-17a. At $t_{1}$, we assume that the charge is under the gates of clock phases $\phi_{3}$ and $\phi_{4}$ while the output gate is blocking the output diffusion, which is being pre-charged by the reset transistor. At $t_{2}$, we transfer the charge entirely under $\phi_{4}$. At prior stages in the shift register,


Figure 3-16: Potentials and charge locations during shifting and sensing for (a) the floating diffusion output structure and (b) the floating gate output structure.


Figure 3-17: Required clock waveforms for output using (a) the floating diffusion output structure and (b) the floating gate output structure.
we also send phase $\phi_{1}$ high, accomplishing a $\phi_{3}, \phi_{4}$ to $\phi_{4}, \phi_{1}$ transfer by $t_{3}$. At $t_{2}$ we have also set the voltage on the output gate slightly higher than its off state, as we are going to transfer the charge from $\phi_{4}$ through the output gate and into the diffusion. The reason we use this $D C$ blocking gate technique is because there is significant capacitive coupling between the output gate and diffusion. Hence, we cannot let the output gate voltage change during the charge sense. At $t_{4}$ we turn off the reset transistor leaving the output diffusion floating, and at $t_{5}$ we transfer the charge through the blocking gate and into the diffusion. In prior stages of the shift register, we also perform the $\phi_{4}, \phi_{1}$ to $\phi_{1}, \phi_{2}$ transfer at the same time. The source follower is allowed to settle and the output used, after which the diffusion is once again reset. Finally, during $t_{6}$ through $t_{10}$, we shift charge from $\phi_{1}, \phi_{2}$ to $\phi_{2}, \phi_{3}$ and then to $\phi_{3}, \phi_{4}$ completing the output cycle.

There is one major drawback in using a floating diffusion to sense the output charge. This technique of charge sensing is inherently destructive in that we have extracted the charge and cannot sense it again. In the foe chip, we need to sense the same charge packet several times over in order to use first centered differencing to estimate image brightness gradients. Figure 3-16b shows an output structure for the non-destructive sensing of charge, while Figure $3-17 \mathrm{~b}$ shows the driving waveforms and the resultant output. Here, we are using a gate for the sense as opposed to the diffusion. The idea here is to use a similar technique as in the floating diffusion case, except now we rely on the capacitive coupling to a gate for the charge sense [45, 46]. The advantage of this approach is that the charge is not removed in the process and can continue on down the shift register, where there may be more floating gate amplifiers. At $t_{1}$, we assume that the charge is under the gates of clock phases $\phi_{4}$ and $\phi_{1}$. At $t_{2}$, we transfer the charge entirely under $\phi_{1}$ and set up $\phi_{2}$ as a DC blocking gate. At $t_{4}$ we pre-charge the floating gate high and turn off the reset transistor at $t_{5}$ leaving the gate floating. At $t_{6}$ we transfer the charge from $\phi_{1}$ through $\phi_{2}$ acting as a blocking gate and into the floating gate. In prior stages of the shift register this has the effect of transferring the charge into $\phi_{3}$. The


Figure 3-18: Lumped circuit model for the floating gate output structure in a surface channel CCD.
source follower is allowed to settle and the output used, after which the gate is once again reset at $t_{7}$. Finally, during $t_{8}$ through $t_{11}$, we shift charge from $\phi_{3}$ to $\phi_{3}, \phi_{4}$ and from there to $\phi_{4}, \phi_{1}$, completing the output cycle.

Figure 3-18 gives a lumped circuit element model for the floating gate sense output where we have explicitly shown all the significant capacitances involved. Charge is injected at the semiconductor oxide interface. There is a depletion capacitance $C_{D}$ to the substrate as well as the oxide capacitance $C_{o x}$ to the floating gate. Coupling to the floating gate are the overlap capacitances $C_{o l}$ from the adjacent gates, as well as the capacitance $C_{i}$ representing the input capacitance of the source follower and the reset transistor. We note that:

$$
\begin{equation*}
\Delta V_{\text {out }}=\Delta V_{o x}+\Delta V_{d} \tag{3.35}
\end{equation*}
$$

Writing this in terms of charge gives:

$$
\begin{equation*}
\frac{\Delta Q_{l}}{C_{l}}=\frac{\Delta Q_{o x}}{C_{o x}}+\frac{\Delta Q_{d}}{C_{d}} \tag{3.36}
\end{equation*}
$$

where we have lumped together $C_{l}=2 C_{o l}+C_{i}$. By charge balance at the output node, we have $\Delta Q_{l}+\Delta Q_{o x}=0$, and therefore:

$$
\begin{equation*}
\Delta Q_{l}\left(\frac{1}{C_{l}}+\frac{1}{C_{o x}}\right)=\frac{\Delta Q_{d}}{C_{d}} \tag{3.37}
\end{equation*}
$$

By charge balance at the injection point, we have $Q_{s}+\Delta Q_{o x}-\Delta Q_{d}=0$ and hence:

$$
\begin{equation*}
Q_{s}=\Delta Q_{d}-\Delta Q_{o x} \tag{3.38}
\end{equation*}
$$

$$
\begin{align*}
& =\Delta Q_{d}+\Delta Q_{l}  \tag{3.39}\\
& =\left[1+C_{d}\left(\frac{1}{C_{l}}+\frac{1}{C_{o x}}\right)\right] \Delta Q_{l} \tag{3.40}
\end{align*}
$$

Since $\Delta Q_{l}=C_{l} \Delta V_{\text {out }}$, we have the result:

$$
\begin{align*}
\Delta V_{\text {out }} & =\frac{Q_{s}}{C_{l}}\left[\frac{1}{1+C_{d}\left(\frac{1}{C_{l}}+\frac{1}{C_{o x}}\right)}\right]  \tag{3.41}\\
& =\frac{Q_{s}}{C_{l}}\left(\frac{\frac{1}{C_{d}}}{\frac{1}{C_{d}}+\frac{1}{C_{l}}+\frac{1}{C_{o x}}}\right) \tag{3.42}
\end{align*}
$$

The nonlinearity in this transduction comes from the depletion capacitance $C_{d}$. However, the condition $C_{o x}>C_{l}>C_{d}$ typically holds in practice, allowing the approximation

$$
\begin{equation*}
\frac{1}{C_{l}}+\frac{1}{C_{o x}}+\frac{1}{C_{d}} \approx \frac{1}{C_{d}} \tag{3.43}
\end{equation*}
$$

and hence we find a quite linear transduction of charge to voltage:

$$
\begin{equation*}
\Delta V_{o u t} \approx \frac{Q_{s}}{C_{l}} \tag{3.44}
\end{equation*}
$$

To give a feel for the numbers involved, a typical load capacitance $C_{l}$ for this structure might be $\approx 40-80 f F$, with a significant fraction of that due to the overlap capacitance $C_{o l}$ from the adjacent phases. The resulting sensitivity given by Equation 3.44 would be on order $1-2 \mu V / e-$.

### 3.5.1.11 The Buried Channel CCD

To increase transfer efficiency, the buried channel CCD was developed and is schematically shown in Figure 3-19. This structure is identical to the surface channel ccD except for the addition of a thin implanted $n$-layer beneath the cCD gates. Conceptually more difficult to understand, this structure confines charge a distance away from the semiconductor oxide interface, reducing the effects of interface traps. Figure 3-20 shows the energy band diagram for a buried-channel ccD. The $p n$ junction formed between the $n$-layer and the $p$-substrate is reverse biased and the $n$ region is depleted of mobile carriers. A potential maximum occurs some distance away from the oxide interface as shown in Figure 3-21, and this is where the signal charge lies, confined in all directions by reverse biased space charge regions. The analysis of the buried channel CCD is considerably more complicated than the surface channel CCD as the gate voltage, potential, and signal charge no longer obey a simple relationship due to the presence of the $n$-layer and the spreading of the signal charge [37]. However, the potential maximum, called the channel potential serves the same function as the surface potential in the surface channel CCD and a fairly linear variation with channel charge and gate voltage is observed [38]. Moving the gate voltage applied to the CCD gates shifts the channel potential, and this allows the continued usage of the water and well analogy.


Figure 3-19: Diagrammatic representation of a typical buried-channel ccd, including input and output structures.

There are two main advantages to using buried channel ccDs: inefficiency goes down because it is easier to have far fewer traps in the bulk than at the surface, and the lateral fringing fields responsible for the intermediate stages of charge transfer are enhanced due to the increased distance between the signal charge and the gate as shown in Figure 3-22. With modern buried channel CCDs, transfer inefficiency is typically as small as $1 \times 10^{-5}$ giving five nines of efficiency 0.99999. As a comparison, our one thousand transfers now results in only $1 \%$ percent of signal loss as opposed to $10 \%$ with the four nines of surface channel ccDs. However, the main drawbacks of buried channel ccDs are increased dark current and reduced charge capacity. An approximate relation between the maximum charge packet size for a surface channel CCD and a buried channel CCD given the same gate voltages and oxide thickness is derived in [37]:

$$
\begin{equation*}
\frac{Q_{\max }(S C C D)}{Q_{\max }(B C C D)} \approx 1+\frac{\epsilon_{o x} x_{n}}{2 \epsilon_{s i} t_{o x}} \tag{3.45}
\end{equation*}
$$

where $x_{n}$ is the thickness of the implanted $n$-layer and $t_{o x}$ is the thickness of the gate oxide. Assuming typical values of $t_{o x}=0.04 \mu m$ and $x_{n}=0.5 \mu m$, this ratio is about 3 , indicating that the buried channel CCD has one third of the charge handling capacity of the surface device under the same conditions. As mentioned in 3.5.1.5, an example $100 \mu m^{2}$ surface device has a capacity of $\approx 2.5 M e-$, while a similar buried structure would have only $\approx 0.83 M e-$. However, due to the vastly improved transfer efficiency of the buried device, it has become the workhorse of the charge-coupled device family.

### 3.5.2 The Interline CCD Imager with Storage

There are two main types of CCD array imagers: the full frame transfer and the interline imager [38]. In the full frame transfer array, there is an optically exposed area for image


Figure 3-20: Energy band diagram for buried channel ccd with (a) no charge, and (b) with charge.


Figure 3-21: The potential into the semiconductor for a buried channel ccD with $0,1 / 4,1 / 2$, $3 / 4$, and full charge. After [37].


Figure 3-22: Burying the channel leads to smoother fringing fields enhancing transfer efficiency.
acquisition, and an area covered by a light shield. After acquisition, the entire image frame is transferred into the protected area, and then is typically read out serially while another image is acquired. The main advantage of this technique is that the fill factor (how much of the pixel area is devoted to gathering the charge generated by photons) of the im-ager can approach $100 \%$. In the FOE chip, we require not one but two images in order to compute the brightness gradients using first centered differencing as shown in Figure 2-7. As we process data a column at a time, we need access to both images. This is difficult to provide efficiently using a full-frame approach, as this requires that the two images be interleaved. It was decided to use the second type of imager structure, the interline imager as shown in Figure 3-23, since it can quite easily be made to provide the interleaving of images.

In the interline topology, we have covered shift registers running alongside the optically exposed photo-gates. Once an image has been acquired in the photo-gates, it is typically shifted into the interline shift registers and then strobed out while a new image is acquired. In our application, we merely place two stages of shift register per pixel; this provides the additional storage required to hold the first image while the second image is acquired. After acquisition of the first image is complete, it is placed in the interline shift registers and shifted over once in the register to the right. After the acquisition of the second image is done, it is also placed into the register and then the image pair is strobed out together. The overall size of the embedded imager, taking up $90 \%$ of the chip area, is $6.9 \mathrm{~mm} \times 6.9 \mathrm{~mm}$. The actual pixel size including the two stages of interline register is $108 \mu \mathrm{~m} \times 108 \mu \mathrm{~m}$, and this was driven by the pitch in the processing array downstream. This size is quite a deal larger than commercial imaging chips, which have pixels that are typically an order of magnitude smaller in each dimension. These chips also have 100 times more picture elements than the $64 \times 64=4096$ pixels on the FOE


Figure 3-23: Schematic representation of the interline ccd imager on the foe chip.
chip. For example, the Sony ICX022AL-3 interline CCD imager has pixel sizes of $11 \mu m \times 13 \mu m$ with $768 \times 493=0.38 M$ pixels in an active area of $8.8 \mathrm{~mm} \times 6.6 \mathrm{~mm}$. Hence, the FoE chip collects signal over a comparable area, and each foe pixel is the equivalent of $\approx 100$ pixels of a standard CCD imager, and hence can acquire the same size charge packet $\approx 100$ times faster as a result. This is what allows us to have vastly larger frame rates than standard cameras $(30 \mathrm{~Hz})$, into the kilohertz range.

To the left of the imaging array is shown an input/output shift register running up the side where two stages per interline row are required to match the imager's pitch. This allows us to input data into the array and also take off-chip raw image data. Getting raw image data off of the chip is essential not only to quantify ideal algorithm performance, but also for calibration of the imaging parameters necessary to map the chip's 3-D motion to the resultant foe location. Since the I/O register was intended for testing and calibration only, it was broken up into eight separate registers, each of which has a split-gate input structure on one end and a floating gate output structure at the other end. This was done to relax the requirements on the speed of output registers.

To the right of the imager, we have an array of floating gate amplifiers, with four per row as shown in Figure 3-24. Of the four outputs in a row, two are from two columns in the first image and other two are from the same column in the second image. The four values from these amplifiers, along with the four from the row above, provide the eight inputs needed for the analog processors in the cmos array to estimate the brightness gradient.

Since the process that we will be using for fabrication of the foe chip is buried channel, we need an appropriate lumped circuit model for the resulting floating gate output structure. This model is shown in Figure 3-25. Here we have a depletion capacitance $C_{d 2}$ from the channel to the substrate, as well as another depletion capacitance $C_{d 1}$ from the channel to the oxide. From the oxide to the gate we once again have $C_{o x}$, and loading the output gate we have $C_{l}=2 C_{o l}+C_{i}$ as before. The $C_{d}$ that we had in the surface channel model is now split in two, with the injection point occurring in between. Notably, the analysis is the same as before except that $C_{d}$ is replaced by $C_{d 2}$ while $C_{o x}$ is replaced by the series combination of $C_{d 1}$ and $C_{o x}$. This results in the relation:

$$
\begin{equation*}
\Delta V_{o u t}=\frac{Q_{s}}{C_{l}}\left(\frac{\frac{1}{C_{d 2}}}{\frac{1}{C_{d 1}}+\frac{1}{C_{d 2}}+\frac{1}{C_{l}}+\frac{1}{C_{o x}}}\right) \tag{3.46}
\end{equation*}
$$

Now, we typically have the inequality $C_{o x}>C_{l}>C_{d 1}>C_{d 2}$. We can once again approximate to find:

$$
\begin{equation*}
\Delta V_{\text {out }} \approx \frac{Q_{s}}{C_{l}}\left(\frac{\frac{1}{C_{d 2}}}{\frac{1}{C_{d 1}}+\frac{1}{C_{d 2}}}\right)=\frac{Q_{s}}{C_{l}}\left(\frac{C_{d 1}}{C_{d 1}+C_{d 2}}\right) \tag{3.47}
\end{equation*}
$$

Even though $C_{d 1}>C_{d 2}$, we leave their terms in place as $C_{d 2}$ may be as much as $30 \%$ of $C_{d 1}$ leading to a gain reduction of perhaps $25 \%$. Typical sensitivity for this structure is on order $0.75-1.5 \mu \mathrm{~V} / e-$. This equation would seem to imply a fair amount of nonlinearity due to the


Figure 3-24: Estimating the image brightness gradients requires four floating gate outputs in a row.


Figure 3-25: Lumped circuit model for the floating gate output structure in a buried channel CCD .
variation of the depletion capacitances; in practice the nonlinearities of $C_{d 1}$ and $C_{d 2}$ tend to be similar in nature, and the transduction is still quite linear [7].

### 3.5.3 The CMOS Processing Array

The CMOS processing array is a column of analog signal processors each of which is required to compute the following quantities in current which are then summed in current up the column and sent off-chip:

$$
\begin{align*}
s_{a b s} & =\left|E_{t}\right| \\
s_{q u a d} & =W\left(E_{t}, \eta\right)\left(E_{x}^{2}+E_{y}^{2}\right) \\
e_{x} & =W\left(E_{t}, \eta\right) E_{x}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right) \\
e_{y} & =W\left(E_{t}, \eta\right) E_{y}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right) \tag{3.48}
\end{align*}
$$

where we will use the cutoff weighting function:

$$
W\left(E_{t}, \eta\right)= \begin{cases}1 & \text { if }\left|E_{t}\right|<\eta  \tag{3.49}\\ 0 & \text { otherwise }\end{cases}
$$

We now present a brief discussion of the functioning of the processors designed to compute these quantities, after which we will describe the circuit structures in the implementation in detail. Figure 3-26 shows a block diagram representation of the signal flow of the processor, where we have augmented the circuit to include a row masking bit to facilitate testing. A digital shift register runs up the side of the processing array, and we will be able to shift in a computational mask. The idea is to be able to selectively turn off processors and prevent them from contributing to the sum. This way we can probe individual processors, as well as mask out during normal operation any that are substantially defective.

Using the eight voltages from the floating gate sense amplifiers, voltage in/current out transconductors are used, along with the appropriate current mirroring, to implement the linear combinations necessary to form the image brightness gradients $E_{x}, E_{y}$, and $E_{t}$. A current mode absolute value circuit forms $\left|E_{t}\right|$. This is used by the weighting function, which consists of a current difference with a reference current $I_{\eta}$ followed by a latch. The mask bit, if asserted from the mask register, sets this latch so that the weighting function always evaluates low, accomplishing the desired masking. A copy of $\left|E_{t}\right|$ is made, again using mirrors, and sent off-chip through an in-line pass transistor controlled by the mask bit, giving the first output $s_{a b s}$. The result of the comparison from the latch in the weighting function is used on pass gates placed in-line with the currents $E_{x}$ and $E_{y}$; these signals are then used for the rest of the computation and this accomplishes the binary weighting of the cutoff function. To generate the second output $s_{\text {quad }}$, we take the now weighted gradient currents and pass each of them through a current mode squarer. The output of the squarers are then summed in current, sent through a pass transistor controlled by the masking bit, and from thence off-chip as $s_{q u a d}$.


Figure 3-26: Block diagram indicating the structure of analog row processor in the cmos processing array.

To form the error outputs $\epsilon_{x}$ and $\epsilon_{y}$, copies of the weighted gradient currents are sent to a core of four analog multipliers. These four-quadrant multipliers are all of the same type: one input is in voltage, the second input is in current, and the output is also in current. The multiplier core is divided into two layers of two multipliers. In the first layer, differential voltages representing $x-x_{0}, y-y_{0}$ are one input to the multipliers, with the weighted gradient currents serving as the other input. The output currents from this first layer of multipliers are summed, forming the dot product $\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}$. In the second layer of multipliers, we need to multiply this dot product with the weighted image gradients. Since both signals are now in current, we transduce the dot product signal into a voltage using a current to voltage converter. This allows us to use the same multipliers in the second layer as in the first. The outputs of this second layer are the desired error currents; they are summed up the column by KCL and then sent off-chip.

### 3.5.3.1 Estimating the Brightness Gradients

The first stage of the cmos processor is designed to estimate the brightness gradients $E_{x}, E_{y}$, and $E_{t}$ from the eight pixel voltages provided by the floating-gate amplifier array. By rearranging the estimators for the gradients, we can reduce the computational load substantially. If we
define the corner differences in our $2 \times 2 \times 2$ cube of pixels,

$$
\begin{align*}
\delta_{1} & =E(i+1, j+1, k+1)-E(i, j, k) \\
\delta_{2} & =E(i+1, j, k+1)-E(i, j+1, k) \\
\delta_{3} & =E(i+1, j, k)-E(i, j+1, k+1) \\
\delta_{4} & =E(i+1, j+1, k)-E(i, j, k+1) \tag{3.50}
\end{align*}
$$

and refer to Equations 2.79, 2.80, and 2.81, we note that:

$$
\begin{align*}
E_{x} & \approx \frac{1}{4}\left(\delta_{1}-\delta_{2}-\delta_{3}+\delta_{4}\right) \\
E_{y} & \approx \frac{1}{4}\left(\delta_{1}+\delta_{2}+\delta_{3}+\delta_{4}\right) \\
E_{t} & \approx \frac{1}{4}\left(\delta_{1}+\delta_{2}-\delta_{3}-\delta_{4}\right) \tag{3.51}
\end{align*}
$$

which shows that $E_{x}, E_{y}$, and $E_{t}$ are mutually orthogonal linear combinations of $\delta_{1}, \delta_{2}, \delta_{3}$, and $\delta_{4}$. Hence, in order to form the gradients we need only four differential transconductors and by using current mirrors we can form the linear combinations of their outputs necessary to implement Equation 3.51.

There are many possible circuits to implement the necessary voltage to current transduction, many of which offer excellent range and linearity [47, 48, 49]. Unfortunately, the size constraints imposed by the level of integration we are attempting are formidable, and make the simplicity of the design paramount. Furthermore, the least-squares nature of the algorithm we are implementing allows us to use simpler, less accurate components. The circuit we use to do the transduction is the simple source coupled pair, as shown in Figure 3-27.

Using the simple quadratic model for the mos transistor relating the gate to source voltage $V_{g s}$ to the drain current $I_{d}$ :

$$
\begin{equation*}
I_{d}=\mu \frac{C_{o x} W}{2 L}\left(V_{g s}-V_{t}\right)^{2} \tag{3.52}
\end{equation*}
$$

we can derive the DC transfer characteristic of the source coupled pair [50]:

$$
\begin{equation*}
\Delta I_{o u t}=\mu \frac{C_{o x} W}{2 L}\left(\Delta V_{\text {in }}\right) \sqrt{\left(\frac{2 I}{\mu\left(C_{o x} W / 2 L\right)}\right)-\left(\Delta V_{\text {in }}\right)^{2}} \tag{3.53}
\end{equation*}
$$

This expression is only valid when both transistors are in saturation. To satisfy this requirement, we must have

$$
\begin{equation*}
\left|\Delta V_{i n}\right| \leq V_{r}=\sqrt{\frac{I}{\mu\left(C_{o x} W / 2 L\right)}} \tag{3.54}
\end{equation*}
$$

Normalizing this equation, we can define:

$$
\begin{equation*}
\beta \equiv \frac{\Delta I_{\text {out }}}{I}, \eta \equiv \frac{\Delta V_{\text {in }}}{V_{r}} \tag{3.55}
\end{equation*}
$$



Figure 3-27: A simple source coupled pair is used to transduce voltage signals from the floating gate outputs to current signals for gradient estimation.


Figure 3-28: Normalized input differential voltage to output differential current transfer characteristic of the source-coupled pair.
which results in:

$$
\beta= \begin{cases}-1 & \text { if } \eta \leq-1  \tag{3.56}\\ \eta \sqrt{2-\eta^{2}} & \text { if } \eta^{2}<1 \\ 1 & \text { if } \eta \geq 1\end{cases}
$$

A graph of this function is shown in Figure 3-28. Near the origin, the curve appears quite linear, with a normalized transfer characteristic of

$$
\begin{equation*}
\beta \approx \sqrt{2} \eta \tag{3.57}
\end{equation*}
$$

The required four input transconductors for brightness gradient estimation are shown in Figure 3-29 along with the appropriate cascoded mirroring to form the desired linear combinations of Equation 3.51. Recall that the input differential voltages on these pmos source coupled pairs come from the outputs of the floating gate sense amplifiers from the CCD section. Using the approximate numbers of $Q_{\max }=1 \mathrm{Me}$ - with floating gate sensitivities of $1 \mu \mathrm{~V} / \mathrm{e}-$, we expect input signal swings to be on order $1 V$. Hence, we can set the input range of the source-coupled pairs $V_{r}$ to match the output signal swing from the floating gate amplifiers.

Since we use an $n$-well process, we can tie the back gates of pmos devices to their respective sources. This eliminates the back-gate effect, which causes the threshold voltage of the devices to vary with $V_{s b}$, the source to back-gate voltage. Additionally, due to the reduced mobility of holes compared with electrons, pmos devices are 2-3 times more resistive than nmos devices for the same channel length. This means that, with the same gate geometry and bias current, a PMOS channel source coupled pair will have a larger active range than an nmos source coupled pair. Thus, we use pmos source coupled pairs. For the Orbit process, $\kappa=\mu C_{o x} / 2 \approx 25 \mu A / V^{2}$ for $n$-channel devices and $\approx 10 \mu A / V^{2}$ for $p$-channel devices. With a current of $I=5 \mu A$, this requires the pmos devices in the source-coupled pair to have $W / L=0.5=6 \mu \mathrm{~m} / 12 \mu \mathrm{~m}$. On the chip, the biasing current sources $I$ are implemented using standard improved cascode current sources [50].

### 3.5.3.2 The Cutoff Weighting Function

Now that we have differential currents $\Delta I_{x}, \Delta I_{y}$, and $\Delta I_{t}$ representing the brightness gradients $E_{x}, E_{y}$, and $E_{t}$ we need to implement the weighting function and use its decision to gate $\Delta I_{x}$ and $\Delta I_{y}$ to the rest of the processor. Recall that the cutoff weighting function performs the following operation:

$$
W\left(E_{t}, \eta\right)= \begin{cases}1 & \text { if }\left|E_{t}\right|<\eta  \tag{3.58}\\ 0 & \text { otherwise }\end{cases}
$$

Figure 3-30 demonstrates a block diagram for the circuit which was designed to perform this computation. We first take the absolute value of the differential current representing $E_{t}$, forming a single ended current $\left|2 \Delta I_{t}\right|$. The difference between this current and a reference current $2 I_{\eta}$ is then sensed by a current comparator resulting in the signal $\bar{W}$. Additionally, an extra copy


Figure 3-29: Using transconductors and mirrors to generate the first centered difference approximations to the image gradients.


Figure 3-30: Block diagram representation of the Cutoff Weighting Function.


Figure 3-31: Circuit implementation of the Cutoff Weighting Function.


Figure 3-32: One stage of the masking shift register.
of the $\left|2 \Delta I_{t}\right|$ signal is made and sent off-chip through a mask-bit controlled pass gate. The full circuit implementation for the cutoff weighting function is shown in Figure 3-31.

The $E_{t}$ current $\Delta I_{t}$ is differential and balanced, so we can represent it by:

$$
\begin{align*}
& I_{+}=2 I+2 \Delta I_{t} \\
& I_{-}=2 I-2 \Delta I_{t} \tag{3.59}
\end{align*}
$$

The two current sources of size $2 I$ subtract the bias current off of $I_{+}$and $I_{-}$. The remaining current flows through the double diode-connected nmos transistors if it is positive. Thus, if $\Delta I_{t}>0$, the right double diode will carry the current $2 \Delta I_{t}$ while the left double diode will carry no current. Similarly if $\Delta I_{t}<0$, the right double diode will carry no current and the left double diode will have $-2 \Delta I_{t}$. We mirror off these two currents and add them together. The resulting current is $\left|2 \Delta I_{t}\right|$, as desired. An extra copy of $\left|2 \Delta I_{t}\right|$ is easily obtained by duplicating the current mirrors; this signal is sent through a pass transistor controlled by the complement of the mask bit and from there off-chip for the absolute value channel.

We now subtract this $\left|2 \Delta I_{t}\right|$ current from a reference current $2 I_{\eta}$ as shown. If the resulting current is positive, then $\left|E_{t}\right|<\eta$ and $\bar{W}$ should be low. If the resulting current is negative, then $\left|E_{t}\right|>\eta$ and $\bar{W}$ should be high. We feed this current difference into the latch at the right of the diagram. While the reset signal $\phi_{\text {reset }}$ is high, the reset transistors pre-charge the nodes of the latch to a voltage $V_{\text {reset }}$. During this time, the signal current flows into the latch and out of the left reset transistor. When the reset signal goes low, the comparator input current is integrated onto the left parasitic capacitor of the latch, forming a voltage difference across the latch. When the latch signal $\phi_{\text {latch }}$ goes high, the latch amplifies the voltage difference to the rails. Since this comparator is not driven differentially it will exhibit offset. However, this merely changes the effective value of $\eta$. To minimize this offset, the complimentary signals $\phi_{\text {latch }}$ and $\bar{\phi}_{\text {latch }}$ can be driven with controllable rise and fall times.

A pull-down at the input to the latch and driven by the masking bit is provided. When this bit is asserted, one side of the latch is always pulled down, and the latch evaluation will always result in $\bar{W}=1$, effectively masking out the processor. One stage of the masking shift register used to shift in the mask bits is shown in Figure 3-32. It is a simple modification of a standard static latch based structure, employing 2-phase non-overlapping clocking [51]. It is composed of two identical sub-blocks, each one driven by one of the phases, and each of these sub-blocks consists of an inverter pair with some pass gates. When the appropriate clock phase is not active, the two inverters are closed in a feedback loop. When the phase is active, the feedback loop is broken and the input from the previous substage is driven in. The reset transistors force a logic 0 into the inverter pair when $\phi_{\text {reset }}$ is asserted. This has the effect of setting all the mask bits up and down the register to zero, indicating that no processors are masked out in the computation. This is intended to be the normal mode of operation.

Now that the cutoff weighting decision has been made, we need to apply it to the image
gradients. The circuit for doing so is shown in Figure 3-33. In this circuit structure, we take the currents $\Delta I_{x}, \Delta I_{y}$, pass them through a pass transistor controlled by the weighting function decision, and into a $p$-channel cascoded current mirror sized $2: 1$. This accomplishes the weighting function, and we make three copies of the resultant binary weighted currents. One copy is used for the squared gradient magnitude, while the other two are used in the multiplier core.

### 3.5.3.3 Getting the Brightness Gradient Squared Magnitude

To compute the brightness gradient magnitude, we need a circuit whose characteristic provides a square. Since the mOS transistor is a square-law device, achieving an output current which is the square of an input voltage is a natural application [52]. Furthermore, one common approach to linearization of the source coupled pair that we have discussed is to add a quadratic term into the tail current [49]. However, we need a circuit which operates with current input. Certainly, we can use translinear circuits to accomplish such a function [47, 53]. These types of circuits are based on the logarithmic nature of the bipolar transistor, and indeed the Orbit process includes vertical npns, albeit without the usual collector implant to reduce collector resistance. The collector resistance need not affect the performance of translinear circuits, so this is a viable option. However, the size of the available bipolar is substantial, and an mos current-mode circuit is preferable. Such a circuit is described in [54] and is the topology we use on the foe chip. The basic three transistor core is shown in Figure 3-34.

Clearly, the bias voltage $V_{b}$ set up by the bias current $I_{0}$ in the two transistor bias tree is

$$
\begin{equation*}
V_{b}=2 V_{t}+2 \Delta V \tag{3.60}
\end{equation*}
$$

where $I_{0}=\kappa \Delta V^{2}$ and $\kappa=\mu C_{o x} / 2$. Rearranging this, we see that:

$$
\begin{equation*}
I_{0}=\frac{\kappa}{4}\left(V_{b}-2 V_{t}\right)^{2} \tag{3.61}
\end{equation*}
$$

Turning to $I_{1}$, we note that

$$
\begin{align*}
I_{1} & =\kappa\left(V_{b}-V_{i}-V_{t}\right)^{2} \\
& =\kappa\left(\left(V_{b}-2 V_{t}\right)-\left(V_{i}-V_{t}\right)\right)^{2} \\
& =\kappa\left(V_{b}-2 V_{t}\right)^{2}-2 \kappa\left(V_{b}-2 V_{t}\right)\left(V_{i}-V_{t}\right)+\kappa\left(V_{i}-V_{t}\right)^{2} \tag{3.62}
\end{align*}
$$

But the first term is just $4 I_{0}$ and the last term is $I_{2}$. We can write the middle term as:

$$
\begin{equation*}
2 \kappa\left(V_{b}-2 V_{t}\right)\left(V_{i}-V_{t}\right)=2 \kappa\left(\sqrt{\frac{4 I_{0}}{\kappa}}\right)\left(\sqrt{\frac{I_{2}}{\kappa}}\right)=4 \sqrt{I_{0} I_{2}} \tag{3.63}
\end{equation*}
$$

Clearly then,

$$
\begin{equation*}
I_{1}=4 I_{0}-4 \sqrt{I_{0} I_{2}}+I_{2} \tag{3.64}
\end{equation*}
$$



Figure 3-33: Applying the result of the Cutoff Weighting Function to the brightness gradient.


Figure 3-34: A simple three transistor current mode MOS quadratic circuit with its bias tree.

Rearranging to isolate the square root, squaring to eliminate it, and collecting terms results in:

$$
\begin{equation*}
\left(I_{2}-I_{1}\right)^{2}-8\left(I_{2}+I_{1}\right) I_{0}+16 I_{0}^{2}=0 \tag{3.65}
\end{equation*}
$$

But $I_{\text {in }}=I_{2}-I_{1}$ and $I_{\text {out }}=I_{2}+I_{1}$ and hence

$$
\begin{equation*}
I_{\text {in }}^{2}-8 I_{\text {out }} I_{0}+16 I_{0}^{2}=0 \tag{3.66}
\end{equation*}
$$

and therefore

$$
\begin{equation*}
I_{o u t}=2 I_{0}+\frac{I_{i n}^{2}}{8 I_{0}} \tag{3.67}
\end{equation*}
$$

giving a one-quadrant current-mode squarer. To find the limits of operation of this squarer, we note that in order for the transistor carrying $I_{1}$ to be in the saturation region:

$$
\begin{array}{rlc}
V_{b}-V_{i}>V_{t} & \Rightarrow & V_{i}<V_{b}-V_{t} \\
& \Rightarrow & V_{i}-V_{t}<V_{b}-2 V_{t} \\
& \Rightarrow & \kappa\left(V_{i}-V_{t}\right)^{2}<\kappa\left(V_{b}-2 V_{t}\right)^{2} \\
& \Rightarrow & I_{i n}<4 I_{0} \tag{3.68}
\end{array}
$$

We need a two quadrant version of this circuit, and a method of doing so is to take the each leg of the differential input current, square it separately, and sum the results. If $I_{+}=I+\Delta I$ and $I_{-}=I-\Delta I$, then we have

$$
\begin{align*}
I_{\text {out }} & =2 I_{0}+\frac{(I+\Delta I)^{2}}{8 I_{0}}+2 I_{0}+\frac{(I-\Delta I)^{2}}{8 I_{0}} \\
& =4 I_{0}+\frac{I^{2}+2 I \Delta I+\Delta I^{2}+I^{2}-2 I \Delta I+\Delta I^{2}}{8 I_{0}} \tag{3.69}
\end{align*}
$$

The cross-terms cancel, and we are left with:

$$
\begin{equation*}
I_{\text {out }}=4 I_{0}+\frac{I^{2}+\Delta I^{2}}{4 I_{0}} \tag{3.70}
\end{equation*}
$$

For proper operation of this circuit, we require that the common-mode current $2 I<4 I_{0}$. Notice that the output current has an offset that is dependent on the common-mode current. This is not a difficulty as the common mode current is fixed in our gradient currents, so this is a constant offset and can be subtracted off. Once this offset has been cancelled, note that the maximum output signal current that we can draw during the proper operation of this differential squarer is $I / 2$. Beyond this region the circuit merely mirrors the input current, and the $\mathrm{I} / \mathrm{O}$ characteristic linearizes.

Figure 3-35 shows the full circuit implementation for calculating the squared gradient. Each leg of each differential current goes through a three transistor squarer with a cascoding transistor on top. The four resulting output currents are summed, a bias transistor removes the offset, and the result is mirrored off. This output is now:

$$
\begin{equation*}
s_{q u a d}=W \frac{\Delta I_{x}^{2}+\Delta I_{y}^{2}}{4 I_{0}} \tag{3.71}
\end{equation*}
$$

and is summed up and down the array by KCL to form the quadratic channel output.


Figure 3-35: Full circuit implementation for finding the brightness gradient squared magnitude.


Figure 3-36: Four-quadrant bipolar Gilbert multiplier.

### 3.5.3.4 The Multiplier Core

Now we turn to the four multipliers at the core of the processor. These multipliers are required to have four quadrant operation (both inputs are signed), with one operand in differential voltage and the other in differential current. The four-quadrant bipolar multiplier based on the translinear principle and shown in Figure 3-36 has dominated the industry since its invention by Barrie Gilbert in the late $60 \mathrm{~s}[55,56]$. The core of this topology is formed from six matched bipolar transistors. The four bipolars on the right have a DC transfer characteristic of [50]

$$
\begin{equation*}
\Delta I_{\text {out }}=\Delta I_{2} \tanh \left(\frac{\Delta V}{2 V_{\text {th }}}\right) \tag{3.72}
\end{equation*}
$$

where $\Delta V$ is the voltage difference applied to the bases of the bipolars and $V_{t h}$ is the thermal voltage. The two bipolars on the left form a pre-distortion circuit. The voltage difference produced at the emitters of the two bipolars by the differential current $\Delta I_{1}$ on the left is:

$$
\begin{equation*}
\Delta V=2 V_{t h} \tanh ^{-1}\left(\frac{\Delta I_{1}}{I}\right) \tag{3.73}
\end{equation*}
$$

Combining these, we find an ideal four quadrant multiplication of the differential currents:

$$
\begin{equation*}
\Delta I_{\text {out }}=\frac{\Delta I_{1} \Delta I_{2}}{I} \tag{3.74}
\end{equation*}
$$

To have voltage input, one can generate the differential currents using transconductors. This bipolar structure is still very much the topology of choice [ $57,53,58,59,47]$, so much so that in many classic analog circuit texts it is required reading [50, 60]. Unfortunately, we cannot


Figure 3-37: A simple MOS version of the Gilbert multiplier.
use bipolars in our design due to their size, so we need an mos version. Much effort has been invested over the years in designing multipliers in mos. These topologies fall into two basic categories: approaches based on the Gilbert multiplier [61, 62, 63] and approaches based on the so called quarter-square technique [ $64,52,65,66]$. In the approaches based on the Gilbert topology, the pre-distortion circuit is omitted entirely, and the remaining core of four bipolars is replaced with mos devices. The resulting circuit has a significant amount of nonlinearity, and much effort is made to cope with it. The quarter-square technique is based on the following observation:

$$
\begin{equation*}
4 \Delta V_{1} \Delta V_{2}=\left(\Delta V_{1}+\Delta V_{2}\right)^{2}-\left(\Delta V_{1}-\Delta V_{2}\right)^{2} \tag{3.75}
\end{equation*}
$$

and hence a multiplier can be realized using two differential squarers, of which there are a plethora of voltage in current out versions.

However, all of these approaches are much more complicated and area-consumptive than we can afford. It was settled upon to use a mos version of the four-transistor Gilbert core, shown in Figure 3-37, due to its extreme simplicity. Starting as before, we can derive the DC transfer characteristic of the mos Gilbert multiplier above threshold. We normalize all of the differential variables:

$$
\begin{equation*}
\beta_{\text {in }} \equiv \frac{\Delta I_{\text {in }}}{I}, \eta \equiv \frac{\Delta V_{\text {in }}}{V_{r}}, \beta_{\text {out }}=\frac{\Delta I_{\text {out }}}{I} \tag{3.76}
\end{equation*}
$$

where

$$
\begin{gather*}
V_{r}=\sqrt{\frac{I}{\mu\left(C_{o x} W / 2 L\right)}}  \tag{3.77}\\
-1 \leq \beta_{\text {in }}, \beta_{o u t} \leq 1 \tag{3.78}
\end{gather*}
$$



Figure 3-38: Normalized input differential voltage to output differential current transfer characteristic of the MOS multiplier.

The normalized output is $\beta_{\text {out }}=\beta_{1}+\beta_{2}$ where

$$
\begin{align*}
& \beta_{1}= \begin{cases}-\left(\frac{1+\beta}{2}\right) & \text { if } \eta \leq-\sqrt{\frac{1+\beta}{2}} \\
\eta \sqrt{1+\beta-\eta^{2}} & \text { if } \eta^{2} \leq \frac{1+\beta}{2} \\
\left(\frac{1+\beta}{2}\right) & \text { if } \eta \geq \sqrt{\frac{1+\beta}{2}}\end{cases}  \tag{3.79}\\
& \beta_{2}= \begin{cases}\left(\frac{1-\beta}{2}\right) & \text { if } \eta \leq-\sqrt{\frac{1-\beta}{2}} \\
-\eta \sqrt{1-\beta-\eta^{2}} & \text { if } \eta^{2} \leq \frac{1-\beta}{2} \\
-\left(\frac{1-\beta}{2}\right) & \text { if } \eta \geq \sqrt{\frac{1-\beta}{2}}\end{cases} \tag{3.80}
\end{align*}
$$

The family of curves defined by these relations is shown in Figure 3-38. While this function has the appropriate qualitative behavior required of a four-quadrant multiplier, it does exhibit substantial nonlinearity. In the case of the source coupled pairs used in our transconductors, the input signals were small (typically $\left|\Delta V_{i}\right| \leq 1 V$ ), so we could have made the gates long enough to accommodate whatever input linearity we desired. The multipliers, though, will potentially need to operate with a wide variety of differential input voltages, depending on the voltage encoding of the position signals. For example, with a $64 \times 64$ system and a voltage encoding of 100 mV per pixel, the required range of the multiplier is $\pm 6.4 \mathrm{~V}$. On the other hand, we can restrict the maximum and minimum voltages of the position to lie in a $1 V$ region just as easily. Hence, the input range of the multipliers $V_{r}$ was arbitrarily set at $1 V$. Since the common mode current of the input differential currents is $10 \mu \mathrm{~A}$ at this stage of the processor,
this required a $W / L=1=8 \mu m / 8 \mu m$. The full circuit implementation of the first layer of multiplication is shown in Figure 3-39. The resulting output currents from each multiplier is summed and mirrored with a cascoded current mirror into the second stage of multipliers, shown in Figure 3-40.

Since each multiplier potentially provides a maximum differential current of $\pm 2 I$ with a common-mode current of $2 I$, one could imagine that the output differential-mode would have a maximum of $4 I$ with a common-mode of $4 I$. In fact, this is not the case because $E_{x}$ and $E_{y}$ are orthogonal linear combinations. The output current represents $\Delta p=\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}=$ $\Delta x E_{x}+\Delta y E_{y}$. Normalizing and referring back to the $\delta \mathrm{s}$ that form ( $E_{x}, E_{y}$ ), we note that $\left(\Delta x, \Delta y, \delta_{1}, \delta_{2}, \delta_{3}, \delta_{4}\right)$ is confined to a 6 D unit hypercube, and we would like to find $\max (\Delta p)$ over this hypercube. From linear programming [67], we know that if a solution exists, it lies at the vertices of the hypercube. Hence, we can evaluate $\Delta p$ at the vertices to find the maximum. Examining the allowed ( $E_{x}, E_{y}$ ) due to the vertices in $\delta$-space, we note that the only allowed $\left(E_{x}, E_{y}\right)$ vertices are $( \pm 0.5, \pm 0.5),( \pm 1,0),(0, \pm 1)$ but $\left(E_{x}, E_{y}\right) \neq( \pm 1, \pm 1)$. Given the reduced set of $\left(E_{x}, E_{y}\right)$ vertices, clearly $\max (p)=1$ and not 2 . Hence, while the output common current in the sum is now $4 I$, the maximum output differential current is half of that.

In the second layer, we take the output from the first layer and transduce it to voltage. This differential voltage is then applied to the inputs of the multipliers. To accomplish this transduction, the simple I/V converter based on triode connected transistors is used, as shown on the left of the figure. In the triode region, the I/O characteristic of a transistor becomes:

$$
\begin{equation*}
I_{d}=\kappa\left[2\left(V_{g s}-V_{t}\right) V_{d s}-V_{d s}^{2}\right] \tag{3.81}
\end{equation*}
$$

and this is true when the gate drive $V_{g s}-V_{t}>V_{d s}$. Since the gates of the pmos transistors are grounded, this condition is always satisfied. If we drop the quadratic term in Equation 3.81, we can view a transistor operating in the triode region as a resistor of value:

$$
\begin{equation*}
R=\frac{1}{2 \kappa\left(V_{g s}-V_{t}\right)} \tag{3.82}
\end{equation*}
$$

Each of the leg currents of the differential input currents $I_{+}=2 I+2 \Delta I_{p}, I_{-}=2 I-2 \Delta I_{p}$ is passed through a triode transistor with resistance $R$ and hence

$$
\begin{equation*}
\Delta V_{p}=R I_{+}-R I_{-}=R\left(2 I+2 \Delta I_{p}\right)-R\left(2 I-2 \Delta I_{p}\right)=4 R \Delta I_{p} \tag{3.83}
\end{equation*}
$$

And this $\Delta V_{p}$ is input to the second layer of multipliers, which are identical to those of the first layer. Since the differential current is restricted to half of the bias, then $\left|\Delta I_{p}\right|<I / 2$ and the maximum voltage swing is $\Delta V_{p}=2 R I$.

The diode at the top of the triode transistors is sized $W / L=0.5=6 \mu \mathrm{~m} / 12 \mu \mathrm{~m}$ to shift the common mode of the output down into the input common-mode range of the multipliers. The common-mode of the input current is $4 I=20 \mu A$, and hence the voltage drop across the diode is $\Delta V=V_{t}+\sqrt{4 I /(\kappa W / L)} \approx 3 V$. The source voltage is $V_{d}=V_{d d}-3 V=7 V$ and hence the
gate drive is $V_{d}-V_{t} \approx 6 V$. Matching the maximum output of the I/V converter of $2 R I$ where $I=5 \mu A$ to the one volt input range of the multipliers requires $R=100 k \Omega$. With a gate drive of 6 V , this would require a device size of $W / L=1 / 12$. However, at the large gate drive we are using, the transistors exhibit a factor of 2 mobility reduction due to mobility degradation [68]. This increases the resistiveness of the devices, so only half the length is required. Hence, the triode transistors were sized at $W / L=1 / 6=6 \mu \mathrm{~m} / 36 \mu \mathrm{~m}$ to provide the appropriate resistance.

The two differential current outputs from the second layer of multipliers are the output error channels $e_{x}$ and $e_{y}$ respectively, which are summed up the column in KCL and sent off-chip. Even though the I/O transfer function of the analog processor is multidimensional (there are 10 differential inputs), we can find a transfer characteristic from the transconductor inputs to the output of the second layer of multipliers by for example driving $E_{y}$ maximally (i.e. $\delta_{1}=\delta_{2}=\delta_{3}=\delta_{4}=\zeta / 4$ ). Since $E_{x}$ and $E_{t}$ are orthogonal linear combinations to $E_{y}$, they are zero under this condition. A mesh plot of the resulting DC transfer curve is shown in Figure 3-41. $\left(y-y_{0}\right)$ is denoted by the normalized variable $\eta$ while $E_{y}$ is denoted by the normalized variable $\zeta$. Taking slices in the $\zeta$ direction (Figure 3-42) shows the desired quadratic behavior with $E_{y}$, while slices in the $\eta$ direction (Figure 3-43) shows the transconductor behavior with $\left(y-y_{0}\right)$.

### 3.5.4 The Position Encoder

All of the previous discussion relied on the analog processors having the appropriate voltages encoding the positions ( $x, y$ ) available at the right time. To accomplish this, a position encoder was designed. The scheme is shown in Figure 3-44. The voltage on a resistive chain is used to encode the $y$ position along the array. A cmos digital shift register is utilized to select the appropriate $x$ value. Initially, the register has a logic 1 stored in the LSB, while all the rest of the bits are logic 0 . This logic 1 is successively shifted up the shift register, enabling a pass transistor which sets $x$ to the value of voltage on the resistor chain at that stage. In this manner, $x$ increases in the stair-step fashion necessary as the columns of data are shifted through the system. Note that using the resistor chain in this fashion for both $x$ and $y$ guarantees that they have the same encoding. When all of the column data has shifted out and the processing is done, the shift register is reset. The design of the digital shift register is virtually identical to the one used in the masking register and was shown in Figure 3-32.

Figure 3-45 is the operational amplifier designed to buffer the position encoder output as shown in Figure 3-44, both for driving off-chip as well as the on-chip multipliers. It is based on a fairly standard mos two-stage topology [69], where compensation is done using a source follower and a feedback capacitor. 10 pF was used as a conservative estimate of the capacitance the operational amplifier will have to drive. Figures $3-46$ and $3-47$ show the SPICE calculated transfer curves for the design, with a unity gain frequency of 3.5 MHz and a phase margin of $50^{\circ}$. The step response in Figure 3-48 indicates a settling time of approximately 500 ns , which


Figure 3-39: The first layer of multipliers with output mirroring.


Figure 3-40: The second layer of multipliers with triode-based I/V converter.


Figure 3-41: Mesh plot of the normalized DC transfer curve of the analog processor found by driving $E_{y}(\zeta)$ maximally.


Figure 3-42: Family of curves obtained by slicing the surface in the $\zeta$ direction.


Figure 3-43: Family of curves obtained by slicing the surface in the $\eta$ direction.
is well within our timing requirements.


Figure 3-44: Circuit diagram of the position encoder.


Figure 3-45: The simple two-stage operational amplifier used in the position encoder.


Figure 3-46: spice gain response of operational amplifier used in multiplexed position encoder. $C_{L}=10 \mathrm{pF}$.


Figure 3-47: spice phase response of operational amplifier used in multiplexed position encoder. $C_{L}=10 \mathrm{pF}$.


Figure 3-48: spice step response of operational amplifier used in multiplexed position encoder. $C_{L}=10 \mathrm{pF}$.

## The FOE Test System

### 4.1 The Motion Problem

We now turn to the problem of testing the FOE chip. The ultimate aim of this thesis is to demonstrate the FOE chip operating in real time with real motion. Testing the FOE chip with real motion is quite a challenging physical goal. The premise of our algorithmic approach is that the camera, in our case the chip, is undergoing translational motion. This is so that all the brightness variations seen by the chip are only the result of its own motion. The test board to support the operation of the FOE chip is quite complex in order to provide sufficient testing flexibility. Of course this would normally not be the case in a final customized system, but in the prototyping stage having sufficient on-board resources to explore all aspects of the chip's operation is essential. Hence, the board is large and cumbersome; moving it is not a feasible approach for the experimental setup. Separating the chip from the board in order to move the chip while keeping the board motionless raises a whole host of interfacing problems between the chip and the board and hence it was decided that this approach was also to be avoided. The last option considered was to optically produce images corresponding to ego-motion and introduce them to the chip without actually moving the chip.

There are several ways that we considered for generating images corresponding to motion and inputting them optically into the FOE chip. Showing the chip a movie, either motion picture or video, is not very feasible; we would have to then synchronize the system to the frame rate of the movie. Another idea was to use some clever trick with mirrors instead; for example moving a mirror in front of the chip generates apparent ego-motion. But this also becomes difficult due to the size of mirror required for reasonable fields of view. The solution that was decided upon for testing was to use a flexible fiber-optic image carrier. Image carriers made of flexible bundles of optical fibers can be used for the passive transmission of images. In our test setup, we move the tip, along with its lens system, of such a carrier with a known, calibrated motion while the near end is held fixed, focusing the resulting images onto the motionless chip in the


Figure 4-1: A high level view of the basic test setup, showing the two major subsystems: optical/mechanical, and electrical.
test board. This provides the chip optically with images corresponding to ego-motion without the chip actually having to move.

A basic high level view of the testing setup is shown in Figure 4-1. The test system is broken up into two distinct parts. The optical/mechanical subsystem consists of the image carrier with its optical interface to the chip, along with the motor system for moving the tip of the cable with calibrated motion. The electrical subsystem consists of the circuit board for fully testing the FOE chip. A host computer oversees the overall functioning of the entire setup; communication with the test board is accomplished through a parallel interface, while communication with the motor controller is done with a serial port. Finally, through the use of the general purpose input and output bits available on the motor controller, synchronization between the resulting motion and the image acquisition of FOE chip can be maintained.

### 4.2 The Optical/Mechanical Subsystem

### 4.2.1 The Flexible Image Carrier

An optical fiber is constructed of a core, typically made of $\mathrm{GeO}_{2}$ and $\mathrm{SiO}_{2}$, with refractive index $n_{1}$, and an outer layer, cladding, made of $\mathrm{SiO}_{2}$ with refractive index $n_{2}$. Light falling onto a fiber within the angle $\varphi$ is transmitted down the fiber by total internal reflection as shown in Figure 4-2a. This angle is given by the numerical aperture:

$$
\begin{equation*}
\sin (\varphi)=\sqrt{n_{1}^{2}-n_{2}^{2}} \tag{4.1}
\end{equation*}
$$

Image carriers are basically bundled arrays of optic fibers, as shown in Figure 4-2b. The ends

(a)

## Image Guide


(b)


Figure 4-2: a). Light within the critical angle $\varphi$ given can be transmitted down an optic fiber using total internal reflection. b). The principle of image transmission by an image guide. c.) Flexible fiber-optic carrier used in remote visual inspection.

| Fiber Diameter: | $9-11 \mu \mathrm{~m}$ |
| :--- | :---: |
| Bundle Size: | $30000-40000$ fibers |
| Cable Outer Diameter: | $4-20 \mathrm{~mm}$ |
| Loss: | $\leq 0.2 \mathrm{~dB} / \mathrm{m}$ in the visible |
| Field of View: | $20^{\circ}-80^{\circ}$ |
| Depth of Field: | $10 \mathrm{~mm}-\infty$ |
| Cable Bend Radius: | $1-4$ inches |
| Cable Length: | $0.5-2.5 \mathrm{~m}$ |

Table 4-1: Typical image carrier parameters.
of the fiber bundle are fused together and then cleaved, forming image planes. With the array ordering the same at both ends, an image focused by a lens system on one end of the carrier is transmitted passively down the fiber bundle and out the other end. Inside the carrier, these fibers are flexible, and so the entire carrier between the two ends is also flexible. The standard carrier shown in Figure 4-2c has a far, or distal, end with a lens system, which may be of fixed or variable focus. The fiber bundle in the cable is protectively sheathed, typically with steel coils, steel mesh, and waterproof plastic tubing to protect it from harmful environments as well as to prevent damage from forces due to excessive bending or crushing. The near, or proximal, end has an objective through which the images can be viewed, much as in a monocular microscope.

These carriers are normally used for remote visual inspection of places that are not routinely accessible, for example the inside of jet turbines. Since the areas may be low in ambient light, image carriers are typically equipped with light pipes so that illumination can be introduced into the area being examined. Additional enhancements such as varying degrees of articulation to move the distal tip and remote focusing control of the distal lens system from the proximal end are available. In our experimental setup, we use a stripped down version without these additions.

Table $4-1$ shows typical parameters for commercially available image carriers [70]. The individual fibers in the carrier have a diameter of about $10 \mu \mathrm{~m}$ and typical bundle sizes are in the 30 thousand fiber range. When interfacing to a commercial CCD chip, which typically has $>500$ thousand pixels, aliasing can be a substantial problem, as the pixelation of the cable will beat with the pixelation of the imager. Additionally, the cladding between individual fibers can be visible, leading to fixed pattern noise. However, the foe chip has only 4 thousand pixels, and hence this is not a considerable problem, as these cables have an order of magnitude more fibers than the chip has pixels. Placement of an aperture stop in the optics can be used to low pass filter this noise away if necessary. Fabrication of the bundle is done by drawing the fibers out under high temperature and pressure. As a result, the bundle packing is hexagonal, as was shown schematically in Figure 4-2, and the overall bundle is circular. Hexagonal is optimal for


Figure 4-3: The physical structure of the mechanical and optical system.
close packing and hence gives maximum fill factor, which can be as high as $98 \%$ for a good cable. The outer diameter of the cable is substantially larger than the bundle itself, due to the protective sheathing, but cables as small as 4 mm in diameter are available for insertion through extremely small openings.

Loss for a silica optic fiber is typically quoted as being less than $0.2 \mathrm{~dB} / \mathrm{m}$ in the visible spectrum. In practical terms, this means that over and above the $40-50 \%$ loss that the transmission through the glass in the fibers entails, an additional loss of $10 \%$ can be expected from a 2 meter long cable. Overall, a loss of perhaps a factor of 2 is to be expected. The algorithm for estimating the foe performs better with wide angle lenses, and with suitable optics a fairly wide field of view with a half angle $\theta_{v}=40^{\circ}$ is available. With a bend radius of several inches and lengths ranging up to 2 meters, the image carrier appears ideal for use in motion experiments in the lab.

### 4.2.2 The DC Motor System

A physical representation showing more explicitly the structure of the mechanical setup of the test system is shown in Figure 4-3. We use a Klinger Scientific DC motor system based on motion down a linear track. The GV88 long travel rail is elevated by supports on either end which are in turn rigidly mounted to a Newport optical table. On this track is a carriage which

| Repeatability: | $4 \mu \mathrm{~m}$ |
| :--- | :---: |
| Absolute accuracy: | $100 \mu \mathrm{~m}$ over 1 m travel |
| Useable travel: | 1 meter |
| Maximum Velocity: | $0.5 \mathrm{~m} / \mathrm{s}$ |
| Maximum Acceleration: | $0.8 \mathrm{~m} / \mathrm{s}^{2}$ unloaded |
| Controller Features: | Trapezoidal Velocity Generator <br> Real-time Motion Profiling <br> External Event Synchronization <br> Independent Program Execution |
| Controller Conversion: | $10 \mu \mathrm{~m} /$ count |

Table 4-2: Specifications of the Klinger motor system used in the experimental setup for testing the foe chip.
moves along the rail using a rack and pinion system driven by a UE72CC DC motor mounted underneath. The motor is controlled by a Klinger DCS750 motor controller using positional feedback from a shaft encoder. The controller implements a discrete time PID feedback control system using National Semiconductor's LM628 servo controller chip. The overall specifications of the systems are shown in Figure 4-2.

The image carrier used in the foe system is the Olympus ICA36A-20. It has a working length of 2 meters, a bundle size of 40 kfibers, a 10 mm outer diameter, a field of view of $2 \theta_{v}=80^{\circ}$ and a focus control at the far end. The distal end of the flexible image carrier is rigidly affixed to the moving carriage, while the proximal end is held stationary over the chip by the proximal mount. In order to keep the cable out of the way and prevent damage during motion, strain relief in the form of bun-gee cord is provided. As the carrier is drawn back, the cord pulls the cable away from the motor system. To eliminate the transmission of vibration to the optical interface at the chip during motion, a clamp based on a Melles Griot V-block holder is placed on the cable just before it reaches the board. The proximal interface, which we will discuss shortly, is not completely rigidly attached, and the varying tension on the cable during motion moves the optics slightly and hence distorts the received images at the chip. The V-block holder is used to grip the cable without exerting undo force on it and prevent this distortion.

### 4.2.3 The Distal Interface

Clearly, the design of the distal and proximal interfaces for the cable are critical. The distal end must rigidly grasp the cable tip, allow access to the focus control, as well as provide the means to place the direction of viewing relative to the motion direction and hence allows control of the placement of the FOE in the image plane. Figure 4-4 shows the constructed distal mount in detail. Affixed atop the carrier is a Klinger TR120 large rotation stage. This stage has $360^{\circ}$


Figure 4-4: The distal mount, allowing placement of the foe anywhere in the image plane.


Figure 4-5: The distal clamp for attaching carrier to the distal mount.
of rotation and corresponds to a rotation $\theta$ about the vertical axis. Setting of this angle can be done to within an arc-minute, and a set screw is provided to maintain the setting during motion. On top of the TR120 is a large right angle bracket, and affixed to the inner face of this bracket is a TR 80 rotation stage, which is a smaller version of the TR120 complete with all the same features. The position $\phi$ of this small stage corresponds to a rotation about the horizontal axis of the large bracket. It should be noted that changing $\theta$ changes the direction of this axis of rotation. A small right angle bracket is finally placed on the face of the TR80. Through the settings of $\theta$ and $\phi$, the viewing direction defined by the opening in the small right angle bracket can be arbitrarily set; this allows the positioning of the viewing direction relative to the motion along the track. Note that in the figure the rotation axes are shown as intersecting. The brackets were constructed to achieve this as pure rotation of the camera is necessary to use the calibration by rotation method which we will discuss in Chapter 5. Camera calibration is necessary to map the motion direction we have set up to the actual foe location on the image plane.

Attachment of the tip of the cable to the distal mount is shown in Figure 4-5. The distal end of the cable with its lens and focus control extends outward from an opening between the two plates mounted on the small right angle bracket. The plates are screwed together, pinching the cable at the metal flange just past the focus knob. This rigidly holds the cable in line with the center of the bracket.

### 4.2.4 The Proximal Interface

At the proximal end, we need a method of getting the images to the foe chip. Olympus provides adaptors to connect their image carriers to video cameras, and this is where our design begins. We use the MC-08 adaptor which is intended for use with a $2 / 3$ inch CCD imager. As shown in Figure 4-6, this adaptor fits over the objective and provides a C-mount end suitable for attachment to a video camera. The " $2 / 3$ inch" is a misnomer; it is a holdout from the old Vidicon tube days and is a measurement of the outside diameter of the imaging tube. The $2 / 3$ inch format corresponds to an active imaging area of $8.8 \mathrm{~mm} \times 6.6 \mathrm{~mm}$. This is sufficiently similar to the $6.9 \mathrm{~mm} \times 6.9 \mathrm{~mm}$ of active imaging area in the FOE chip that this adaptor is close in magnification to what we need. If one actually attaches the adaptor to a video camera, the image provided by the carrier does not fill up the entire screen. The fiber bundle is circular, due to its method of fabrication, and the imaging chip in the video camera is rectangular. Hence, the magnification in the adaptor is set so that the boundary of the circular image fits entirely on the CCD imaging chip with a significant amount to spare. The magnification is most likely kept even lower than necessary to avoid aliasing problems with the imaging chip. For the foe chip, it is obviously important that no part of this boundary be visible to the imager, and hence it was estimated that an additional magnification was required. With the correct magnification, the circular spot from the carrier would fill the imager entirely, and as a consequence $1-2 / \pi=36 \%$


Figure 4-6: Optical interface to the proximal mount.
of the data from the carrier would be lost, solely due to fitting a square inside a circle. The required magnification is between 1 and 2 . Anything between 1 and 2 would be a nonstandard magnification, and without resorting to custom optics a conservative choice is a $2 \times$ expander. An in-line version of a C-mount $2 \times$ telexpander from Cosmicar was placed at the output of the MC-08.

This magnification is based on a focusing distance between the lens and the image plane given by the C -mount standard of 0.69 inches. Hence, we need to place the proximal optic assembly over the chip at this distance. Additionally, the design of this connection should be such that we are able to position the optic axis arbitrarily in the image plane as well as provide focusing control to achieve the correct distance over the chip. The final solution is shown in Figure 4-7. The proximal adaptor combines an Oriel 17330 lens-centering mount shown in Figure 4-7a with the adaptor plate of Figure 4-7b. The foe chip sits in a ZIF socket on the test board; the plate goes around the FOE socket as shown. The lens centering mount is bolted to the plate which is in turn bolted through the board itself, through some spacers elevating the board away from the optic table, and into the surface of the table. This rigidly connects all of the elements involved to the table as demonstrated in Figure 4-7c. The lens-centering mount has a 2 inch threaded opening; the last component shown in the assembly of Figure $4-6$ connects the C -mount end of the telexpander to the proximal mount. This final adaptor is a Delrin ring


Figure 4-7: The proximal end, showing attachment to the foe board.
with C -mount thread on the inner surface and thread appropriate for screwing into the 2 inch aperture of the lens-centering mount on the outer surface. Taking into account the thickness of the adaptor plate, the ZIF socket, the chip package dimensions itself, etc, the distance from the end of the telexpander is within a few millimeters of being correct; final focusing of the interface is done by screwing the assembly in and out of the lens-centering mount.

Note that the resulting proximal interface actually has 4 degrees of freedom: $x, y$ positioning from the centering mount, $z$ position from screwing the whole assembly up and down in the centering mount aperture, and finally a rotation in the MC-08. This rotation $\varphi$ is set by a screw in the collar of the adaptor. The non-rigidity of the distal mount is due partly to this rotation knob, which does not set very strongly, and play in the connection to the lens-centering mount. These nonidealities result in the need for the vibration suppression clamp to keep disturbances to the interface at a minimum.

This completes the optical/mechanical design of the foe test system. Through it, we provide the chip with images corresponding to ego-motion, as well as position the FOE anywhere in the image plane through placement of the viewing direction relative to the motion direction. Of course, in addition to the angles $\theta$ and $\phi$, the exact position of the foe resulting from the motion depends not only on the location of the intersection of the optic axis with the image plane, but also on the unknown rotation $\varphi$ and the principal distance $f$. These parameters will be determined through camera calibration. Finally, a method for focusing the system is required. This can either be accomplished using raw image data, or perhaps by maximization of the signal $s_{q u a d}$, which measures the sum of the squared magnitude of the image gradient.

### 4.3 The Electrical Subsystem

The electrical subsystem encompasses the printed circuit board fabricated to support the operation of the FOE chip in all its various modes. A combination floorplan and block diagram for the system board is shown in Figure 4-8. There are four main sections to the board: the bias section, the CCD input/output section, the pattern generator, and the feedback control processor (FCP). The FOE chip itself sits in the proximal mount as described in Section 4.2.4, occupying a large central section of board area due to the physical size of the mount.

The bias section to the far right on the board generates the DC currents and voltages required to operate the chip. Additionally, since the foe chip also has an extra copy of the analog processor used in the main processing array with all of its inputs and outputs broken out separately, the bias section has support to drive these test inputs as well as to measure the resulting test outputs.

Above and below the chip are the input and output drivers for getting the eight channels of CCD data into and out of the imager on the foe chip. These channels were designed to interface with the Demonstration System for Early Vision processors (DSEV) designed for the


Figure 4-8: Block diagram and floorplan of the foe system board.

MIT Vision Chip Group [71]. The A/D and D/A pods in this system were expected to do the level shifting and scaling necessary for interfacing to test boards built around the high speed analog machine vision chips designed by our group, and hence the on-board input and output drivers on the FOE system board were designed to only buffer these signals. Unfortunately, although the system described in [71] can accommodate 8 channels of throughput, only the 2 channel version was constructed. Hence, when the need arose for raw image data acquisition from the foe chip, an enhancement daughter board was constructed to accomplish this task and will be discussed in Section 4.3.4.

In the lower left hand corner of the foe board is the pattern generator which serves as the master timing source for the entire board and creates the necessary clock waveforms to run the foe chip. These signals are then driven on-chip using clock drivers. In the case of non-critical cmos signals, these are merely open-collector pull-up drivers, whereas specialized drivers are required for the CCD signals.

The feedback control processor (FCP), shown in the upper left hand corner of the board, consists of the ADC and DAC interfaces to the foe chip, the DSP hardware for implementing the discrete time feedback loop, and the parallel interface for communicating with the host computer. The FCP is entirely interrupt driven from the pattern generator for correct sequencing of data acquisition, as well as from the motor controller for synchronization of the feedback loop to the motion of the stage, and from the parallel interface for communication and offloading of data.

The latter two sections, the pattern generator with clock drivers and the feedback control processor along with its chip interfaces, form the majority of the board and we will examine each in turn.

### 4.3.1 Clocking

Generation of clocks is an exceptionally important requirement for all CCD chips. Frequently there are a large number of clocks, often with exceptionally complex clocking patterns. One solution to clock generation is to use a Digital Acquisition System (DAS) or some similar piece of equipment. The drawback to such an approach is usually a limited number of channels, or insufficient algorithmic capacity for generating the lengthy sequences. However, the moderate speed requirement ( $\approx 10 \mathrm{MHz}$ ) for clock generation led to a different approach wherein clock generation is done in a reasonably flexible manner entirely on-board. Figure $4-9$ shows a schematic representation of the pattern generator designed for the foe system. A clock source provided by an external pulse generator is driven on-board; this signal forms the master clock 4DC. The master clock is divided by two resulting in the 2DC signal which drives the FCP. 2DC is further divided by two forming the pattern generator dot clock DC.

At the heart of the pattern generator is the IDT49C10A, a 16 -bit microprogram address sequencer intended for controlling the sequence of the execution of microinstructions stored in a


Figure 4-9: Block diagram of the pattern generator for generating all clock waveforms on the foe board.


Figure 4-10: Sample design for a clock driver with adjustable levels and rise/fall times.
microprogram memory. It incorporates a deep stack providing PUSH and POP instructions as well as subroutine calls and a register/decrementer with a zero detector for conditional looping and branching. The basic operation of the micro-sequencer is to cycle through a 16 -bit wide address. As it does so, it accesses the program store in the EPROMs and the resulting 40 bit wide word is stored in a micro-pipeline register. A path back to the micro-sequencer from this register is necessary to provide the addresses required for jumping as well as the 4 -bit control nibble for the next instruction. After the micro-pipeline register is the final output register leading to the clock drivers which send the signals to the FOE chip. When an address or a loop count is present at the micro-pipeline register, the output register is frozen for the one cycle necessary to execute the required algorithmic instruction, and hence none of the output signals are affected.

Because of the algorithmic nature of the generator, the length of any particular program was typically quite small. Hence, the 16 -bit address space was broken up into 8 banks, selectable using DIP switches on the board. This allowed for quick switching between various clocking modes, and rapid prototyping of clock sequences. The exceptional algorithmic capabilities of IDT49C10A allow the formation of very complex clocking sequences. The board implementation results in 32 bit wide patterns at speeds of up to $12 \mathrm{Mpatterns} / \mathrm{sec}$. The largest limiting factor on this operational speed is the 50 ns access time of the Cypress CY7C287 EPROMs that were used. The pattern generator had more than enough power for the generation of all of the many varied clocking schemes needed during the testing of the foe chip. In order to make the complete design of the clocking sequences more manageable, an assembler and simulator were specifically written for the pattern generator; this greatly eased the testing and debugging process.

Once the desired pattern has been created, the actual clock waveforms are applied to the chip through clock drivers. The digital sections of the foe board have 5 V levels, whilst the FOE chip uses a 10 V supply. Hence, the cmos clocks need to be level shifted up to the supply of the chip. This is accomplished using simple TTL 7406 and 7407 open collector drivers. The desired shapes of the CCD clock waveforms are substantially more complicated, and require the design of specialized clock drivers. Variable levels, both high and low, are needed as well as controllable rise and fall times to enhance transfer efficiency. A sample clock driver design for the FOE board is shown in Figure 4-10. This driver basically functions by appropriately shunting fixed currents on and off an integrating capacitor. This controls the slew rate of the output and a diode clamp is used to fix the output levels. This is quite a large and complex circuit, especially considering that the foe system requires 20 of them. Thankfully, the Elantec EL2021C Monolithic Pin driver integrates the functionality of this clock driver using a very similar design into a single 18 pin package, with the additional enhancement that the slewing currents are formed using voltage to current converters.

### 4.3.2 The Feedback Control Processor

The Feedback Control Processor manages the acquisition of data from the foe chip through its analog to digital converter (ADC) and digital to analog converter (DAC) interfaces, implements the discrete time feedback loop closed around the chip, and transfers data to the host computer for analysis. The system is built around the TMS320E14, a 16-bit microcontroller/processor from the first generation of DSP processors from Texas Instruments. This chip was chosen because it combines the features of a basic DSP processor with a controller in a single architecture. From a DSP standpoint, the chip's 32 -bit ALU/accumulator, $16 \times 16$ bit multiplier, $0-16$ bit barrel shifter, and 256 words of on-chip RAM along with a 160 ns execution time provide sufficient performance for many basic signal processing needs, and the simple nature of the computation of the FOE feedback loop would not task these resources. From a controller standpoint, the event manager with capture inputs and compare outputs, a 16 -pin bit-selectable output port, a serial port, and four independent timers are highly useful for real-time control of external devices, such as the ADCs, DACs, and asynchronous parallel port on the foe board. This combination of processing power and control was perfect for use in the foe board. Unfortunately, the 'E14 was obsoleted during the testing phase of the foe project as the processor is an old one; TI is currently in its fifth generation of DSP processors, all of which have vastly more processing capability than the 'E14.

The FCP microprocessor system was designed to include the following features:

- An external program store once again using 50 ns Cypress CY7C287 $64 \mathrm{~K} \times 8$ EPROMs. The addressable space of the 'E14 is 12 -bits, and hence the 16 -bit address space of the EPROMs was broken up into 16 banks, allowing many different modes of operation to be resident simultaneously. Switching between them was accomplished using DIP switches. Additional paging support was included to allow the system to use the full 64 K of space if necessary.
- A $64 \mathrm{~K} \times 16$ external memory using 15 ns Micron MT5C $256464 \mathrm{~K} \times 4$ SRAMs. The 'E14 provides no convenient method for accessing external memory as the intent of the processor is for all operations to use the on-chip RAM exclusively. Since the foe board will need to gather data perhaps over large sequences of images, the on-chip store was deemed insufficient. To include external memory into the system, a hardware address pointer was added. In order to access this memory, the 'E14 writes the required address to the pointer port, and then reads the resulting output from the RAM port. Internally, the 'E14 is pipelined with an instruction pre-fetch occuring while the current instruction is being executed, and hence all external accesses cause the pipeline to stutter. This means that every external access takes two instructions cycles instead of one, and writing the pointer and reading the RAM would require 4 cycles. To reduce this overhead, the address pointer was enhanced to include auto-incrementing and auto-decrementing in hardware
as well as a read-back feature. In this fashion data can be streamed into memory without needing to access the pointer on every write or read. The pointer was implemented in 7 ns Lattice 22V10 pals.
- Power-on reset using a MAX701, an $80 \times 1$ character LCD display for diagnostic output, as well as a keyboard and hex switches for user input to set the parameters of the system, such as the gain of the feedback loop, the value of the threshold current in the cutoff weighting function, and so on.
- The bit-selectable port on the 'E14 was used with buffering to implement the parallel interface to the host computer using the IBM 8 -bit standard.
- The capture subsystem on the 'E14 handles the four system interrupt levels. One interrupt comes from the ADCs indicating a completed conversion. This is used to read in the data from the ADCs and store it in external memory. The next level of interrupt comes from the pattern generator and indicates that the current frame-pair has been completed; this is used to then update the feedback loop. The third interrupt comes from the motor controller and is used to indicate that the stage is in motion, and has finished accelerating. This is used to synchronize the feedback loop to the stage motion. Lastly, the parallel port interrupt indicates that the host computer is ready to receive another byte of output.
- 4 ADCs and 3 DACs for interfacing to and driving the foe chip in the feedback loop.

The processing and control features of the FCP proved sufficiently flexible for most of the various configurations that became necessary during the testing of the foe chip.

### 4.3.3 Interfacing the Chip to the Test System

Lastly, we turn to the ADC and DAC interfaces of the test board to the FOE chip. Figure 4-11 shows the signal flow diagram of the normal operation of the feedback loop. The four channels of processed data output from the FOE chip are the error channels $e_{x}$ and $\epsilon_{y}$, the absolute value of the time derivative $s_{a b s}$, and the squared image brightness gradient magnitude $s_{q u a d}$. These four signals are digitized by the four on-board ADCs. The conversion process is triggered by the pattern generator, and only when all four conversions are complete is an interrupt signal sent to the 'E14 in the FCP. The FCP microprocessor system, shown schematically at the bottom of the diagram, reads and stores this data, using it to update the feedback loop. The results of the feedback loop are use to drive the DACs which set the inputs to the foe chip, namely the position voltages of the FOE estimate $x_{0}$ and $y_{0}$. The threshold in the cutoff weighting function is also controlled from the FCP by a DAC.


Figure 4-11: DSP system for implementing discrete time feedback loop.

### 4.3.3.1 The ADC Interfaces

The ADCs used on the FOE board are all AD7886s, a 12 -bit converter available from Analog Devices, Inc.(ADI). The AD7886 track and hold amplifier acquires the input voltage signal in under 333 ns , while the actual triple-flash converter takes $1 \mu \mathrm{~s}$, for an overall conversion time of $1.333 \mu \mathrm{~s}$. This converter requires an external voltage reference, and the AD586 5V reference was used. The AD7886 can be configured for unipolar input ranges of $0-5 \mathrm{~V}$ and $0-10 \mathrm{~V}$, or the bipolar input range of -5 V to +5 V . Since the outputs from the foe chip are all in current while we use a voltage mode ADC, conversion from current to voltage is required for each channel.

Figure 4-12 shows the interface circuit for converting the currents of the error channels to the voltage input required by the AD7886. The error currents are signed, and hence the converter is configured for the bipolar input range of -5 V to 5 V . The overall transfer function of the circuit is:

$$
\begin{equation*}
\Delta V_{o}=2 R_{f} W \Delta I_{o} \tag{4.2}
\end{equation*}
$$

where $R_{f}$ is chosen to match the output range of the error current with the input range of the ADC. The circuit functions by first converting the input differential error current to a single-ended version by mirroring one leg of the current and subtracting it from the other. The current mirror used for this purpose is a variant of a translinear circuit [58] which uses an op-amp to force matched collector currents in the bipolars. The MAT04 matched npns form the basic mirror while the fet-input AD845 op-amp is used to create a virtual null at the signal current injection point. The darlington transistor biasing of the bipolar pair is done to reduce


Figure 4-12: Board interface for the error output channels from the foe chip.
mirroring errors due to the finite $\beta$ of the transistors, while the Vishay 12 -bit matched resistor pair to $V_{\text {ref }}$ provides a constant current input to the mirror, helping to keep its bandwidth up at low signal levels. The output of the mirror is also held at a virtual null due to the output I-to-V converter [72]. Thus, each leg of the differential input current is injected into a virtual null, eliminating differential errors due to output conductance. The load capacitance at the inverting node of the output op-amp is quite large due to the lengthy distance that the signal has to travel on the board before reaching the output circuit. This long trace is due to the size of the proximal mount in which the chip is encased. The resulting large capacitance causes the feedback network around the op-amp to roll off inside the bandwidth of the op-amp, causing stability problems. Hence, compensation with a gain peaking capacitor is required in practice to stabilize the op-amp [73].

The output $s_{a b s}$ from the absolute value channel is a single-ended current flowing into $n$ channel devices on the FOE chip and hence the AD7886 for this channel is configured for the unipolar $0-10 \mathrm{~V}$ range. Due to the output compliance of the $n$-channel transistors, the voltage must be kept above ground. Figure 4-13 shows the circuit interface, where the voltage at the injection point is kept at $V_{r e f} / 2$. Matched resistor pairs are once again used for accuracy, and the gain peaking capacitor $C_{f}$ is for stability. The circuit results in a transfer function of

$$
\begin{equation*}
V_{a b s}=R_{a} I_{a b s} \tag{4.3}
\end{equation*}
$$



Figure 4-13: Board interface for the absolute value output channel from the foe chip.
where we choose $R_{a}$ to match the current output range to the voltage input range.
The output $s_{\text {quad }}$ is also a single-ended current. However, it comes from $p$-channel devices and so we could have used the same simple I-to-V converter we used in the error channels. This would be entirely inverting though, and the AD7886 cannot be configured for an input range which is all negative. We could easily use another inverting stage to get rid of the minus sign, but that would entail extra components when a simpler solution is available. We instead merely shift the I/O characteristic up by the reference voltage, and configure the ADC for bipolar operation. This circuit is shown in Figure 4-14, and achieves:

$$
\begin{equation*}
V_{q u a d}=V_{\text {ref }}-R_{q} I_{q u a d} \tag{4.4}
\end{equation*}
$$

With zero input, the voltage is at the converter reference; through proper choice of $R_{q}, V_{\text {quad }}$ is set at $-V_{r e f}$ when $I_{q u a d}$ is at full scale. The offset and sign inversion are undone in software in the FCP. Note that the injection point of $s_{\text {quad }}$ is held at $V_{\text {ref }} / 2$ instead of zero now; this is well within the compliance limits of the output current.

### 4.3.3.2 The DAC Interfaces

The FOE chip requires three inputs for proper operation: the $x_{0}$ position voltage, $y_{0}$ position voltage, and the threshold current $I_{\eta}$ for the cutoff weighting function. The position voltages should be constrained to be within the voltage position range used by the position encoder on the chip. To accomplish this we use the 16 -bit AD7846 multiplying DAC, which has an


Figure 4-14: Board interface for the quadratic output channel from the foe chip.
architecture shown schematically in Figure 4-15 [74]. This type of architecture uses resistor chains and switch matrices to form the output analog voltage. The key feature of this structure is that the voltage output range used by the DAC is obviously defined by the voltages placed across the resistor chain. We fix these to $V_{\text {high }}$ and $V_{\text {low }}$, the same voltages used in the resistor chain in the position encoder. This naturally guarantees that the encoded position, given by the 16 -bit digital word $D_{0}$, falls within the desired limits:

$$
\begin{equation*}
V_{0}=V_{\text {low }}+\left(V_{\text {high }}-V_{\text {low }}\right)\left(\frac{D_{0}}{2^{16}-1}\right) \tag{4.5}
\end{equation*}
$$

The $I_{\eta}$ current source used in the cutoff weighting function is the output of a $p$-channel current mirror. To bias this mirror, the FCP needs to provide a programmable current running out of the chip. The simple circuit to do this is shown in Figure 4-16 and the DAC used is the 12 -bit AD7845. This DAC is configured to be inverting, and the negative output voltage is applied to an op-amp/JFET combination which converts it to a cascoded current for biasing the on-chip mirror:

$$
\begin{equation*}
I_{\eta}=\left(\frac{V_{r e f}}{R_{t}}\right)\left(\frac{D_{\eta}}{2^{12}-1}\right) \tag{4.6}
\end{equation*}
$$

The $15^{\prime \prime} \times 21^{\prime \prime}$ board for the foe test system was designed using Cadence Design Systems' Allegro Printed Circuit Board editor and fabricated through Multek under the auspices of MOSIS. 2 signal planes and 3 internal power planes were used on the board which utilizes through-hole design exclusively for ease of debugging and modification. The internal planes form a split analog supply of $\pm 15$ in the analog sections and a 5 V digital supply in the digital


Figure 4-15: Monotonic voltage output DACs are used to generate the position voltages ( $V_{x 0}, V_{y 0}$ ) for the foe location.


Figure 4-16: DAC structure for generating the threshold current $I_{\eta}$.
sections. Analog and digital grounds are kept separate to prevent digital returns from impacting sensitive analog nodes. This was not entirely possible in certain sections of the board, however. For example the FOE chip itself does not provide separate ground returns. Additionally, the CCD clock drivers' signal returns go through analog ground, as some of the clock levels are required to be precision levels, and hence are referenced to analog ground. To minimize the effects of this type of coupling, ground planes were used to reduce impedances in the return path, and sensitive measurements were delayed until the transient effects had dissipated. Analog and digital grounds were also tied together in the standard star configuration at the system power supply [75, 76].

### 4.3.4 Later Enhancements

In the course of testing the FOE chip, the FCP was constantly reconfigured to serve a variety of purposes. The flexibility of the system often was sufficient to accomplish what was required. In a few instances, however, the on-board resources needed to be extended.

The original design of the foe system board assumed that the acquisition of raw image data through the 8 output CCD registers was handled by DSEV. However, it became necessary to find a way to use on-board resources to perform this task instead. It was decided that we would re-use the four ADCs already on the board. All that was required to do so was to perform level shifting and scaling of the CCD outputs before applying them as the inputs to the converters. Figure 4-17 shows one of the eight output channels. Buffering the floating gate are two layers of source followers. The first one is kept small in order to minimize its contribution to the load capacitance; it drives a larger transistor in the pad frame. The current source for the pad source follower is actually off-chip, and is implemented as shown using a combination of op-amp and JFET. The output of the second source follower is then buffered by a unity gain buffer and this forms the board output. Both source followers are implemented using PMOS devices to eliminate the back-gate effect which would lower the follower gain substantially. As a natural consequence of this layering of two $p$-followers, the voltage of the chip output during the pre-charge phase is quite high. On top of the pre-charge voltage (typically on order 6 V ), each follower adds a voltage shift of $V_{t}+\sqrt{I_{\text {bias }} / \kappa}$. Furthermore, the output follower is run at moderately high current levels in order to slew the output capacitance quickly. This capacitance is once again substantial ( $\approx 50-60 \mathrm{pF}$ ) due to the long trace required to get the signal out of the proximal mount and to the output circuit. In practice, the output drive current is set such that the output voltage during pre-charge is just barely kept below $V_{d d}$. Of course this level cannot be allowed to exceed $V_{d d}$ as the output pads contain diode clamps to $V_{d d}$ and ground.

The output swing of the CCD channels is at most 1 volt. Hence, with a chip $V_{d d}$ of 10 V the signal levels we have to work with range from 10 V to 9 V . Of course, this must be shifted down to a more reasonable range for input to the FCP converters, as well as scaled to fit their 10 V input range. Furthermore, we have 8 output channels and only 4 converters, so 2 -to- 1
muxing is required as well. A schematic diagram for the muxing daughter board that was constructed to allow the FCP to read raw CCD output data is shown in Figure 4-18. A variable voltage reference $V_{o f f}$ is formed by the op-amp circuit to the left of the diagram. This voltage is subtracted from the input signal and injected into the main circuit. This circuit clamps the input difference to $\pm\left(V_{d}+V_{z}\right)$ where $V_{d}$ is the forward drop of the Schottky diodes $(\approx 0.35 \mathrm{~V})$ and $V_{z}$ is the voltage of the bandgap zeners, which was 1.2 V using LM313s. This resulted in an output clamp range of $\pm 1.5 \mathrm{~V}$. Following the clamp output, we have the required 2 -to- 1 muxes using ADG201HS cmos switches and lastly an output gain stage of 10 ; the output of this stage is what we drive into the FCP ADCs. By varying the pot voltage in the variable voltage reference, we essentially scroll up and down a window of interest on the input waveform to which we have applied magnification. By placing the window near $V_{d d}$, we can fit the signal swing of the CCD output channel entirely into the appropriate input range of the ADCs. Hence, a mode of the FCP was programmed to acquire raw image data, essential for performing camera calibration and comparing system results with algorithmic ones.

Each image pair acquired and stored by the FCP in external memory requires $64 \times 64 \times 2=$ 8 Kbytes of memory. Thus the 128 K bytes of external memory in the FCP only allowed the storage of 16 frame pairs of raw data. During a motion transient, typically many more frames are required than 16 , and hence the memory on the board was expanded. A memory expansion board containing 1 Mbyte was constructed using the same architecture as before. Of course, now a 16-bit address pointer is insufficient and a 19-bit one was implemented instead, with the memory organized as $512 \mathrm{~K} \times 16$. Since the 'E14 is a 16 -bit processor, accessing the address pointer now requires two external accesses. However, the auto-increment and auto-decrement features continued to be supported, so required accesses of the pointer remain rare. With this much memory in the system, 128 image pairs ( 256 images) could be acquired and later transmitted through the parallel port to the host computer.

Addition of both daughter boards complicated the power supply networks substantially, and grounding proved to be a problem even though the star connection philosophy continued to be adhered to. The problem that arose was that the digital ground in the system board bounced substantially, while the memory expansion board did not bounce nearly so much. Hence, occasionally the auto-increment and auto-decrement feature would fail. The resultant failure mode was that the address pointer would occasionally increment erroneously. Through judicious placement of ground connections as well as pull-ups on critical signals, this problem was eliminated. However, when motion experiments commenced, it was observed that substantial noise from the motor system coupled into the analog sections of the FOE board, unfortunately affecting the measured data substantially with impulsive noise. Although the path of this coupling was not obvious, placing the star connection on the metal top of the optical table successfully eliminated this noise source, probably by providing a lower impedance return path.

Lastly, as we shall see in the next Chapter, the dark current of the FoE chip was, not


Figure 4-17: Output circuit for one of the 8 ccd I/O channels.


Figure 4-18: Circuit schematic for the muxing daughter board.


Figure 4-19: Simple water-based cooling system for the foe chip.
surprisingly, substantially larger than what should be expected from a commercial CCD process. As dark current dependence is exponential in temperature, the dark current varied widely with the ambient temperature in the lab, which was poorly controlled. To remedy this situation, the test setup was enhanced by the addition of a cooling system for the foe chip, as shown in Figure 4-19. This very simple forced cold water system consisted of an ice bath with a pump. Cold water was pumped through a copper heat sink placed in thermal contact with the chip. This sink was basically a plate placed over the chip with a thin copper tube soldered to the side of the plate. The inflow and outflow PVC tubing from the pump and ice bath were clamped to this tube at either end and exited the proximal mount through two access holes in the board as shown. In practice, this simple approach resulted in a factor of $2-3$ reduction in the observed dark current, as well as reduced sensitivity to lab temperature variations.

## The FOE Chip/Test System Results

In this chapter we present the experimental results taken from the foe chip. The testing of the chip proceeded in three distinct stages. First, the basic functionality of the circuit structures, both cmos and cCD, was verified. Secondly, raw image data was acquired in order for the camera calibration to be done. Motion experiments were performed, and the foe was estimated via the raw image data on the host computer using the same algorithm as the one implemented on the chip. Lastly, the foe chip was closed in a simple constant-gain feedback loop on the test board and the FOE estimated in real time.

### 5.1 Basic Functionality

### 5.1.1 I/O Results from the CMOS Processing Array

In order to test the basic functionality of the circuit structures on the foe chip, a test instance of the analog processor in the cmos array was provided. This processor is at the bottom of the array, and identical in practically every respect to those used in the actual array. However, all of its inputs and outputs were broken out separately, giving for easy access for testing. The outputs were driven into structures on the board which are identical to those serving the main array outputs. Examination of the performance of this test processor was performed first, and we discuss the results from each step in the signal flow in turn.

### 5.1.1.1 The Absolute Value and the Cutoff Weighting Function

At the very beginning of the signal flow in the analog processor are the four input transconductors, followed by the current mirroring that forms the differential currents representing the image brightness gradients. Access to these output currents was not provided, as this would require substantial modification of the cell, and this was avoided as the cell is intended to be representative of the processors in the array. However, the first output available off-chip is the


Figure 5-1: Absolute value characteristic measured from the test cell provided on the foe chip.
result of absolute value structure. In order to test this structure, the 8 inputs to the transconductors are configured to drive the $E_{t}$ linear combination maximally. Of course, since the three partials are formed from orthogonal linear combinations, the other two are zero under this condition. Figure $5-1$ shows the measured absolute value characteristic. The nominal input bias current for the processor was set at $5 \mu \mathrm{~A}$, and adjusted until the maximum output current was $\approx 10 \mu \mathrm{~A}$. This bias will remain the same for the rest of this discussion. The input/output curve shows the desired input range of about 1 V and output range of $10 \mu \mathrm{~A}$ under these conditions.

A copy of this signal is also used internally in the cutoff weighting function. Unlike the processors in the main array, the output of the latch in the test cell weighting function is driven off-chip by two inverters, and hence we can examine the result of the weighting decision. In order to avoid having the inverters introduce unbalanced capacitive loads, a dummy inverter is placed on the side of the latch that is not driven off-chip. Additionally, the switch point of the inverters was placed so that the pre-charge voltage used on the latch was not in the inverter's high gain region.

To test the cutoff weighting function, the threshold current $I_{\eta}$ was set and $E_{t}$ was again strobed maximally. The input voltages where the output switched high $50 \%$ of the time were noted. Since the weighting function is even, there is both a positive and a negative switch point. Both of these points are shown as a function of threshold current $I_{\eta}$ in Figure 5-2 and exhibit the


Figure 5-2: The cutoff weighting function characteristic, large scale. $E_{t}$ is driven maximally and the lines represent the $50 \%$ switching points.
desired linear dependence. Below the upper line and above the lower line, the weighting function evaluates true, while above the upper line and below the lower line the function evaluates false as required. The $F O E$ algorithm uses this function to isolate stationary points, and smaller function widths are therefore desirable. Figure 5-3 shows a magnification of the region near the origin. Clearly, the characteristic displays an offset on the order of $0.5 \%$, which will limit our minimum sensitivity. Algorithmic simulations indicate that weighting widths of several percent are necessary for adequate system performance, and this offset is close enough to this regime to be of some concern.

### 5.1.1.2 Estimating the Gradient Magnitude

The differential currents representing the brightness gradients $E_{x}$ and $E_{y}$ are input to the quadratic current squarer, and a copy of this signal is sent off-chip. To test this output, the inputs to the transconductors were configured to drive $E_{x}$ maximally and of course, $E_{y}=0$ under this condition. The measured output current from the gradient magnitude channel is shown in Figure 5-4. The output displays the expected quadratic behavior, except for a rather large offset. An offset for zero input is a well known problem with squaring circuits, and provisions were made in the design to cancel the offset in this channel. However, the cancelation


Figure 5-3: The cutoff weighting function characteristic, small scale.


Figure 5-4: Measured quadratic circuit characteristic with $E_{x}$ driven maximally.
was insufficient. This is the first substantial layout error discovered on the foe chip. In the biasing network, a copy of the quadratic circuit is driven with a balanced differential current derived from the same bias as the transconductors. This current is mirrored and subtracted from the quadratic circuits in the main array. Unfortunately, the main array sums the contributions from two such circuits (one for $E_{x}^{2}$ and one for $E_{y}^{2}$ ) to form $E_{x}^{2}+E_{y}^{2}$; the biasing therefore provides cancelation of only $1 / 2$ of the offset because the mirror into the array is unity gain as opposed to having the required gain of two.

Note that this offset is substantially larger than the actual signal current, and this is a problem for the output circuits which are scaled to match this signal. Furthermore, because of the weighting function, this offset in the main array is in fact now variable, depending on the results of the decision. To compensate for these effects, the gain on the quadratic channel had to be lowered to avoid saturating the output circuits. Additionally, the system will now need to have a special cycle in order to cancel this offset in software. This cycle will occur after the weighting decision has been made; we merely pre-charge the floating gate amplifiers, effectively zeroing out the inputs to the transconductors. The measured output currents from the chip during this time will then be the offsets modulated by the last weighting function decision.

### 5.1.1.3 The Multiplier Core

We now turn to the multiplier core which provides the error channel outputs. No intermediate product is provided; only the output of the cascade of the two sets of multipliers goes off-chip from the test cell, mimicing the output of the main array. To test this structure, we drive $x-x 0$ and $E_{x}$ maximally. Again $E_{y}$ is zero and we can further set $y=y_{0}$, leaving only $x-x_{0}$ and $E_{x}$ dependence in the $x$-channel output. Under this drive, $E_{t}$ is also zero; additionally, we set $I_{\eta}$ maximally to guarantee that the weighting function always switches true. Under these conditions, we find that the $x$-error becomes:

$$
\begin{equation*}
\epsilon_{x}=W\left(E_{t}, \eta\right) E_{x}\left(\left(x-x_{0}\right) E_{x}+\left(y-y_{0}\right) E_{y}\right)=\left(x-x_{0}\right) E_{x}^{2} \tag{5.1}
\end{equation*}
$$

and hence we have a linear dependence on $x-x_{0}$ and a quadratic dependence on $E_{x}$. In Figure $5-5$, we show the measured family of quadratic curves parameterized by $x-x_{0}$, where $E_{x}$ is taken as the ordinate. In Figure 5-6 we swap the role of the inputs, showing the linear behavior with respect to $x-x_{0}$. These curves match well the behavior predicted by our normalized models in Figures 3-42 and 3-43.

The behavior of the $y$-channel is qualitatively the same as the $x$-channel, as the entire circuit is symmetrical with respect to the two channels. In the $x-y$ scope trace in Figure 5-7, the inputs of the transconductor were configured to drive $E_{y}$ maximally, and a 1 kHz sine-wave was used as an excitation. $y-y_{0}$ was set as a DC voltage, and the resulting output current sensed through a $7.8 \mathrm{k} \Omega$ resistor.

Lastly, the settling time of the analog processor needs to be small enough to operate at the


Figure 5-5: The family of curves for the $x$-channel output current of the test cell parameterized by $x-x_{0}$.


Figure 5-6: The family of curves for the $x$-channel output current of the test cell parameterized by $E_{x}$.
target 1 kHz frame rate. At this speed, we have $\approx 15 \mu \mathrm{sec}$ to perform all the required operations: shifting image charge right twice with a charge sense on the second, performing the weighting function operation, measuring the output, pre-charging the floating gate amplifiers again and finally measuring the offset. As a conservative specification, the processor is required to settle in less than $10 \%$ of the allowed column processing time. Figure 5-8 shows a scope photograph of the processor meeting this specification. The top trace is the latch reset clock $\phi_{\text {reset }}$, the second trace is the latch clock $\phi_{\text {latch }}$, the third trace is the output signal from the $x$-channel, and the fourth trace is the weighting function decision $\bar{W}$. The reset voltage is set so that during the pre-charge phase, output current from the main channel is cutoff ( $\bar{W}$ is high) using the cascode transistors in Figure 3-33, and hence the resulting output voltage during reset is zero. When $\phi_{\text {latch }}$ goes high, the latch flips and now $\bar{W}$ evaluates low, and clearly the output signal settles in under the required $1.5 \mu \mathrm{sec}$.

### 5.1.1.4 The Position Encoder

The last of the cmos structures on the chip is the position encoder. The encoder was designed to provide 100 mV /processor position encoding, or a maximum range from high to low of 6.3 V . The first layer of multipliers in the analog processor was designed to accommodate this, with an allowed input range of 1 V to 8 V . Figure 5-9 shows $x$-position output strobe of the position encoder. $V_{\text {high }}$ was set at 7.4 V , while $V_{\text {low }}$ was set at 1 V . The image acquisition time in this figure was set at 0.5 msec , twice as fast as necessary. Figure $5-10$ shows a blowup of the strobe near the high end, demonstrating the desired $100 \mathrm{mV} / \mathrm{step}$. The settling time given by simulation (see Figure $3-48$ ) was $<1 \mu \mathrm{sec}$; actual performance appears to verify this.

### 5.1.2 Basic CCD results

In this section, we quantify the basic operating parameters of the cod devices in the foe chip. There are four basic parameters of interest. The first parameter is the sensitivity of the floating gate amplifiers, along with a measure of their nonlinearity. The second parameter of interest is the transfer efficiency, quantifying how well we can move charge about the CCD structures. The third parameter is the dark current, which gives the amount of thermally generated background signal present. Lastly, the quantum efficiency of the imager is measured, indicating how efficiently our collection of photon induced signal is performed. For the first three measurements, we use the I/O shift registers as test vehicles. The last measurement, of course, requires using the imaging array.

### 5.1.2.1 Charge Input and Output

We first turn to examining the floating gate amplifiers because all of our basic measurement information is taken with these structures. The input/output shift registers have output struc-


Figure 5-7: Scope trace of $y$-channel output with $E_{y}$ maximally driven.


Figure 5-8: Scope photograph showing the settling time of the test cell. The output circuit is the same as on the main array. The traces in order from top to bottom are $\phi_{\text {reset }}, \phi_{\text {latch }}$, $e_{x}$, and $W$.


Figure 5-9: Scope waveform showing operation of the position encoder over an image frame.


Figure 5-10: Magnified scope waveform showing operation of the position encoder.

|  | Floating Gates |  |  |
| :--- | :---: | :---: | :---: |
| Gate size: | $30 \mu \mathrm{~m} \times 15 \mu \mathrm{~m}$ |  |  |
| $C_{o x}:$ | $450 \mu \mathrm{~m}^{2} \times 0.86 \mathrm{fF} / \mu \mathrm{m}^{2}=387 \mathrm{fF}$ |  |  |
|  |  |  |  |
| Size: | Reset Transistor |  |  |
| Junction: | $40 \mu \mathrm{~m} \times 7 \mu \mathrm{~m}$ |  |  |
| Sidewall: | $26 \mu \mathrm{~m} \times 0.53 \mathrm{fF} / \mu \mathrm{m}^{2}=5.2 \mathrm{fF}=13.8 \mathrm{fF}$ |  |  |
| Overlap: | $8 \mu \mathrm{~m} \times 0.29 \mathrm{fF} / \mu \mathrm{m}=2.3 \mathrm{fF}$ |  |  |
| Total: | 21.3 fF |  |  |
|  |  |  | Source Follower |
| Size: | $8 \mu \mathrm{~m} \times 7 \mu \mathrm{~m}$ |  |  |
| Gate: | $56 \mu \mathrm{~m}^{2} \times 0.86 \mathrm{fF} / \mu \mathrm{m}^{2}=48.2 \mathrm{fF}$ |  |  |
| Overlap : | $8 \mu \mathrm{~m} \times 0.29 \mathrm{fF} / \mu \mathrm{m}=2.3 \mathrm{fF}$ |  |  |
| Total: | 50.5 fF |  |  |
|  |  |  | Transfer Gates |
| Overlap size: | $36 \mu \mathrm{~m} \times 1.2 \mu \mathrm{~m}$ |  |  |
| $C_{o l}:$ | $43.2 \mu \mathrm{~m}^{2} \times 0.43 \mathrm{fF} / \mu \mathrm{m}^{2}=18.6 \mathrm{fF}$ |  |  |

Table 5-1: Table of device parameters for the floating gate amplifiers.
tures which are identical to the ones in array feeding the analog processors, so we may use their parameters as a measure of the characteristics of the devices in the main array. Figure 3-25 showed the lumped circuit model for the buried channel CCD structure and in this model there are four relevant capacitances: $C_{o x}, C_{l}, C_{d 1}$, and $C_{d 2}$. $C_{o x}$ is simply the oxide capacitance from the semiconductor surface to the gate. For the particular geometry used in the FOE chip, Table 5-1 indicates that $C_{o x}=387 \mathrm{fF}$.
$C_{l}$ is the load capacitance seen by the gate consisting of the components from the reset transistor, the input capacitance of the source follower, and the overlap capacitance between the floating gate and adjacent phases. The input capacitance of the source follower is reduced by $(1-A)$ where $A$ is the gain of the follower. Typically, the great majority of the gain reduction in a source follower is due to the back-gate effect. In the FOE design, we use $p$-channel devices exclusively in the followers; this lets us eliminate the variation in threshold due to the backgate and consequently the gain should be quite close to unity. By pre-charging the floating gate and measuring the output as a function of pre-charge voltage, we can measure the response of the source follower to the output. The resulting characteristic is shown in Figure 5-11. In driving the chip output, two source followers (both $p$-type) were employed, and they each give about 2 V of output shift. The resulting gain from the cascade is 0.97 , very nearly unity. The nonlinearity in the source follower characteristic is shown in Figure 5-12 indicating less than $0.2 \%$ total nonlinearity. Referring to Table 5-1, which also lists all of the various contributions


Figure 5-11: Source follower characteristic from pre-charge voltage to output.
to $C_{l}$, we find that:

$$
\begin{equation*}
C_{l}=21.3 \mathrm{fF}+(1-0.97) \times 50.5 \mathrm{fF}+2 \times 18.6 \mathrm{fF}=60.0 \mathrm{fF} \tag{5.2}
\end{equation*}
$$

About half of this capacitance is due to the overlap with adjacent clock phases. Design rules for the Orbit process require $2 \mu \mathrm{~m}$ minimum overlap between adjacent gates in layout; as this process uses an over-etching technique on poly2, the resulting overlap is $\approx 1.2 \mu \mathrm{~m}$. Inter-poly spacing is controlled to twice the gate oxide thickness, and these two facts yield rather high parasitic overlap capacitances.
$C_{d 1}$ is the depletion capacitance from the channel to the oxide, and $C_{d 2}$ is the depletion capacitance from the channel to the substrate. Calculation of these capacitances is complicated by the presence of signal charge in the CCD channel. As more charge is added, the width of the channel increases spreads, which in turn decreases the width of the depletion regions, resulting in an increase of $C_{d 1}$ and $C_{d 2}$. To find an expression for this spreading, we can assuming charge neutrality in the channel region. This gives the width of the channel as [7]:

$$
\begin{equation*}
W_{c h}=\frac{Q_{n}}{q N_{d}} \tag{5.3}
\end{equation*}
$$

Using a charge packet of $1 \times 10^{6} \mathrm{e}$-, a doping concentration of $N_{d}=4 \times 10^{16} / \mathrm{cm}^{3}$, and a gate area of $30 \mu \mathrm{~m} \times 15 \mu \mathrm{~m}$ we find that the channel width is $0.056 \mu \mathrm{~m}$. If we assume that this width


Figure 5-12: Nonlinearity of the source follower characteristic.
splits evenly amongst the two regions [11], then we can approximate $C_{d 1}$ by

$$
\begin{equation*}
C_{d 1}=\frac{\epsilon_{s i} W L}{x_{\max }-W_{c h} / 2} \tag{5.4}
\end{equation*}
$$

For the Orbit CCD process, $x_{\max }=0.4 \mu \mathrm{~m}$, and this results in a capacitance $C_{d 1}=126 \mathrm{fF}$. With no charge in the channel, there is no spreading and we have $C_{d 1}=117 \mathrm{fF}$, a change of $\approx 7 \%$. As a conservative worst case estimate, we can assume that all of the spreading occurs in $C_{d 1}$; this would result in a change of $\approx 15 \%$ from 0 to 1 Me channel charge.

The $C_{d 2}$ capacitance depends on the channel to bulk depletion width. Typically, the diodes in the input structures on the $\operatorname{FOE}$ chip are kept at 10 V , and hence the depletion region of $C_{d 2}$ is quite large. With a substrate doping of $1 \times 10^{15} / \mathrm{cm}^{3}$, we find that the depletion width is $3.6 \mu \mathrm{~m}$ and hence $C_{d 2}=13 \mathrm{fF}$. The impact of the presence of channel charge on $C_{d 2}$ is $\approx 0.056 / 3.6=1.6 \%$.

Now that all four capacitances have been accounted for, we can now calculate the sensitivity of our floating gate amplifiers using the output equation:

$$
\begin{equation*}
\Delta V_{\text {out }}=\frac{Q_{s}}{C_{l}}\left(\frac{\frac{1}{C_{d 2}}}{\frac{1}{C_{d 1}}+\frac{1}{C_{d 2}}+\frac{1}{C_{l}}+\frac{1}{C_{o x}}}\right) \tag{5.5}
\end{equation*}
$$

With $C_{l}=60 \mathrm{fF}, C_{o x}=387 \mathrm{fF}, C_{d 1}=126 \mathrm{fF}$ and $C_{d 2}=13 \mathrm{fF}$, we find a sensitivity of $\approx 2 \mu \mathrm{~V} / \mathrm{e}-$. Note that in our case $C_{d 1}>C_{l}$, and hence if we approximate away both $C_{o x}$ and $C_{d 1}$ in the


Figure 5-13: Input to output characteristic of the I/O shift register.
expression, we find:

$$
\begin{equation*}
\Delta V_{o u t} \approx \frac{Q_{s}}{C_{l}}\left(\frac{\frac{1}{C_{d 2}}}{\frac{1}{C_{l}}+\frac{1}{C_{d 2}}}\right)=\frac{Q_{s}}{C_{l}}\left(\frac{1}{1+\frac{C_{0}}{C_{l}}}\right) \tag{5.6}
\end{equation*}
$$

Clearly, the $1.6 \%$ variation of $C_{d 2}$ is reduced by the ratio of $C_{d 2} / C_{l}$ resulting in an overall nonlinearity in the output of at most $0.35 \%$, which is on a par with the nonlinearity of the cascade of source followers buffering the output.

For a pre-charge voltage 4 V above the DC blocking gate, a maximum output swing of 1.2 V is observed in practice, corresponding to maximum charge packet of 600,000 electrons. Charge packets larger than this size cause the floating gate to overflow, and the sensitivity is substantially reduced as the excess charge fills in the blocking gate.

The input structures on the I/O shift registers are of the split-gate type as shown in Figure $3-15 b$. The resultant input to output characteristic is shown in Figure 5-13. This curve shows a substantial amount of nonlinearity, which could come from the input structure, the output structure, or both. However, when we later discuss responsivity to light, we find a quite linear relationship. As a result, we can conclude that the nonlinearity is mostly due to the split-gate input. Inputting charge using buried channel input structures is typically fairly nonlinear [11]; an improvement in the $\operatorname{FOE}$ chip would involve the addition of surface channel devices for input, followed by buried channel devices for the rest of the array. Current Orbit de-


Figure 5-14: Illustration of the measurement of ccd transfer inefficiency using the step response of a shift register.
sign rules do not allow surface channel devices, however with minimal modification this should be possible to include on the FOE chip. The nonlinearity of the input does not substantially impact the performance of the chip as the structure is included for testing purposes only.

Input to output sensitivity is overall about 1 volt of output for 3 volts of input. This leads to an input sensitivity of about $200,000 \mathrm{e}-/ \mathrm{V}$ at the input. The disparity of input sensitivity compared with output sensitivity is due to the reduced size of the floating diffusion compared with a standard gate size in the array.

Lastly, the sharp cutoff at 1.2 V has been intentionally placed in this measurement. Physically, right after the floating gate in the register is a $\phi_{4}$ gate followed by a reverse biased diode forming a charge dump. Typically, after the floating gate is filled, the charge back-spills into the DC blocking gate $\phi_{2}$, as this potential level is lower than the off-level of $\phi_{4}$. This results in a kink in the curve, and the output once again becomes linear, but at a reduced slope. In this measurement, the off-level potential of $\phi_{4}$ was placed low enough so that the excess charge spills over into output diode instead of the blocking gate, resulting in the sharp cutoff.

### 5.1.2.2 Transfer Inefficiency

The method we use for measuring the transfer efficiency of a CCD is to measure the step response of a shift register [44]. The basic concept is shown in Figure 5-14. Initially, the input is zero and hence so is the output. At some later time, the input is stepped to a constant input value; after a number of shifts equal to the length of the register, the information appears at
the output. The first charge packet is reduced by the inefficiency of each gate it went through and subsequent charge packets gain in amplitude by picking up the charge left behind by the preceeding packet. Eventually, a steady-state is achieved in which amount of charge lost by a packet is equal to the amount left behind by the preceeding packet. The output under this condition corresponds to an unattenuated input.

If we turn off the input, the last charge packet out of the register is attenuated relative to steady state by the inefficiency of all the transfers it went through before reaching the output. It is reduced by:

$$
\begin{equation*}
V_{o}=(1-\epsilon)^{N} V_{s s} \tag{5.7}
\end{equation*}
$$

where $\epsilon$ is the transfer efficiency per gate, $N$ is the number of gates in the register, and $V_{s s}$ is the steady state output voltage. Taking the difference between $V_{s s}$ and the last packet out of the $I / O$ register $V_{o}$ and dividing by $V_{s s}$, we have:

$$
\begin{equation*}
\frac{\Delta}{V_{s s}}=\frac{V_{s s}-V_{o}}{V_{s s}} \approx N \epsilon \tag{5.8}
\end{equation*}
$$

The difference between the steady state packet and the output packet is quite small. For this measurement, we used a variant of the clamp shown in Figure 4-18, wherein the differential amplifier had a gain of 5.08 and in which Schottky diodes were placed in both directions about the op-amp instead of the zener structure, leading to an output voltage range of $V_{d}= \pm 0.35 \mathrm{~V}$. In this configuration, the $\Delta$ was measured to be no more than 20 mV with 57 gates of transfer at shift rates of $2 \mu \mathrm{sec}$. The resulting inefficiency is:

$$
\begin{equation*}
\epsilon<\frac{20 m V / 5.08}{57 \times 1 V}=6.9 \times 10^{-5} \tag{5.9}
\end{equation*}
$$

The efficiency is therefore $>0.99993$ while the MOSIS specification for this parameter is 0.99999 . Our measurement is at the limit of the resolution of our test setup, but is certainly adequate for operation. Since the processing mode of the chip is column parallel, the worst case charge packet goes through at most 530 transfers, and this results in at most $3.65 \%$ signal loss. Our system is not dependent on absolute levels, however. Only local gradients are relevant to the algorithm, and hence differences between the charge packets in the four output amplifiers in a row are only due to at most 16 shifts resulting in a difference of only $0.11 \%$.

### 5.1.2.3 Dark Current

Thermally generated charge is constantly being collected by the ccD devices during normal operation. The figure of merit for this dark current is the current density $J_{D}$, and by optimizing fabrication to minimize dark current, current densities of $J_{D}=1-2 n A / \mathrm{cm}^{2}$ are achieved by modern CcD processes [44]. The Orbit process used for the FoE chip, however, has not been optimized for dark current, and typical $J_{D}$ 's for it are a good order of magnitude larger than this [13]. To measure this parameter, we merely let the floating gate of the output circuit of the

I/O register sit for an inordinately long time. The gate will fill up with charge and a downward slope is visible in the output. Figure $5-15$ illustrates the measured output schematically. First the floating gate is flushed of charge by using the reset voltage to push the charge over the $\phi_{4}$ gate blocking the gate from the output diode. Then the gate is pre-charged and left floating. All of the dark current from the entire output register is assumed to flow into the floating gate at this point, giving rise to the expected slope. The transfer gate to the main array has to be set to block dark current from there from adding in to this signal. All of the levels in the imager are slightly higher than the transfer gate, allowing the dark current developed there to drain through the output diodes at the array of floating gate amplifiers on the other side of the imager instead. Furthermore, the input signal $I S$ and $\phi_{4}$ shield the register from the diodes at either end; this reduces the amount of dark signal lost to the input and output diodes. Thus the collected dark signal is assumed to come only from the I/O register. At a nominal temperature of $30^{\circ} \mathrm{C}$ measured by a thermocouple at the package, a slope of $25 \mathrm{~V} / \mathrm{sec}$ was measured from the output register, which occupies an area of $780 \mu \mathrm{~m} \times 34 \mu \mathrm{~m}$. This results in a $J_{D}$ of:

$$
\begin{equation*}
J_{D}=\frac{(25 \mathrm{~V} / \mathrm{sec})\left(1.602 \times 10^{-19} \mathrm{C} / \mathrm{e}-\right)}{(2 \mu V / e-)\left(2.65 \times 10^{-4} \mathrm{~cm}\right)}=7.6 \mathrm{n} \mathrm{~A} / \mathrm{cm}^{2} \tag{5.10}
\end{equation*}
$$

As expected, this is quite a bit higher than an optimized process would allow. The dark current levels fluctuated tremendously due to lab temperature variations, and led to the design of the simple cooling system described in Section 4.3.4. In practice, the engagement of the cooling system lowered the background dark level of the images typically by a factor of 2 .

### 5.1.2.4 Optical Responsivity

The last basic CCD parameter of interest is the quantum efficiency of the imager. In order to measure this parameter, the setup shown in Figure 5-16 was used. A programmable voltage source was used to drive a bank of voltage to current converters. This current in turn biased an array of red AlGaAs light emitting diodes (LEDs). These LEDs have a narrow emission peak at 637 nm with a width of 40 nm . Uniform illumination was obtained by placing an Oriel flashed Opal diffuser in front of the array of LEDs. The resulting array and diffuser were fashioned to fit snugly in the 2 inch aperture in the centering mount of the proximal interface. Overall brightness measurements versus the input voltage (and hence the brightness of the LEDs) were taken at an integration time of 1 msec and then the chip was swapped with a calibrated photodiode (Newport 1815 power meter with 818-SL detector) which measured the incident light power under the same conditions.

A plot of the output voltage versus incident light power as measured by the photodiode is shown in Figure 5-17. The linearity of the relationship was excellent, coming in under $0.5 \%$ which is comparable to the nonlinearity expected from the cascade of floating gate amplifiers and source followers alone.


Figure 5-15: Illustration of the measurement of dark current.


Figure 5-16: Setup for measuring the quantum efficiency of the imager on the foe chip.


Figure 5-17: Plot of the measured output signal as a function of incident light power.

Using this information, we can find the quantum efficiency of our sensor. From the graph, a 1 V output signal with a 1 msec integration time corresponds to $0.7 \mathrm{e}-4 \mathrm{~W} / \mathrm{cm}^{2}$. The optically exposed area in the sensor is $15 \mu \mathrm{~m} \times 50 \mu \mathrm{~m}=7.5 \times 10^{-6} \mathrm{~cm}^{2}$, and using a sensitivity of $2 \mu \mathrm{~V} / \mathrm{e}$ with a source follower gain of 0.97 , we find the responsivity to be:

$$
\begin{equation*}
R=\frac{(1 V)\left(1.602 \times 10^{-19} \mathrm{C} / \mathrm{e}-\right)}{(2 \mu \mathrm{~V} / \mathrm{e}-)(0.97)\left(7.5 \times 10^{-6} \mathrm{~cm}^{2}\right)\left(7 \times 10^{-5} \mathrm{~W} / \mathrm{cm}^{2}\right)(1 \mathrm{msec})}=0.1573 \mathrm{~A} / \mathrm{W} \tag{5.11}
\end{equation*}
$$

For light at $637 \mathrm{~nm}, 100 \%$ quantum efficiency corresponds to $0.52 \mathrm{~A} / \mathrm{W}$ (see Figure 3-14), which yields a quantum efficiency of $30 \%$ for our sensor. $30 \%$ is cited as within the typical range for CCD imagers with front-face illumination [38].

Table 5-2 summarizes the four CCD parameters of interest measured from the FOE chip, all of which are adequate for proper operation.

### 5.1.3 Electrical Input and Electrical Output

With basic functionality confirmed from our measurements of the test cell and the I/O shift registers, we can now turn to the main array. Using the input structure in the I/O shift register, we can introduce test patterns into the imaging array. In combination with the masking register, this allows probing of the responses of individual processors in the actual array. The split-gate inputs to the array are fairly nonlinear; in practice we can pre-distort our input in software to

| I/O FGA Output sensitivity | $2 \mu \mathrm{~V} / \mathrm{e}^{-}$ |
| :--- | :---: |
| Transfer inefficiency | $\leq 7 \times 10^{-5} @ 500 \mathrm{kHz}$ |
| Dark Current | $\leq 10 \mathrm{nA} / \mathrm{cm}^{2} @ 30^{\circ} \mathrm{C}$ |
| Quantum efficiency | $30 \% @ 637 \mathrm{~nm}$ |

Table 5-2: Summary of ccD performance parameters.


Figure 5-18: Setup for introducing test patterns into the foe chip.
compensate for this effect. The basic test setup is shown in Figure 5-18.
The basic idea is to ping-pong between two voltage levels appropriately to effectively drive each image gradient separately. If we change the input every column, this excites $E_{t}$. If we ping-pong the input every row, this drives $E_{y}$ and if we trigger on every pair of columns, then we drive $E_{x}$. Thus, we can verify the functionality of each processor in the main array individually using the masking register. Of course, the gains of the output circuits had to be increased substantially to get sufficient resolution in the outputs. This merely involved using higher valued resistors. Compensation of the output circuits was now more difficult and the gains ended up being set by what compensation could be achieved in practice.

Figure 5-19 shows the output of the absolute value channel under $E_{t}$ excitation for four different processors spaced along the array. In contrast with the characteristic measured from the test cell, the processors in the actual array present about $10 \%$ offsets. Since we can cancel


Figure 5-19: Measured absolute value characteristic for four processors in the main array under $E_{t}$ excitation.


Figure 5-20: Weighting function characteristic measured from a processor in the main array.
these offsets, this is not a big problem. The absolute value current gets used by the weighting function however. Figure 5-20 demonstrates a similar $50 \%$ weighting plot to the one that we found for the test cell. Deciding whether the processor responded or not was accomplished by measuring the common-mode output current of one of the error channels. Clearly, an offset in the absolute value channel merely changes the effective threshold in the algorithm. Much more distressing is the wide variation in offsets measured for the absolute value circuits between processors. From these four processors alone, a $5 \%$ variation in offset is observed. This is sufficient variation to impact performance substantially as this is larger than the typical weighting function width needed by the algorithm. All processors are expected to make the weighting decision in parallel, and no offset cancelation was provided for the cutoff weighting function. Subsequent versions of the chip must either reduce these offsets through careful redesign and/or layout, or provide a means for offset cancelation on-chip. To continue with the current work, the FOE system was reprogrammed to measure via the masking register all of the data, including the offsets, for each full image pair in real-time. The offset cancelation and cutoff weighting function were then performed in software on the test board.

Reconfiguring the test setup for $E_{y}$ excitation, the family of curves from the $y$-channel of a processor in the array was measured and the data is shown in Figure 5-21. For the $x$-channel measurements, the board was reconfigured for $E_{x}$ excitation. The position encoder was held
in a reset state, corresponding to an input position near the bottom of the range. Figure 5-22 shows the resulting family of curves; $x_{0}$ was not allowed to go substantially below the $x$ setting. Offsets on the order of $2 \%$ are observed for both channels, however this is not nearly as critical as in the absolute value channel.

### 5.2 Imaging Results: Raw Image Data

### 5.2.1 The Target Image

The next stage of the testing process is to perform translational motion experiments, acquire the resulting raw image data, and then simulate the algorithm on the host computer using this data. In the experiments performed with synthetic image data in [23], a single plane with a sinusoidal texture was used. We again adopt this approach due to its simplicity, and a textured plane is placed perpendicular to the carriage motion. When we look along the direction of motion, depth is everywhere the same, and the projection is now orthographic. However, by varying the orientation of the distal mount, not only do we change the location of the FOE, but also the depth of the scene.

Although a sinusoidal texture is useful in simulation because its stationary points actually form continuous contours, creating a sinusoidal texture is not physically practical in the lab. Furthermore, in a sinusoidal pattern the image gradient is very smooth, leading to small signal magnitudes for the system to work with. Hence, we would instead like a Mondrian texture [25] in order to maximize contrast, and hence gradient magnitude. The features required of the texture to give good performance with the algorithm are that it gives rise to a sufficient number of stationary points uniformly distributed about the FOE and whose image gradients are distributed in all directions.

Pathological situations where the image gradient is constrained can, of course, be constructed and in these situations the algorithm will fail. For example, a picture of horizontal bars gives no information about motion in the $x$ direction. Similar problems arise when using vertical bars or checker board patterns. Instead, we decided to use an image consisting of a simple matrix of black disks, arranged in a hexagonal pattern. The image gradient for such a texture is well distributed in all directions. Now, instead of contours as in the sinusoidal case, the stationary points are discrete.

Figure $5-23$ shows an example of the resulting stationary points for a single disk. The image gradient is zero everywhere inside and outside the disk. On the perimeter of the disk, the gradient is pointing out everywhere, and so as we go around the disk, the gradient goes through all directions. When the image gradient is perpendicular to the vector from the foe, we have a stationary point. For disks such as this one, stationary points obviously occur in pairs. With a sufficient number of such disks visible in the image, enough information should be present to reliably estimate the foe.


Figure 5-21: Family of curves obtained for the $y$-channel from a processor in the main array under $E_{y}$ excitation.


Figure 5-22: Family of curves obtained for the $x$-channel from the bottom processor in the main array under $E_{x}$ excitation.


Figure 5-23: Illustration of target scene used in the lab.

### 5.2.2 Optical/Mechanical Preliminaries

Now we can begin motion experiments. A sample position and velocity profile of the motor system is shown in Figure 5-24. The velocity measurement is done using finite differencing on the position data. The motor control system is optimized for positioning accuracy, and hence the velocity is only constant to within $5 \%$, which is typical for a good positioning system. The velocity may actually be substantially better than this measurement would suggest; the trace feature of the controller uses interrupts to interrogate the servo controller chip performing the positioning. The resulting jitter in the measurement leads to beating when finite differencing is used to look at velocity.

The major drawback of the image carrier becomes obvious when it is included in the system. Not only is there a loss of about $50 \%$ from the cable, but there is also substantial loss from the lens system in the cable tip. The lens in the distal end is very small; the aperture appears to be on the order of $1-1.2 \mathrm{~mm}$. As a comparison, a standard 16 mm lens with $f / 2$ has an aperture of 8 mm . Light gathering power goes as the physical area of the lens [77], and hence a reduction by a factor of 8 in lens diameter results in a reduction in light by $8^{2}=64$. Combined with the loss through the cable, the cable/lens system loses about two orders of magnitude of brightness. Although the imager was tested at acquisition times of 1-2 msec, and the settling times of the various components of the $\operatorname{FOE}$ chip are adequate to allow operation at these speeds, the


Figure 5-24: Position and velocity profile of motor stage.
resulting light input to the chip from the cable is insufficient. To compensate for this loss of light, the frame rate of the system was reduced to standard video rate ( $30 \mathrm{frames} / \mathrm{sec}$ ) to get enough signal to use in practice. This reduction of frame rate also allowed for implementation of the cutoff weighting function in software on the test board while still allowing for real-time estimation of the foe using the rest of the chip architecture.

A sample image sequence is shown in Figure 5-25. Focus is achieved in practice both by looking at image data in real time using a simple X interface, but also by maximizing the edges visible in the output image raster on the oscilloscope. The angle $\varphi$ was varied until the pattern was aligned with the imager and the position of the optic axis was adjusted until the pattern appeared centered in the image frame. With the cooling system operating, typical contrast ratios were $8-10$. The orientation of the distal mount was $\theta=-9^{\circ}$ and $\phi=13.5^{\circ}$, i.e. the camera was pointed left and up. This would seem to position the FOE in the lower right-hand corner. However, the lens system performs an origin reflection resulting in the placement of the FOE in the upper left hand corner as indicated by the cross.

Obviously, in order to interpret the performance of the algorithm we need to know where the FOE actually is. The problem that has arisen then becomes, given the orientation of the viewing direction relative to the motion, where is the FOE? The mapping from the 3 -D motion to the FOE location requires knowledge of the location of the intersection of the optic axis with the image plane; this gives offset type information. Additionally, the principal distance is required, and this gives gain type information. The unknown rotation $\varphi$ should also be estimated, as this rotates the $\operatorname{FOE}$ about the optic axis. Finally, the images show a fair amount of lens distortion from the wide angle lens system in the distal tip. This distortion strongly affects the solution from the algorithm when the $\operatorname{FOE}$ is near the image boundary, and its parameters should be estimated as well.

### 5.2.3 Camera Calibration using Rotation

The method we use for estimating the camera parameters is detailed in [78] and involves performing calibration from image data only; no actual measurements of object distances or sizes in the real world need be done. If we rotate a camera about an axis $\Omega=\left(\Omega_{x}, \Omega_{y}, \Omega_{z}\right)$ by an angle $-\theta$, then the world point $\mathbf{R}$ will have rotated to a point $\mathbf{R}^{\prime}$ given by Rodriguez's formula [78]:

$$
\begin{gather*}
\mathbf{R}^{\prime}=\Theta \mathbf{R}=\left[\cos \theta \mathbf{I}+\sin \theta \mathbf{Q}+(1-\cos \theta) \mathbf{\Omega} \mathbf{\Omega}^{T}\right] \mathbf{R}  \tag{5.12}\\
\mathbf{Q}=\left[\begin{array}{ccc}
0 & -\Omega_{z} & \Omega_{y} \\
\Omega_{z} & 0 & -\Omega_{x} \\
-\Omega_{y} & \Omega_{z} & 0
\end{array}\right] \tag{5.13}
\end{gather*}
$$

By projection, we find that the image point $\mathbf{r}^{\prime}$ corresponding to the new world point $\mathbf{R}^{\prime}$ is

$$
\begin{equation*}
\mathbf{r}^{\prime}=f \frac{\mathbf{R}^{\prime}}{\left(\hat{\mathbf{z}}^{\prime}\right)^{T} \mathbf{R}^{\prime}}=f \frac{\Theta \mathbf{R}}{\left(\Theta \hat{\mathbf{z}}^{T}\right) \mathbf{R}} \tag{5.14}
\end{equation*}
$$



Figure 5-25: Sample motion sequence. The settings of the distal mount are $\theta=-9^{\circ}$ and $\phi=13.5^{\circ}$ placing the foe in the upper left hand corner as indicated by the cross.

The original world point also satisfies the projection equation, and hence $\mathbf{R}=(\mathbf{R} \cdot \hat{\mathbf{z}}) \mathbf{r} / f$ and so we find:

$$
\begin{equation*}
\mathbf{r}^{\prime}=f \frac{\Theta \mathbf{r}}{\left(\Theta \hat{\mathbf{z}}^{T}\right) \mathbf{r}} \tag{5.15}
\end{equation*}
$$

Notice that the dependence on world points has dropped out of the equation entirely. From this, we can conclude that under pure rotation, the new image point $\mathbf{r}^{\prime}$ depends only on the camera parameters and the location of the point in the image $\mathbf{r}$ before the rotation. This is the fact on the which the calibration procedure is based. Given the correspondence between a sufficient number of features in the unrotated and rotated images, we can use this relationship to determine the camera parameters.

The location of the intersection $\left(c_{x}, c_{y}\right)$ of the optic axis with the image plane is unknown and hence points $\mathbf{r}$ in the image plane are described by:

$$
\begin{align*}
& x_{d}=x+c_{x} \\
& y_{d}=y+c_{y} \tag{5.16}
\end{align*}
$$

where $x_{d}$ and $y_{d}$ are the observed image coordinates. Wide angle lenses typically have large amounts of radial distortion, and the same is true of the distal lens system on the image carrier. When the FOE is near the edge of the field of view, this distortion substantially affects the location predicted by our least squares algorithm. As we shall see shortly, the reasons for this is that information from the image gradient at stationary points close to the foe contribute more to the solution than those far away, and image gradients close by are near the edge of the field of view and substantially affected by lens distortion. The standard model for lens distortion maps the observable distorted coordinates $\left(x_{d}, y_{d}\right)$ to the unobservable undistorted image coordinates ( $x_{u}, y_{u}$ ):

$$
\begin{align*}
x_{u} & =x_{d}+\delta x \\
y_{u} & =y_{d}+\delta y \tag{5.17}
\end{align*}
$$

Lens distortion is modeled as being typically radial and even. Defining $x_{d}^{\prime}=x_{d}-c_{x}$ and $y_{d}^{\prime}=y_{d}-c_{y}$, an even power series in the radius $r_{d}^{\prime 2}=x_{d}^{\prime 2}+y_{d}^{\prime 2}$ is formed:

$$
\begin{align*}
\delta x & =x_{d}\left(K_{1} r_{d}^{\prime 2}+K_{2} r_{d}^{\prime 4}+\cdots\right) \\
\delta y & =y_{d}\left(K_{1} r_{d}^{\prime 2}+K_{2} r_{d}^{\prime 4}+\cdots\right) \tag{5.18}
\end{align*}
$$

Usually, only the first two terms are deemed significant in the expansion.
Our procedure for calibration is then this. We rotate the camera about each rotation axis in the distal mount individually taking pictures every $5^{\circ}$. From these pictures, we perform feature detection, and feature correspondences between the rotated pictures are found. Given the simple nature of the images used in the system, this is easily done by binarizing the images, grouping the resulting points in the dark regions using distance as the clustering metric, and


Figure 5-26: Target scene with $\theta=0$ and $\theta=5^{\circ}$. Detected features are indicated by "x"s while the center of the image target is indicated by "*".
then performing windowed centroids to fine-tune the feature locations. An example of the results is shown in Figure 5-26. Between image frames, correspondences were found based on minimum distance, as the change in feature locations at each rotation was insufficient to make this an ambiguous operation. The resulting correspondence information is fed to the nonlinear optimization code of [78] which estimates the principle distance $f$, the location of the optic axis $\left(c_{x}, c_{y}\right)$ as well as the distortion parameters $\left(K_{1}, K_{2}\right)$ and the two rotation axes using the LMDIF routine from the MINPACK-1 software package [79]. From the two rotation axes estimated by the program, we can additionally estimate the rotation $\phi$ in the distal mount. Typical calibration results are shown in Table 5-3. The results of the calibration indicate that the field of view is $\max \left(\phi_{v}\right)=29.5^{\circ}$ on the diagonals and $\min \left(\phi_{v}\right)=21.8^{\circ}$ along the $x$ and $y$ axes. The cable has a field of view of $\phi_{v}=40^{\circ}$, and using this we find that the imager sees only $29 \%$ of the output spot. This corresponds to an oversampling ratio of $\approx 2.8$. This is the result of the extra magnification and is a little less than half the ideal of 6.2. Addition of an aperture in the distal lens system reduced the remaining fixed pattern noise substantially, and reduced the overall brightness as well.

### 5.2.4 Imaging Results: Finding the FOE

Using the parameters given by the camera calibration, we can predict the location of the FOE during a motion transient. To test the algorithm performance using the raw image data and compare the results with the predicted location, the FOE was strobed over the image plane

| Imaging Parameter | Calibrated Value |
| :---: | :---: |
| $f$ | 79.86 pixels |
| $c_{x}$ | 31.33 pixels |
| $c_{y}$ | 33.39 pixels |
| $K_{1}$ | $5.96 \mathrm{e}-05 /$ pixel $^{2}$ |
| $K_{2}$ | $1.03 \mathrm{e}-08 /$ pixel $^{4}$ |
| $\phi$ | $0.86^{\circ}$ |

Table 5-3: Summary of FOE chip camera calibration parameters.
and the resulting image data from the motion transients stored for processing. Each experiment involved setting the distal mount angles $(\theta, \phi)$ appropriately, and running the stage back and forth while 128 image pairs were captured on the FOE board. Due to the reduced frame rate, the travel of the stage was not sufficient for 128 frame pairs. In this case, image acquisition was synced with the motion which was repeated until 128 frame pairs of data were captured. Time periods during acceleration and deceleration were also eliminated. The algorithm was then performed on the 128 frame pairs in the host computer, Figure 5-27 shows the gradient map selected by the weighting function overlaid on top of one image in that pair; the FOE is indicated by the x . From the 128 image pairs, a mean location of the FOE, along with a standard deviation over the transient, are computed. The results of these experiments are shown in Figure 5-28.

Neglecting lens distortion, the locations of the foe as provided by the calibration are shown as o's, while the results of the algorithm are shown as x's. Near the center of the image, the algorithm closely estimates the predicted location. Near the edge of the image, the algorithm deviates substantially from the actual FOE and this deviation acts to move the solution towards the center of the image plane.

### 5.2.4.1 Biases in the Solution

The are a variety of effects which come into play which result in a deviation of the estimated FOE towards the image center:

- Nonuniform illumination leads to image gradients at non-stationary points that contribute to the solution.
- "Nearby" stationary points influence the solution more than "far away" stationary points because
- a spatial drop-off in sensitivity to deviations in the output and
- the range of $\left|E_{t}\right|$ grows with the distance away from the $\operatorname{FOE}$, and as a result the cutoff weighting function selects fewer points.


Figure 5-27: Example of the algorithm in action. The settings of the distal mount are $\theta=$ $-18^{\circ}$ and $\phi=-18^{\circ}$ placing the $\operatorname{FOE}$ in the lower left hand corner as indicated by the x . The track of the motor system is visible in the upper left hand corner.


Figure 5-28: Results of raw image data taken from imager on foe chip. The o's indicate the locations of the $\operatorname{FOE}$ as computed using the camera parameters and neglecting distortion. The +'s indicate the distorted foe locations while the x's indicate the results of the algorithm.


Figure 5-29: Geometry used to consider sensitivity of the stationary point weighting to deviations in the solution.

- Lens distortion dominates at the image boundaries.
- Bands around stationary points become attractive.
- Non-uniformity of the distribution of stationary points about the foe.

The target used in the setup is finite and when the system looks sufficiently off-axis, the target ends up taking only a small portion of the actual image, and the viable stationary points are an even smaller subset. The majority of the image merely shows the smooth drop off in illumination that occurs towards the light sources, which were placed to the left and right of the target. In this image region, the gradient is small but not zero. $E_{t}$ is also very small, and hence all of this data is selected for contributing towards the solution. Since these points therefore form the overwhelming majority in the computation, the algorithm is strongly biased. When a nonuniform model for lighting was included in synthetic data made to closely match the observed data, this effect was also apparent. To remove this part of the bias, a simple threshold on the image gradient magnitude was used in Figure 5-28. Now, only points where $\left|E_{t}\right|<\eta$ and $|\nabla E|>\xi$ are allowed to contribute to forming the solution. This improves the situation somewhat, but the solution is still biased towards the center when the answer is near the edge.

Consider the simple situation shown in Figure 5-29. Here, the foe is at a distance $d$ away
from the disk as shown in the Figure. The stationary point on the perimeter of the disk is a distance $l$ away. At the stationary point, $p=\nabla E \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)=0$ and of course $\Rightarrow \phi=90^{\circ}$. If we look at the correction term in the output, we see that:

$$
\begin{equation*}
\epsilon=\sum W\left(E_{t}\right) \nabla E \nabla E^{T}\left(\mathbf{r}-\mathbf{r}_{0}\right)=\sum W\left(E_{t}\right) p \nabla E \tag{5.19}
\end{equation*}
$$

Hence, the correction is formed by the sum of the brightness gradients at the stationary points weighted by the dot product $p$. We are interested in the contribution of a stationary point to the correction if we perturb the solution away from the actual FOE in the $y$ direction to a point $d+\delta$. Using the law of cosines and the fact that $\cos (\theta)=r / d$, we note that:

$$
\begin{align*}
l^{2} & =(d+\delta)^{2}+r^{2}-2(d+\delta) r \cos (\theta) \\
& =(d+\delta)^{2}-\left(1+\frac{2 \delta}{d}\right) r^{2} \tag{5.20}
\end{align*}
$$

Once again using the law of cosines,

$$
\begin{equation*}
(d+\delta)^{2}=l^{2}+r^{2}-2 l^{\prime} r \cos (\phi) \tag{5.21}
\end{equation*}
$$

Substituting and simplifying, we find that:

$$
\begin{align*}
& \cos (\phi)=-\frac{r \delta}{d l^{\prime}}  \tag{5.22}\\
p & =\nabla E \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right) \\
& =\left|\nabla E l^{\prime} \cos (\phi)\right| \\
& =\left|\nabla E\left(\frac{r \delta}{d}\right)\right| \tag{5.23}
\end{align*}
$$

Thus, the weighting given to the gradients in the correction sum due to a perturbation in the output drops inversely with distance. This implies that the contribution to the correction due to "close" stationary points is larger than for "far" stationary points, and as a result the solution is more sensitive to information nearby.

Consider now the situation depicted in Figure 5-30. Here we have simplified by eliminating the $y$-dimension and we are looking down on the projection when the imager is looking off axis. The depth in this case varies as:

$$
\begin{equation*}
Z=Z_{o}+d \sin \theta \tag{5.24}
\end{equation*}
$$

By projecting onto the image plane, we find:

$$
\begin{equation*}
\frac{x}{f}=\frac{d \cos \theta}{Z} \tag{5.25}
\end{equation*}
$$

Using this we can find a simple expression for the image depth depending only on the position $x$ in the image plane:

$$
\begin{equation*}
Z=Z_{0}\left(\frac{1}{1-\left(\frac{x}{f}\right) \tan \theta}\right) \tag{5.26}
\end{equation*}
$$



Figure 5-30: Geometry for considering the effects of the cutoff weighting function.
Now, we will consider an image gradient that points strictly away from the for. Using the brightness change constraint equation, we find:

$$
\begin{align*}
\left|E_{t}\right| & =\left|\frac{\nabla E \cdot\left(\mathbf{r}-\mathbf{r}_{0}\right)}{\tau}\right| \\
& =\left(\frac{f|\nabla E|}{\tau_{o}}\right) \frac{x}{f}\left[1-\left(\frac{x}{f}\right) \tan \theta\right] \tag{5.27}
\end{align*}
$$

Hence, the time derivative $E_{t}$ grows the further away the feature is from the foe. Near the foe, this growth is linear. Further away, the growth is somewhat reduced by the foreshortening due to the perspective, but typically not sufficiently enough to reduce the overall time derivative. Now consider our case with the disks. Disks far away from the FOE in the image are foreshortened by projection. Additionally, the edges of the disk where the gradient points away from the foe have increasingly larger $\left|E_{t}\right|$ the further out we go. Still, the stationary points exist on the perimeter of the disk. This means that as we traverse the perimeter of the disk, the time derivative $E_{t}$ goes through zero more quickly the further out from the foe the disk is. The cutoff weighting function picks up points in a band about $E_{t}=0$, and so the number of these points drops off as we look at stationary points further away from the foe. Thus, the resulting bands used by the algorithm get smaller and therefore contribute less to the computation, leading once again to a decreasing dependence on distance away from the FOE. Given the pixelation of the imager


Figure 5-31: Simple geometry of a band about a stationary point.
and the finite differencing used to estimate the brightness gradients, $E_{t}$ might go through zero so rapidly that no point is identified as a stationary point by the cutoff weighting function.

Due to this spatial drop-off in sensitivity of the output, we can consider stationary points far from the solution as contributing less than those nearby. In effect, the ones far away can be thought of as performing a "coarse" positioning, while the nearby ones do the "fine" positioning. This conceptual picture is especially convenient when the solution is found via a finite-gain feedback loop using the correction. When the estimate is near the right value, the correction forces due to far away stationary points drop off relative to the forces due to the nearby stationary points, which in turn then end up dominating the fine-tuning of the solution. This has special relevance because when the $\operatorname{FOE}$ is near the image edge, stationary points nearby are also near the edge and hence strongly affected by lens distortion. If we take the foe location and use the lens distortion, we can find a new FOE position as seen through the lens. These points are indicated in Figure 5 - 28 by the +'s, and the algorithm closely matches these points near the edge, as opposed to the actual locations of the foe shown by the o's. Since this distortion is found by calibration and is reversible, when examining accuracy we will consider these distorted locations to be the desired values.

Having produced these new foe locations, we find that errors in foe location are now subpixel, with the maximum deviation of the mean location of the estimated foe locations away from the distorted foe locations under $1 \%$ full scale for each component. However, there still seems to be a discernable bias towards the center. Consider the situation shown in Figure 5-31 Here, we examine a single stationary point at the apex of the disk. In the absence of any other information, the gradient at the stationary point only constrains the foe to lie on the horizontal line shown. On this line, the dot product $p$ is zero. If we include nearby points into the computation, we get a band about the stationary point contributing to the solution,


Figure 5-32: Least squares solution given by the center and endpoints of a band about a stationary point.
each one of which gives a similar constraint line. In figure 5-32, the constraint lines for the center and the two points at the edge of the band are shown. A standard way for considering least-squares is to attach a spring from the solution to the constraint lines; the least-squares solution minimizes the energy stored in the springs [25]. This is the same as saying the solution minimizes the sum of squares of the perpendicular distances to the constraint lines. Considering only the 3 constraint lines in Figure 5-32, we see that introducing the bands about the stationary point creates an attraction to the band, whereas $x_{0}$ should be completely unconstrained by the stationary point. Once we consider each band of stationary points to be weakly attractive, it becomes clear that symmetry of the image also affects the FOE solution, and tends to move it towards the center. When the $\operatorname{FOE}$ is placed near the edge of the image, many constraints are missing because the finite extent of the image truncates them away. These constraints would normally act to somewhat counterbalance the rest of the constraints in the image and produce the correct result. However, as shown in Figure 5-33, constraints now are no longer placed uniformly around the FOE, and the unbalancing of the result causes the solution to be drawn towards the constraints in the image, and hence towards the center. This effect is most notable when features with stationary points on them leave the field of view as the camera translates.

### 5.3 Processed Data Results: Finding the FOE

Finally, we now turn to estimating the $\operatorname{FOE}$ in real-time using the foe chip in a feedback loop. Due to the reduction in frame rate because of the low levels of light available from the image carrier, we can actually raster out all of the data as well as the offsets over an entire image pair via the masking register. The offset cancelation as well as the cutoff weighting function and the new gradient magnitude thresholding can all be done in software and we will still be able to estimate the foe in real-time. All of this extra processing by the test board can be accomplished by taking advantage of the extra time afforded by slower frame rate.

Figure 5-34 shows the measured offsets from the absolute value and gradient channel. Both of these channels exhibit major offset problems when compared with the measured offsets from


Figure 5-33: Illustration of the situation when the foe is near the image boundary. Constraints from features that would normally counteract the stationary band attraction are absent due to the finite image size.


Figure 5-34: Measured offsets for the entire column of processors for the absolute value channel and the gradient magnitude channel


Figure 5-35: Measured offsets for the entire column of processors for the absolute value channel and the gradient magnitude channel
the $x$ and $y$ error channels, which are shown in Figure 5-35. However, these offsets can be cancelled off-chip and we can still get reasonable performance with the closed loop system. Figure 5-36 shows a mesh plot of the $\left|E_{t}\right|$ channel (after offset cancelation) during a motion transient. The positioning of the distal mount was placed looking straight ahead. Notice that the disks show the expected increase in the magnitude of $E_{t}$ the farther away they are from the foe. If we display this instead as an image, we have the picture shown in the left hand side of Figure 5-37. The locations of the stationary points on the disks in the image are clearly visible. The right hand side of the figure shows the binary image that results from application of the cutoff weighting function. From this data, an additional problem is observed in the $\left|E_{t}\right|$ channel. A small feed-through of the input image appears superimposed on the data. This leads to a pedestaling of $\left|E_{t}\right|$ at the disks and a reduction in the minimum achievable sensitivity for the weighting function. This effect was not sufficient, however, to prevent operation.

The reason for the image dependent offset is due to another layout error that was found on the FOE chip. Due to spacing constraints, the outputs of the source followers in the floating gate array were routed over the floating gates themselves. The section of each metall wire which ran over the floating gates was $15 \mu \mathrm{~m}$ long and $3 \mu \mathrm{~m}$ wide. With a metal1 to poly1 parasitic capacitance of $0.042 \mathrm{fF} / \mu \mathrm{m}^{2}$ this amounts to about 1.89 fF . Since the load capacitance


Figure 5-36: Mesh plot of $\left|E_{t}\right|$ as calculated by the foe chip with frontal motion.


Figure 5-37: The image of the $\left|E_{t}\right|$ channel during frontal motion is shown on the left, and on the right is the binary image representing the result of applying the cutoff weighting function.


Figure 5-38: Lumped circuit model for the set of four floating gate amplifiers including the effects of the layout error.
in the floating gate amplifiers is only 60 fF , this is about $3 \%$ of the load. The overall lumped circuit model for the set of four amplifiers is shown in Figure 5-38. These parasitic capacitances lead not only to changes in the effective sensing capacitance amongst the four amplifiers, but also couples them left to right because the outputs swing simultaneously and this leads to the observed pedestaling of the $E_{t}$ signal. Fixing this problem, while difficult due to the extreme layout constraints of the FOE chip, seems possible, although not essential since it is small enough effect to not impact the weighting function sufficiently to prevent operation.

On the left of Figure 5-39, we show the image of the gradient magnitude channel, and on the right is the result of the gradient thresholding. The situation is the same as before, with frontal motion. Unfortunately, the gradient channel has the smallest of output signals, and hence uses the largest gain resistor. Compensation requirements resulted in only 7 bits of effective range out of this channel. Resistors larger than this resulted in settling times that were too slow. However, even with only 7 bits of gradient magnitude range the gradient thresholding was quite effective in practice.

When it came time to close the chip in a simple feedback loop, the last and most fundamental error in the chip was discovered. The finite differences used for the image brightness gradients were laid out with $x$ axis direction proceeding conceptually from left to right. In actual fact, the position encoder strobes out voltages which go from low to high. This means that the position encoded results in an $x$ direction which is from right to left. Hence, the estimated values for $E_{x}$


Figure 5-39: The image of the gradient magnitude channel during frontal motion is shown on the left, and on the right is the binary image representing the result of applying the gradient thresholding.
have a sign error. The various tests of the all of the processors we performed in such a way as to not make this error obvious. Having a sign error in the $E_{x}$ channel results in the formation of a dot product of $-E_{x}\left(x-x_{0}\right)+E_{y}\left(y-y_{0}\right)$ instead of the desired $E_{x}\left(x-x_{0}\right)+E_{y}\left(y-y_{0}\right)$. This kind of error has the effect of mirroring the gradient about the $y$-axis. The foe algorithm can be made to converge with this error under certain specific conditions of symmetry about the $y$-axis in the image, but deviates from the correct output when this symmetry is broken. This was of great puzzlement in the lab until the error was found. The sign problem was discovered by looking at the resulting error directions provided by the error channels and comparing them to what the raw image data predicted. Fixing the problem in a new chip can be easily done by switching the direction of the shift register in the position encoder, or altering the gradient stencil appropriately.

In order to avoid a re-fabrication of the chip, a fix was found to correct the sign error. Altering the signs of the gradients is of course impossible. However, some of the position information is available. We could perhaps change the sign of $x-x_{0}$. Conveniently enough, the output strobe position $x$ is driven off-chip and is available for us to use. By taking the output for $x_{0}$ from the DAC and forming a new $x_{0}^{\prime}$ to input to the chip, we can effectively eliminate the sign error. If we perform:

$$
\begin{equation*}
x_{0}^{\prime}=2 x-x_{0} \tag{5.28}
\end{equation*}
$$

and input that to the chip as the current estimate, then the dot product becomes:

$$
\begin{aligned}
p & =-E_{x}\left(x-x_{0}^{\prime}\right)+E_{y}\left(y-y_{0}\right) \\
& =-E_{x}\left(x-2 x+x_{0}\right)+E_{y}\left(y-y_{0}\right)
\end{aligned}
$$



Figure 5-40: Simple op-amp circuit for correcting the sign error on the foe chip.

$$
\begin{equation*}
=E_{x}\left(x-x_{0}\right)+E_{y}\left(y-y_{0}\right) \tag{5.29}
\end{equation*}
$$

which is the desired result. The simple circuit for implementing this idea is shown in Figure 5-40. The output of the $x$-channel is still negative, but this sign can be changed quite easily in software.

Once the sign error was corrected, the foe system began to function properly. Figure 5-41 and 5-42 show mesh plots of the output error channels during a frontal motion transient, where the $\operatorname{FOE}$ estimate was held at the image origin. The test board was programmed to perform a simple constant gain feedback loop. An example of the transient response of the loop is shown in Figure 5-43. No optimization of the feedback loop was performed, and the output settling times due to the gains used were typically on the order of 30 iterations, although this is a function of the overall brightness. Proper setting of the gain should be done in the future using the quadratic channel as this has an automatic gain control effect.

Now, with the chip functioning correctly in the feedback loop, we can perform again the same motion experiments that we did when we acquired raw image data. Figure 5 - 44 shows the transient results for two different orientations overlaid on top of the raw image data that had been acquired previously. The image gradient directions shown are estimated from the raw data, but the selection is based on the processed data from the chip. The first image corresponds to a purely frontal motion, whereas the second image corresponds to a distal positioning of $\theta=-18^{\circ}$ and $\phi=-18^{\circ}$.

To test the algorithm performance with the foe chip doing the processing and compare the results with both the predicted location from the calibration and the location found by


Figure 5-41: Mesh plot of the $x$ error channel output. Motion is frontal, and the foe estimate is at the image origin.


Figure 5-42: Mesh plot of the $y$ error channel output. Motion is frontal, and the foe estimate is at the image origin.


Figure 5-43: Transient response of the foe chip and feedback loop. Motion was frontal, and the estimate started at the image origin.


Figure 5-44: Example of the algorithm in action using the foe chip in a simple constant gain feedback loop.


Figure 5-45: Comparison of distorted foe locations (o's) with the results of algorithmic processing of raw image data ( x 's) and the estimates provide by the foe chip closed in the feedback loop (+'s).
the algorithm performed on the host computer using the raw image data, the foe was strobed over the image plane and the resultant processed data from the motion transients was stored on-board. Only 30 frames of data could be stored in such a fashion, but the algorithm was allowed to continue on even after on-board memory was exhausted. Each experiment involved setting the distal mount angles $(\theta, \phi)$ appropriately, and running the stage back and forth for 128 image pairs. Image acquistion was synced with the motion, which was repeated until 128 frame pairs had elapsed, after which all of the information regarding the state of the feedback loop over the motion transient was transmitted to the host computer. Time periods during acceleration and deceleration were, of course, eliminated. For each transient corresponding to a experiment with a particular setting of the angles in the distal mount, a mean location of the foe was computed. The results of these experiments are shown in Figure 5-45. The distorted locations of the FOE as provided by the camera calibration are shown as o's, while the results of the algorithm in the host computer operating on raw image data are shown as x's. The results of the FOE chip closed in the feedback loop are shown by the +'s. The FOE chip estimated the distorted foe locations to within $4 \%$ over $80 \%$ of the field of view. Outside of this range, the situation discussed in Figure 5-33 occurs and the errors increased dramatically.

## Conclusions

### 6.1 Summary

This thesis investigated the potential of using integrated analog focal plane processing to realize a real-time system for estimating the direction of camera motion. The focus of expansion is the intersection of the camera translation vector with the image plane and captures this motion information. Knowing the direction of camera translation clearly has obvious import for the control of autonomous vehicles, or in any situation where the relative motion is unknown. The mathematical framework for our approach embodied in the brightness change constraint equation was developed. Various algorithms for estimating the foe based on this constraint were discussed, including the one chosen for final implementation. A special-purpose VLSI chip with an embedded CCD imager and column-parallel analog signal processing was constructed to realize the desired algorithm. A comprehensive system for testing and evaluating the chip performance was constructed. This system included all of the various support components needed to operate the FOE chip and to close the required feedback loop around the chip, as well as a calibrated optical/mechanical setup to provide the chip with images corresponding to real motion in real time. The overall chip specifications and test system parameters are shown in Table 6-1. The foe chip was able to recover the foe location, and hence the camera motion direction by way of the imaging parameters provided by the camera calibration, to within $4 \%$ over $80 \%$ of the field of view.

### 6.2 Improvements and Future Work

During the course of this project, various improvements and potential avenues for future work came to light. They can be broadly categorized in nature as algorithmic-based, chip implementation-based, and testing based.

Algorithmically, the most significant drawback of our framework is the restriction that all

| Process | Orbit 10V $n$-well $2 \mu m$ CCD/Bicmos |
| :---: | :---: |
| Chip Dimensions | $9200 \mu \mathrm{~m} \times 7900 \mu \mathrm{~m}$ |
| Imager Topology | $64 \times 64$ interline CCD |
| Technology | double-poly buried channel CCD |
| Required Number Clocks | 17 CCD clocks, 10 cmOS clocks |
| Illumination | Front-face |
| Image Sensor | ccD gate |
| Charge packet size | $600,000 \mathrm{e}^{-}$ |
| Acquisition time | tested to 1 msec |
| Quantum efficiency | $30 \%$ @ 637 nm |
| Dark Current | $\leq 10 \mathrm{nA} / \mathrm{cm}^{2} @ 30^{\circ} \mathrm{C}$ |
| Transfer inefficiency | $\leq 7 \times 10^{-5} @ 500 \mathrm{kHz}$ |
| I/O FGA Output sensitivity | $2 \mu \mathrm{~V} / \mathrm{e}^{-}$ |
| I/O Follower Gain | 0.97 typical |
| Sensor Nonlinearity | $<0.5 \%$ (7 bits) typical |
| System Frame rate | 30 frames/sec. |
| Peak On-chip Power Dissipation | 170 mW |
| System Settling time | $20-30$ iterations typical. |
| FOE location Inaccuracy | $\leq 4 \%$ over $80 \%$ of the FOV |

Table 6-1: Summary of FOE chip and system performance parameters.
variation in brightness over time observed by the system come from the motion of the camera. This rules out situations with several objects moving relative to the camera. Removing this restriction requires the segmentation of the images in the motion sequence with respect to different moving objects. Once this is accomplished, an FOE can be defined and estimated for each object. The motion segmentation problem is a high level type of processing and beyond the framework of the chip. Raw data, however, is available from the chip and could be used by a high-level module to perform the required segmentation. Once achieved, the segmentation could be applied to the data through the masking register, and hence the individual motions computed using the FOE chip. Lastly, future projects might expand our framework to include estimation of rotation simultaneously with translation, as well as a chip for estimating time-tocollision.

In the course of testing the $F O E$ chip itself, the following variety of potential circuit improvements became apparent:

- CCD I/O shift register.
- Separating the I/O register into 8 channels was unnecessary and led to needless complication. The registers should be made into one.
- Addition of an output gate in the floating gate amplifier would ease clocking constraints substantially, allowing full four-phase clocking in the I/O register.
- Larger drive transistors need to be included to reduce the resultant output shift from the cascade of two $p$-followers.
- The split-gate input structure should be made of surface channel devices to reduce nonlinearity.
- CCD imager.
- Imaging was done with ccDs with only a typical quantum efficiency of $\approx 30 \%$, By using photodiodes, we could perhaps improve this to the $80 \%$ range. Backside illumination would also improve the efficiency substantially.
- In the current implementation, no anti-blooming control is provided, and this was a drawback in practice due to specular reflections in the system. Overflow drains should thus also be provided to keep the excess signal from corrupting adjacent pixel values.
- Floating gate amplifiers.
- In the array of floating gate amplifiers, a layout error was made. Due to spacing constraints, the outputs of the source followers were routed over the floating gates. This leads to a moderate parasitic coupling between adjacent floating gate outputs. The most noticeable and substantial effect is a feed-through of the image onto the absolute value channel. Correcting this error seems feasible.
- Addition of an output gate in the floating gate amplifier would ease clocking constraints substantially, allowing full four-phase clocking in the interline registers.
- Currently, once the charge is through being sensed by the four floating gate amplifiers in a row, it is dumped into a diode connected to $V_{d d}$. Instead, this diode could be used for charge sensing. The masking register can be used to raster out the image data up the column. This would allow for the output of raw image data at the same time that on-chip processing is occurring.
- Gradient measurement.
- The chip was discovered to have a sign error in $E_{x}$. The stencil used for estimation of the $E_{x}$ assumed increasing $x$ was from left to right. The output of the position encoder gives increasing $x$ from right to left. To correct this, we can either reverse the direction of the shift register in the position encoder or alter the gradient stencils appropriately.
- In this implementation of the chip, we are image brightness limited. The error signal magnitudes are proportional to the overall image brightness. An improvement of the system architecture could then be to normalize the output differences to the overall level of illumination as was done in [15].
- Absolute value circuit and cutoff weighting function.
- Moderate offsets were observed in the absolute value channel, reducing the minimum weighting function width to several percent. This necessitated performing the cutoff weighting function off-chip. The weighting function should be enhanced to do offset cancelation. on-chip.
- Squared Gradient Magnitude.
- Due to a layout error, only half of the offset from the quadratic circuit was actually cancelled. This led to a large offset current in this channel which was compensated for in the FCP. This is easily fixed through proper device sizing.
- Algorithmically, adding a gradient magnitude threshold into the weighting function substantially improved performance when the FOE is near the edge of the FOV. Adding this feature to the weighting function, also with offset compensation, should be done.
- The masking register can potentially be modified to allow reading back of the results of the cutoff weighting function.
- In the experimental setup, the feedback loop was done entirely off-chip. The next version of the chip should implement the feedback loop on-chip, as well as do the appropriate gain control using the quadratic channel.

The system for testing the $\operatorname{FOE}$ was complex as a result of including a great deal of flexibility, which proved to be invaluable. In a less experimental version, the FOE system is envisioned as needing only three chips, presuming that the feedback loop is implemented on the foe chip itself. The clock sequences still need to be generated, as it seems unlikely that we would be able to generate them on-chip, and hence an additional clock generation chip would be required. Furthermore, the required clock drivers may necessitate a 3rd separate chip, although this is not as clear. Support for raw image data acquisition still would need to be provided, both for camera calibration and focusing, although an automatic focusing scheme could be implemented.

Lastly, the test system was only able to operate the chip at a frame rate of 30 Hz . This was due to the limited light signal provided by the image carrier as a result of the small aperture of its lens system. If we remove the constraints imposed by the image carrier, the foe chip is expected to be able to operate significantly faster, perhaps by as much as several orders of magnitude, of course depending on the available light. Since observed images scale depth with speed, we can scale the lab tests to the equivalent situation with the faster frame rate. The velocities used in the lab were typically $\approx 0.3 \mathrm{~m} / \mathrm{s} \approx 1.0 \mathrm{ft} / \mathrm{s}$, with a target distance of 0.3 m $\approx 1 \mathrm{ft}$. Scaling this using a 100 times faster frame rate, the equivalent situation has speeds of 60 mph and distances of 100 ft , which is obviously commensurate with automotive situations.

## Bibliography

[1] J.E. Tanner. Integrated Optical Motion Detection. PhD thesis, California Institute of Technology, Pasadena, CA., 1986.
[2] J.E. Tanner and C.A. Mead. An Integrated Optical Motion Sensor. In VLSI Signal Processing II, (Proceedings of the ASSP Conference on VLSI Signal Processing), pages 59-76. University of California, Los Angeles, 1986.
[3] A. Lumsdaine, J. Wyatt, and I. Elfadel. Parallel Distributed Networks for Image Smoothing and Segmentation in Analog VLSI. In Proceedings of the 28th IEEE Conference on Decision and Control, Tampa, FL, 1989.
[4] J.H. Harris, C. Koch, J. Luo, and J. Wyatt. Resistive fuses: Analog hardware for detecting discontinuities in early vision. In C. Mead and M. Ismail, editors, Analog VLSI Implementation of Neural Systems, pages 27-55. Kluwer Academic Publishers, Boston, MA, 1989.
[5] W. Yang. The Arcitecture and Design of CCD Processors for Computer Vision. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, 1990.
[6] W. Yang and A.M. Chiang. A full fill-factor CCD imager with integrated signal processors. In 1990 ISSCC Digest of Technical Papers, pages 218-219, February 1990.
[7] C.L. Keast. An Integrated Image Acquistion, Smoothing and Segmentation Focal Plane Processor. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, 1992.
[8] C.L. Keast and C.G. Sodini. A CCD/CMOS-based imager with integrated focal plane signal processing. IEEE Journal of Solid-State Circuits, 28(4):431-437, April 1993.
[9] D.L. Standley. Analog VLSI Implementation of Smart Vision Sensors: Stability Theory and an Experimental Design. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, 1991.
[10] D.L. Standley. An object position and orientation IC with embedded imager. IEEE Journal of Solid-State Circuits, 26(12):1853-1859, December 1991.
[11] J.M. Hakkarainen. A Real-Time Stereo Vision System in CCD/CMOS Technology. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, 1992.
[12] J.M. Hakkarainen and H.S. Lee. A $40 \times 40$ CCD/CMOS absolute-value-of-difference processor for use in a stereo vision system. IEEE Journal of Solid-State Circuits, 28(7):799-807, 1993.
[13] L.G. Dron. Computing 3-D Motion in Custom Analog and Digital VLSI. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, 1994.
[14] L.G. Dron. The multi-scale veto model: A two-stage analog network for edge detection and image reconstruction. Internationl Journal of Computer Vision, 11(1):45-61, 1993.
[15] C.B. Umminger. Integrated Analog Focal Plane Processing for Auotmatic Alignment. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, 1995.
[16] C.B. Umminger and C.G. Sodini. An integrated analog sensor for automatic alignment. IEEE Journal of Solid-State Circuits, 30(12):1382-1390, December 1995.
[17] R. Jain. Direct Computation of the Focus of Expansion. IEEE Transactions on Pattern Analysis and Machine Intelligence, 21(1), 1983.
[18] B.K.P. Horn and B.G. Schunk. Determining Optical Flow. Artificial Intelligence, 16(1-3):185-203, 1981.
[19] A.R. Bruss and B.K.P. Horn. Passive Navigation. Computer Vision, Graphics, and Image Processing, 21(1):3-20, 1983.
[20] B.K.P. Horn and E.J. Weldon Jr. Robust Direct Methods for Recovering Motion. In Proceedings of the First International Conference on Computer Vision, London, England, 1987.
[21] B.K.P Horn and E.J. Weldon Jr. Direct Methods for Recovering Motion. International Journal of Computer Vision, 2(1):51-76, 1988.
[22] K.D. Skifstad. High-Speed Range Estimation Based on Intensity Gradient Analysis. Springer Series in Perception Engineering. Springer-Verlag, 1991.
[23] I.S. McQuirk. Direct Methods for Estimating the Focus of Expansion. Master's thesis, Massachusetts Institute of Technology, Cambridge, MA., 1991.
[24] S. Negahdaripour and B.K.P. Horn. Direct Passive Navigation. IEEE Transactions on Pattern Analysis and Machine Intelligence, 9(1):168-176, 1987.
[25] B.K.P. Horn. Robot Vision. MIT Press, Cambridge, MA, 1986.
[26] S. Negahdaripour and B.K.P. Horn. Direct Passive Navigation: Analytical Solution for Planes. In Proceedings of the IEEE International Conference on Robotics and Automation, Washington, D.C., 1986. IEEE Computer Society Press.
[27] B.K.P. Horn. Parallel networks for machine vision. In P.H. Winston and S. A. Shellard, editors, Artificial Intelligence at MIT: Expanding Frontiers, volume 2, chapter 43, pages 530-573. MIT Press, Cambridge, MA, 1990.
[28] S. Negahdaripour. Direct Passive Navigation. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, 1986.
[29] S. Negahdaripour and B.K.P. Horn. A Direct Method for Locating the Focus of Expansion. AI Memo 939, The MIT Artificial Intelligence Laboratory, Cambridge, MA, 1987.
[30] S. Negahdaripour and B.K.P. Horn. Using Depth-Is-Positive Constraint to Recover Translational Motion. In Proceedings of the Workshop on Computer Vision, Miami Beach, FL, 1987.
[31] S.J. Decker. A Resistive Fuse for Image Segmentation and Smoothing. Master's thesis, Massachusetts Institute of Technology, Cambridge, MA, 1991.
[32] P.C. Yu, S.J. Decker, H.S. Lee, C.G. Sodini, and J.L. Wyatt. CMOS resistive fuses for image smoothing and segmentation. IEEE Journal of Solid-State Circuits, 27(4):545-553, April 1992.
[33] C.A. Mead. Analog VLSI and Neural Systems. Addison Wesley, Reading, MA, 1989.
[34] R.S. Varga. Matrix Iterative Analysis. Prentice-Hall, Inc., Englewood Cliffs, NJ, 1962.
[35] C.H. Sequin and M.F. Tompsett. Charge Transfer Devices: Advances in Electronics and Electron Physics. Academic Press, 1975.
[36] C. Tomovich. MOSIS - a gateway to silicon. IEEE Circuits and Devices Magazine, 4(2):22-23, March 1988.
[37] D.K. Schroder. Advanced MOS Devices. Addison Wesley, Reading, MA, 1987.
[38] J.D.E Beynon and D.R. Lamb. Charge-Coupled Devices and their Applications. McGraw Hill Book Company (UK) Limited, London, England, 1980.
[39] W.F. Kosonocky and D.J. Sauer. The ABCs of CCDs. Electron Devices, 23:58-63, 1975.
[40] A.M. Chiang et al. A CCD Matrix-Matrix Product Parallel Processor. In Proceedings of the 1984 International Solid State Circuits Conference, 1984.
[41] E.R. Fossum. Charge-Coupled Computing for Focal Plane Image Preprocessing. Optical Engineering, 26(9):916-922, September 1987.
[42] A.M. Chiang et al. A 100 ns 16 -Point CCD Cosine Transform Processor. In Proceedings of the 1987 International Solid State Circuits Conference, 1987.
[43] M.H. White, D.R. Lampe, F.C. Blaha, and I.A. Mack. Characterization of Surface Channel CCD Image Arrays at Low Light Levels. IEEE Journal of Solid-State Circuits, SC-9(1):113, 1974.
[44] C.L. Keast. A CCD/CMOS Process for Integrated Image Acquisition and Early Vision Signal Processing. Master's thesis, Massachusetts Institute of Technology, Cambridge, MA, 1989.
[45] D.D. Wen. Design and Operation of a Floating Gate Amplifier. IEEE Journal of Solid-State Circuits, SC-9(6):410-414, 1974.
[46] P.B. Denyer and J. Mavor. Design of CCD Delay Lines with Floating-gate Taps. Solid-State and Electron Devices, 1(4):121-129, 1977.
[47] C. Toumazou, F. J. Lidgey, and D. G. Haigh. Analogue IC Design: The Current-Mode Approach. Peter Peregrinus Ltd., Stevenage, United Kingdom, 1990.
[48] Y. Tsvidis, Z. Czarnul, and S.C. Fang. MOS Transconductors and Integrators with High Linearity. Electonics Letters, 22:245-246, 1986.
[49] A. Nedungadi and T.R. Viswanathan. Design of Linear Transconductance Elements. IEEE Transactions on Circuits and Systems, CAS-31(10):891-894, 1984.
[50] P.R. Gray and R.G. Meyer. Analysis and Design of Analog Integrated Circuits. John Wiley \& Sons, New York, NY, 1984.
[51] N.H.E. Weste and K. Eshraghian. Principles of CMOS VLSI Design: A Systems Perspective. The Addison-Wesley VLSI Systems Series. Addison-Wesley, Reading, MA, 1992.
[52] E. Seevinck and R.F. Wassenaar. A Versatile CMOS Linear Transconductor/Square-Law Function Circuit. IEEE Journal of Solid-State Circuits, SC-22(3):366-377, 1987.
[53] D.H. Sheingold, editor. Nonlinear Circuits Handbook. Analog Devices, Inc., Norwood, MA, 1976.
[54] K. Bult and H. Wallinga. A Class of Analog CMOS Circuits Based on the Square-Law Characteristic of an MOS Transistor in Saturation. IEEE Journal of Solid-State Circuits, SC-22(3):357-365, 1987.
[55] B. Gilbert. A Precise Four-Quadrant Multiplier with Subnanosecond Response. IEEE Journal of Solid-State Circuits, SC-3(4):365-373, 1968.
[56] B. Gilbert. A new wide-band amplifier technique. IEEE Journal of Solid-State Circuits, SC-3(4):353-365, December 1968.
[57] B. Gilbert. A high-performance monolithic multiplier using active feedback. IEEE Journal of Solid-State Circuits, SC-9(6):364-373, December 1974.
[58] B. Gilbert. Translinear Circuits. Technical report, Analog Devices, 1981.
[59] B. Gilbert. A monolithic 16-channel analog array normalizer. IEEE JSSC, SC-19(6):956963, December 1984.
[60] A.B. Grebene. Bipolar and MOS Analog Integrated Circuit Design. John Wiley \& Sons, New York, NY, 1984.
[61] D. Soo and R. Meyer. A Four-Quadrant NMOS Analog Multiplier. IEEE Journal of Solid-State Circuits, SC-17(6):1174-1178, 1982.
[62] J. Babanezhad and G. Temes. A 20-V Four-Quadrant CMOS Analog Multiplier. IEEE Journal of Solid-State Circuits, SC-20(6):1158-1168, 1985.
[63] S. Qin and R.L. Geiger. A $\pm 5$-V CMOS Analog Multiplier. IEEE Journal of Solid-State Circuits, SC-22(6):1143-1146, 1987.
[64] K. Bult and H. Wallinga. A CMOS Four-Quadrant Analog Multiplier. IEEE Journal of Solid-State Circuits, SC-21(3):430-435, 1986.
[65] J.S. Peña-Finol and J.A. Connelly. A MOS Four-Quadrant Analog Multiplier Using the Quarter-Square Technique. IEEE Journal of Solid-State Circuits, SC-22(6):1064-1073, 1987.
[66] H.J. Song and C.K. Kim. An MOS Four-Quadrant Analog Multiplier Using Simple TwoInput Squaring Circuits with Source Followers. IEEE Journal of Solid-State Circuits, 25(3):841-848, 1990.
[67] J.S. Arora. Introduction To Optimum Design. McGraw-Hill, Inc., 1989.
[68] R.S. Muller and T.I. Kamins. Device Electronis for Integrated Circuits. Wiley and Sons, 1986.
[69] R. Gregorian and G.C. Temes. Analog MOS Integrated Circuits for Signal Processing. John Wiley \& Sons, New York, NY, 1986.
[70] Y. Chigusa, K. Fujiwara, Y. Hattori, and Y. Matsuda. Properties of Silica Glass Image Fiber and Its Application. Optoelectronics - Devices and Technologies, 1(2):203-215, December 1986.
[71] Kamyar Eshghi. A System Demonstration of VLSI Early Vision Processors. Master's thesis, Massachusetts Institute of Technology, 1992.
[72] Paul Horowitz and Winfield Hill. The Art of Electronics. Cambridge University Press, 1987.
[73] James K. Roberge. Operational Amplifiers: Theory and Practice. John Wiley and Sons, 1975.
[74] Daniel H. Sheingold, editor. Analog-Digital Conversion Handbook. Prentice-Hall, 1986.
[75] Ralph Morrison. Grounding and Shielding Techniques in Instrumentation. John Wiley and Sons, 1986.
[76] Walt Kester, editor. Mixed-Signal Design Seminar. Analog Devices, Inc., Norwood, MA, 1991.
[77] Eugene Hecht. Optics. Addison-Wesley, 1990.
[78] Gideon P. Stein. Internal camera calibration using rotation and geometric shapes. Master's thesis, Massachusetts Institute of Technology, 1993.
[79] J.J. More et al. User Guide for Minpack-1. Technical report, Argonne National Laboratory, 1980.


[^0]:    This report describes research done at the Artificial Intelligence Laboratory, the Microsystems Technology Laboratory, and the Research Laboratory of Electronics at the Massachusetts Institute of Technology. Support for this research was provided in part by the National Science Foundation and the Advanced Research Projects Agency under contracts MIP-8814612 and MIP-9117724. The author was also supported by an NSF Graduate Fellowship and an AT\&T Cooperative Research Fellowship.

