LIDS-P-1968

# **LINEAR AVERAGED AND SAMPLED DATA MODELS FOR LARGE SIGNAL CONTROL OF HIGH POWER FACTOR AC-DC CONVERTERS**

K. Mahabir\* G. Verghese\* J. Thottuvelil\* A. Heyman\*

Laboratory for Electromagnetic and Electronic Systems, MIT + Digital Equipment Corporation, Maynard.

a popular family of high power factor ac to dc power period and the input period, and also derive their sam-<br>conditioners can be analyzed via *linear* models, by uspected at a counterparts. These models yield efficient sim ing *squared* output voltage as the state variable. The ulations, and enable the simple design of control schemes state equation for a general (constant power plus resis- that permit recovery from large perturbations away from tive) load is obtained by a simple dynamic power balance. the operating point. Section 2 describes the operation of Time invariant or periodically varying controllers, acting the inner current loop shown in Fig. 1. Section 3 presents at the time scales of the line or switching periods respec- continuous time averaged and sampled data models for tively, can then be designed from the resulting averaged the dynamics of the outer voltage control loop. The conor sampled data models. Simulations and experiments tinuous time averaged models are verified in Section 4 by<br>corroborate the results.

trol schemes for high power factor ac to dc converters. loop, including PI control, and presents simulation re-Schlecht [1]-[3] discusses various topologies and control sults for the behavior of the full closed loop system. schemes for such converters. Subsequent work has largely focused on the scheme shown in Fig.l, using a boost 2. Current Loop Operation converter whose input voltage  $v_{in}(t)$  is the rectified ac<br>waveform. The inner current loop specifies the switching sequence for the transistor to regulate the input current power factor by drawing a resistive current from the ac  $i_{\text{im}}(t)$  around a reference  $i_{cmd}(t)$  that is proportional to line. Any current mode control scheme may be used.<br>the input voltage. The outer voltage loop varies the pro-<br>The operation of one such scheme is illustrated the input voltage. The outer voltage loop varies the pro-<br>portionality constant  $k$  from cycle to cycle, to regulate simulation in Fig. 2. At the beginning of every switch.

Several recent papers discuss different approaches to the transistor on or off, as required to force the inductor designing the inner and outer loops. Henze and Mo-<br>current towards the switching houndary is the This is designing the inner and outer loops. Henze and Mo-<br>han [4] use a hysteretic current control loop, and imple-<br>a compromise between the usual constant focusery dia han [4] use a hysteretic current control loop, and imple-<br>ment the voltage control loop digitally, using a simple-cipling and hysteresis hand control. It provides a patural PI (proportional-integral) controller, but some modeling<br>aspects are left unclear. Williams [5] designs a controller cised periodically, and was shown in [7] to be effective in using the small signal 'transfer function' between com-<br>digital sliding mode control of the buck-boost converter. manded input current and output voltage. While his The commanded input current,  $i_{cmd}(t)$ , is set according analysis contains insight into the operation of the circuit, to: it is mathematically incorrect since it is based on Laplace transform operations on equations with time varying coefficients, even though the conditions for quasistatic anal-<br>ysis do not hold. A correct small signal averaged model ysis do not hold. A correct small signal averaged model where *k(t)* is determined by the voltage control loop. In

Abstract The present paper develops *large* signal *linear* models for the voltage loop. Specifically, we develop continuous This paper shows that the *large* signal behavior of time averaged models at the time scales of the switching<br>a popular family of high power factor ac to dc power nariod and the input pariod and also derive their samcomparison with both the results of SPICE implementa-1. Introduction tions of the models and experimental results for an actual ac-dc converter. Section 5 discusses the use of a sampled Recently, there has been much work on designing con- data model to design a digital controller for the outer

The current loop is responsible for obtaining the high portionality constant k from cycle to cycle, to regulate simulation in Fig. 2. At the beginning of every switch-<br>the output voltage  $v_o(t)$  about the desired level,  $V_d$ . ing period, every Ts seconds, a decision is made to the output voltage  $v_o(t)$  about the desired level,  $V_d$ . ing period, every  $T_S$  seconds, a decision is made to have<br>Several recent papers discuss different approaches to the transistor on or off as required to force the i cipline and hysteresis band control. It provides a natural

$$
i_{cmd}(t) = k(t)v_{in}(t)
$$
 (1)

usual practice,  $k(t)$  is held constant (or approximately

For the simulation in Fig. 2, we have assumed a constant power load, *P* and chosen parameter values as follows:  $dy(t)/dt = -\frac{2}{R}y(t) + \frac{1}{C}(V^2k(t) - 2P)$  (3)

$$
L = 600 \mu H
$$
  
\n
$$
T_S = 10 \mu sec
$$
  
\n
$$
V_{in}(t) = V|\sin(120 \pi t)|
$$
  
\n
$$
V = 200 \nu o l t s
$$

interval  $T_S$  is defined by  $i(t) = \frac{1}{T_S} \int_{t-T_S}^t i_{in}(\sigma) d\sigma$ . It is that the term  $L d[k^2(t)v_{in}^2]/dt$  contributes little to the reasonable to assume, when the current loop is working power balance in (2), because *L* is small. The model reasonable to assume, when the current loop is working<br>well, that  $i(t) = i_{cmd}(t) = k(t)v_{in}(t)$ . This will be a (3) already suffices to design linear controllers (e.g. PI<br>standing assumption in what follows.<br>controllers) for *lar* 

control loop. We assume the load comprises a parallel combination of a constant power load  $P$  and a resistor is only guaranteed for small perturbations of  $\bar{v}_o$  from its

age,  $v_o(t)$ , and assuming that the inner curient loop age amplitude V, since these are normally compensated maintains  $i(t) = k(t)v_o(t)$ , conservation of power for for by a feedforward that makes k proportional to  $1/V^2$ . maintains  $i(t) = k(t)v_{in}(t)$ , conservation of power for the boost converter yields:

$$
\frac{1}{2}Cd[v_o^2(t)]/dt = k(t)v_{in}^2(t) - \frac{1}{2}Ld[k^2(t)v_{in}^2(t)]/dt - P - \frac{1}{R}v_o^2(t)
$$
\n(2)

variable, instead of the more common  $v_o(t)$ , leads to an assuming that  $k(t)$  is essentially constant over intervals of essentially *linear* first-order model for *large* signal behav-<br>ior. This observation has also been made by Sanders [8]. <br>the assumption that  $RC >> T$  is shown helow with

switched model over the switching period, and we shall beginning of the  $n^{th}$  cycle by  $y[n]$ : refer to it as the " $T_S$ -averaged" model. Other averaged and sampled data models (SDM's) can be obtained from (2). If  $v_o(t)$  is taken as the state variable, (2) is a nonlinear description; linearization yields a small signal periodically varying model, which is the starting point for<br>
Hence, assuming that the inner control loop successfully<br>  $\text{maintains } i(t)$  at its commanded value  $i_{cmd}(t)$ , the dy-Williams' discussion of control possibilities [5].

erage defined by  $\bar{w}(t) = \frac{1}{T_L} \int_{t-T_L}^{t} w(\sigma) d\sigma$ . Denote  $\bar{v}_o^2$  by y. If the input frequency ripple in  $v_o(t)$  is small, then we obtain a nonlinear model. Its linearization is a small

constant) for the duration of the rectified input's period, be considered constant over any interval of length *TL,*  $T_L$ .<br>For the simulation in Fig. 2, we have assumed a con-<br>For the simulation in Fig. 2, we have assumed a con-<br>first-order description

$$
dy(t)/dt = -\frac{2}{RC}y(t) + \frac{1}{C}(V^2k(t) - 2P)
$$
 (3)

The block diagram in Fig. 3(a) shows the transfer func-*Ts = 10presentation of (3).* Notice that the term involving  $k^2(t)$  in (2) has disappeared, because our assump-The value of  $k(t)$  in Fig. 2 equals 0.055. The power tion of slowly varying  $k(t)$  causes the average value of factor during this line cycle is calculated to be 0.977.  $d[k^2(t)v_{in}^2]/dt$  to be negligible. Even if  $k(t)$  is not slowly The running average, *i(t)*, of the input current over an varying and this average is not negligible, it is often true controllers) for *large* deviations in  $y(t)$  or  $\bar{v}_o$ .

To exploit the linear model above, the linear controller 3. Voltage Loop Dynamics needs to operate on the *squared* output voltage. Otherwise a linear controller that acts on  $\bar{v}_o$  itself can be de-In this section, we obtain dynamic models for the outer signed on the basis of a small-signal linearization of (3), as in Ridley [6] and Williams [5], but then good control **R**. **R desired nominal value,** *Vd*. The linearized model is easily derived from (3) and is shown in Fig. 3(b). The tildes Continuous Time  $T_S$ -Averaged Model  $(\sim)$  denote perturbations from nominal. We have not Ignoring *switching* frequency ripple in the output volt-<br>represented the effects of perturbations in the line volt-<br>age amplitude V, since these are normally compensated

## Sampled Data Models

*To maintain sinusoidal waveforms in each input cycle,* we must keep  $k(t)$  constant over each cycle. Under this condition, it is natural to look for sampled data models and controllers. To obtain an SDM on the time scale of This already shows that the use of  $v_o^2(t)$  as the state the input period  $T_L$ , we can integrate (2) or (3) over  $T_L$ , in this observation has also been made by Sanders [8]. the assumption that  $RC >> T_L$  is shown below, with The model (2) corresponds, in effect, to averaging a  $\mu(t)$  in the n<sup>th</sup> cycle denoted by  $k[n]$  and  $\mu(t)$  at the  $k(t)$  in the n<sup>th</sup> cycle denoted by  $k[n]$  and  $y(t)$  at the

$$
y[n+1] = \left(1 - \frac{2T_L}{RC}\right)y[n] + \frac{T_L}{C}(V^2k[n] - 2P) \qquad (4)
$$

namics of the boost converter is completely described by **Continuous Time**  $T_L$ **-Averaged Models** the single linear, time invariant difference equation  $(4)$ , with state  $y[n]$  and control  $k[n]$ . If the input frequency To obtain an averaged model on the time scale of the ripple in  $v_o(t)$  is small, then  $y[n] \approx v_o^2[n]$ , the squared *input* period, average (2) over  $T_L$ , using the running av-<br>output voltage at the beginning of the n<sup>th</sup> cyc *output voltage at the beginning of the*  $n^{th}$  *cycle. If*  $v_o[n]$ *, rather than*  $v_o^2[n]$ *, is taken as the variable to be modeled,*  $y \approx \bar{v}_o^2$ . Assuming that  $k(t)$  varies slowly enough to signal time invariant model that turns out to be the same

as what Williams [5] obtains through heuristic and not<br>very satisfying arguments.<br>straightforward to design a good PI compensator for this

regulating  $v_o^2$  about  $V_d^2$ , as we show in Section 5. For The particular test results shown in Fig. 4, however, our purposes there, it is useful to develop an alternative correspond to using only integral compensation, our purposes there, it is useful to develop an alternative

$$
x[n] = v_a^2[n] - V_d^2 \tag{5}
$$

$$
[n+1] = \left(1 - \frac{2T_L}{RC}\right)z[n] + \frac{V^2T_L}{C}k[n]
$$

$$
-\frac{2T_L}{C}\left(P + \frac{V_d^2}{R}\right) \tag{6}
$$

derived in a similar manner, by integrating  $(2)$  over the because a constant current load  $I_0$  contributes the term switching period  $T_S$ . Assuming that  $k(t)$  is constant over  $I_{\sigma}v_{\sigma}(t)$  to the right side of the power balance equation  $T_S$ , and that  $RC >> T_S$ , we get the " $T_S$ -SDM" shown (2) and this term involves  $\sqrt{n^2(t)}$  rather tha *Ts,* and that  $RC >> Ts$ , we get the "*Ts*-SDM" shown (2), and this term involves  $\sqrt{v_6^2(t)}$  rather than  $v_6^2(t)$ . For below. The time index  $\eta$  denotes the switching period, the transients in Fig. 4, however,  $v_6^2(t)$  d whereas the time index n in the  $T_L$ -SDM denotes the

$$
x[\eta + 1] = x[\eta] + b_1[\eta]k[\eta] + b_2[\eta]k^2[\eta]
$$

$$
- \frac{2PT_S}{\sqrt{1-\frac{P}{\sqrt{1-\frac
$$

where the time varying input gains are given by:

$$
b_1[\eta] = \frac{V^2}{C}T_S
$$
\n
$$
-\frac{V^2}{C}\left\{\frac{T_L}{2\pi}[\sin(2\pi(\eta+1)T_S/T_L) - \sin(2\pi\eta T_S/T_L)]\right\}
$$
\n
$$
b_2[\eta] = \frac{V^2L}{C}\left\{\sin^2(\pi(\eta+1)T_S/T_L) - \sin^2(\pi\eta T_S/T_L)\right\}
$$
\n(8)

 $z[n]$ . However, the T<sub>S</sub>-SDM has a cyclic steady state and does *not* satisfy  $z[\eta + 1] = z[\eta]$ . in Figs. 5 and 6 were obtained using SPICE implemen-

In this section we compare the continuous time aver-<br>for the test circuit. aged models (2) and (3) with each other and with exper-<br>
The match between the responses of the  $T_S$ -averaged<br>
imental data from a test circuit.

factor controller chip to implement the control functions in the control functions is represents the details of the switching frequency

$$
L=1mH \qquad C=410 \mu F \qquad V=\sqrt{2}\times 120 \nu o l t s
$$

tween 0.2A and 0.4A at a frequency of 0.5Hz. The output racy. The damping and oscillation frequency are what voltage is to be regulated at  $V_d = 386$  volts. we would expect from (3) for a resistive load of value

**ry satisfying arguments.** straightforward to design a good PI compensator for this <br>The regulation of  $v_o$  about  $V_d$  can be accomplished by circuit, using either  $v_a^2(t)$  or  $v_o(t)$  as the feedback signal. circuit, using either  $v_o^2(t)$  or  $v_o(t)$  as the feedback signal.<br>The particular test results shown in Fig. 4, however, model, using the state variable  $\mathbf{z}[n]$  defined by  $\mathbf{k} = -.076$  *fVdt.* Integral control contributes nothing to the damping of transients here, and is a very poor control *zhoice* in this case, even though it provides insensitiv-Combining (4) and (5) yields ity to constant disturbances (such as load uncertainties).<br>However, the large oscillatory transients that result allow  $x(n + 1) = \left(1 - \frac{2T_k}{T}\right) x[n] + \frac{V^2 T_k}{T} k[n]$  us to make a clearer comparison with the predictions of our models than would have been possible with the small transients produced by good PI compensation.

(2) Our linear averaged models (2) and (3) were derived assuming a load comprising a constant power component *P* in parallel with a resistor *R.* The models can easily Note that  $x[n]$  is not restricted to be small.<br>An SDM at the time scale of the switching period is<br>the extended to handle a current source load, as in the test circuit, but then would no longer be linear. This is the transients in Fig. 4, however,  $v_o^2(t)$  does not deviate excessively from  $V_a^2$ , so not much error would be incurred input period<br>if we replaced  $-I_o\sqrt{v_o^2(t)}$  by its linearization at  $v_o^2(t) =$ <br> $r(n+1) = r(n) + h_n[n]h[n] + h_n[n]h^2[n]$ <br> $V_a^2$ :

$$
\frac{2PT_S}{C}
$$
\n
$$
(7)
$$
\n
$$
-I_o\sqrt{v_o^2(t)} \approx -I_oV_d - \frac{I_o}{2V_d}(v_o^2(t) - V_d^2)
$$
\n
$$
= -\frac{I_oV_d}{2} - \frac{I_o}{2V_d}v_o^2(t) \qquad (9)
$$

The current source therefore behaves, to a first order  $\beta$  *b*pproximation, as the parallel combination of a constant power load  $I_nV_d/2$  and a resistor  $2V_d/I_c$ .

Linearity of the model is not as important for simulation as for control design, so for the simulations in Figs. *5* and 6 we have used the nonlinear extensions of (2) and  $(3)$  that incorporate the current source load. However, Note that in steady state, the  $T_L$ -SDM satisfies  $x[n+1] =$  no significant differences are expected if the substitution  $x[n]$ . However, the T<sub>s</sub>-SDM has a cyclic steady state and in (9) is used instead, with a linear model tations of the (extended) models; their listings are given **4.** Model Verification **in the Appendix.** The output voltage  $v_o(t)$  is fed back, in both cases, through the same integral compensator used

model in Fig. 5 and the  $T_L$ -averaged model in Fig. 6 The test circuit uses a Micro Linear ML 4812 power is excellent. Unlike Fig. 2, neither of these simulashown in Fig. 1. The parameters of the test circuit are ripple, so they are very efficient to run. The  $T_L$ -averaged model does not model the input frequency ripple either. so the corresponding simulation can take larger time The load is a square-wave current source switching be-<br>steps than the  $T<sub>S</sub>$ -averaged model, for the same accu-

constant for  $v_o(t)$  under integral compensation is com-<br>nuted to be 0.63 sec. and the oscillation period is 75.5 Placing the pole at  $z_p = 1/2$  and initiating the output puted to be 0.63 sec, and the oscillation period is 75.5 ms, which are consistent with Figs. 5 and 6.

and 6 matches that of the test circuit transient in Fig. shown in Fig. 8 for the model (13). The output voltage<br>4 but the damning is larger for the test circuit. This is starts at  $v_0 = 173$  volts and requires approximate 4, but the damping is larger for the test circuit. This is starts at  $v_o = 173$  volts and requires approximately 8 in-<br>probably the result of losses in the test circuit that have put periods to attain the desired level of probably the result of losses in the test circuit that have not been modeled. The corresponding control signal  $\overline{k}[n]$  is also shown.

the model (3) or its innearization is routine. For  $\epsilon x$  current will be unable to rise fast enough to follow the angle, it is not hard to see that the PI control law  $\mathcal{I} = -.013[0.1\% + \int \mathcal{V}_o dt]$  will perform much better than pure integral control on the circuit in Section 4. The response to the same square-wave current source load as  $\frac{1}{5}$ , the input current is able to follow its commanded before is shown in the  $T_L$ -averaged simulation in Fig. 7. Since analog control design is relatively familiar, we do<br>not discuss it further here. Instead, we now illustrate the<br>norticular for the transient in Fig. 8, the current loop design of digital control schemes, using the  $T_L$ -SDM in will perform as desired.<br>(6) with a constant power load and the parameter values in Section 2. The controllers will feed back and regulate of the full closed loop system to an initial 50% perturba $v_o^2$  rather than  $v_o$ . In steady state,  $x[n+1] = x[n] = 0$ , tion away from the desired output voltage level,  $V_d = 346$ 

$$
K = 2P/V^2 \tag{10}
$$

nal load power *P<sub>N</sub>* and the actual power is  $P = P_N + \overline{P}$ . in Fig. 9 is shown in Fig. 10. The power factor in steady Consequently, let  $K = 2P_N/V^2$ . Rewriting the control state is close to the power factor of the open lo Consequently, let  $K = 2P_N/V^2$ . Rewriting the control state is close to as  $k[n] = K + \tilde{k}[n]$  reduces the state equation (6) to: sponse in Fig. 2. as  $\mathbf{k}[n] = K + \widetilde{k}[n]$  reduces the state equation (6) to:

$$
x[n+1] = x[n] + \frac{V^2 T_L}{C} \widetilde{k}[n] - (\frac{2T_L}{C}) \widetilde{P} \qquad (11)
$$

Specifying the control to be in state feedback form, volts, or  $9\%$ .

$$
\widetilde{k}[n] = -\left(\frac{Cb}{V^2T_L}\right)\mathbf{z}[n] \qquad (12)
$$

$$
x[n+1] = (1-b)x[n] - \left(\frac{2T_L}{C}\right)\widetilde{P}
$$
 (13)

Note that  $\vec{k}[n]$  is inversely proportional to  $V^2$ . The solution for  $x[n]$  is given by the standard variation of con $stats$  formula in discrete time:

$$
x[n] = (1-b)^{n}x[0]
$$
  
+ 
$$
\left[\sum_{l=0}^{n-1} (1-b)^{n-l-1}\right] \left(\frac{2T_L}{C}\right) \widetilde{P}
$$
 (14)  

$$
z_p = (1-b)^{2} + \left[\sum_{l=0}^{n-1} (1-b)^{n-l-1}\right] \left(\frac{2T_L}{C}\right) \widetilde{P}
$$
 (14)

 $R = 2V_d/I_o = 3.86K\Omega$ . For this load, the decay time The constant *b* is chosen to place the pole  $z_p = 1 - b$  at constant for *n* (*t*) under integral compensation is com-<br>a desired location.

voltage with a 50% initial perturbation away from equi-<br>librium results in the sampled output voltage transient The frequency of the oscillatory transients in Figs. 5 librium results in the sampled output voltage transient<br>In 6 matches that of the test circuit transient in Fig. shown in Fig. 8 for the model (13). The output voltage

Before connecting the voltage loop to the current loop, **5.** Control Design the range of values of  $k[n]$  specified by the voltage loop must be checked for consistency with the range allowed The design of an analog control (e.g. PI control) for by the current loop. If  $k[n]$  is too large, then the inductor the model (3) or its linearization is routine. For excommanded current  $i_{cmd}(t) = k(t)v_{in}(t)$ . In this example  $k[n] = K = .055$  results in the current response shown in Fig. 2. Further simulations demonstrate that for  $k[n] <$ value  $i_{cmd}(t)$ . Consequently, for  $k[n]$  in the vicinity of K particular, for the transient in Fig. 8, the current loop

Figure 9 shows a detailed simulation of the response so the constant control  $k[n] = K$  required to maintain volts. As predicted by the sampled data voltage loop sim-<br>equilibrium in steady state is seen from (6) to be: voltage loop simulation in Fig. 8, the transient has decayed in about 8 input periods. In Fig. 9, each input period  $T_L$  is approximately equal to 830 switching periods *Ts.* The power which varies as  $1/V^2$ . However, we only know the nomi-<br>factor corresponding to each cycle of the current response

Figure 11 illustrates the response of the full closed loop *zystem to an unanticipated step change in output power* at  $t = 2000$ . At that time,  $\tilde{P}$  is stepped from 0 to  $\frac{1}{2}P_N$ , so that the power in the load steps by 50% from 1100 watts **State Feedback** to 1650 watts. The output voltage attains a new cyclic steady state, but exhibits a dc offset of approximately 30

## State Feedback with Integral Control

yields the closed loop model In order to correct for the effect of such uncertainties in the load power, integral control must be incorporated into the voltage loop control scheme, as shown in Fig. 12. The state equations for the outer loop are given by:

$$
q[n+1] = q[n] + x[n] \tag{15}
$$

$$
x[n+1] = -b_Iq[n] + (1-b_P)x[n] - (\frac{2T_L}{C})\widetilde{P}(16)
$$

The pole locations of this system are given by:

$$
\sum_{l=0} (1-b)^{n-r} \left[ \left( \frac{1}{C} \right)^p \right]^{(14)} \qquad z_p = (1-b_p/2) \frac{1}{r} \sqrt{(b_p/2)^2 - b_f} \qquad (17)
$$

Selecting the "best" *bp* and *b<sub>I</sub>* is complicated by the limitations on the control *kin]* noted earlier. For the purpose of demonstrating the performance of the outer loop with integral control, the poles will be placed at  $z_p = \frac{1}{2}, \frac{1}{2}$ . This choice results in a small enough  $k[n]$  and a reasonahly fast response. The response of the preceding second order sampled data model for the voltage loop, after a 50% perturbation in output voltage, is shown in Fig. 13. It has approximately the same settling time and a slightly greater overshoot than the first order voltage  $v_{in}(t)$   $\frac{1}{\sqrt{v_{in}(t)}}$   $i_{in}(t)$ loop response in Fig. 8.

tegral control to a 50% initial perturbation in output voltage is shown in Fig. 14 and is consistent with the  $V_d$ sampled data outer loop response in Fig. 13. The output voltage reaches its desired level of 346 volts in approxi-<br>mately 8 line periods with a peak overshoot of about 40 Control Loops mately 8 line periods with a peak overshoot of about 40 volts. The response to a 50% step change in load power at  $t = 2000$  is shown in Fig. 15. With integral control, the output now recovers and requires a settling time of only 8 line periods.

might be value in feeding back and regulating the *squared* output voltage of high power factor ac-dc converters. This would permit *linear* controllers to handle *large* per-<br>turbations in the output voltage, as demonstrated in Sec-<br>in<sup>(t)</sup> turbations in the output voltage, as demonstrated in Section 5. The required control functions would compare in  $\begin{bmatrix} 1 & 0 & 0 \\ 0 & 100 & 200 \end{bmatrix}$ single-chip controllers. It may also be of interest in future work to study the use of periodic controllers [2], using the models (2), (7) or (8). Figure 2: Current Loop

Apart from suggesting new control possibilities, our development clarifies the relationships among different modeling and simulation approaches for such converters.

## Acknowledgment

Work partially supported by DEC, by the Air Force  $\frac{k}{\sqrt{V}}$ Office of Scientific Research under Grant AFOSR-88- 0032, and by the MIT/Industry Power Electronics Collegium. The authors would like to thank David Chin of (b) DEC for his probing questions and other help. Corre-  $^{(0)}$   $-2\tilde{p}$ spandence may be addressed to George Verghese, Room 10-069, MIT, Cambridge, MA 02139, Tel (617) 253-4612.

### **References**

tive Control of The Output Current Waveform",  $T_L$ -Averaged Model (a) Large Signal (b) Small Signal PESC, 1980, pp.234-241.

 $\mathbf{i}$ 







*[IT* M.F. Schlecht, "A Line Interfaced Inverter with Ac- Figure 3: Transfer Function Representation of



Figure 4: Transient Response of Test Circuit with Integral Control

Figure 6: SPICE Simulation of Transient in  $T_L$ -Averaged Model



Figure 5: SPICE Simulation of Transient in  $T_S$ -Averaged Model

Figure 7: SPICE Simulation of Transient in  $T_L$ -Averaged Model with PI Control

 $\boldsymbol{6}$ 





Figure 8: Sampled Voltage Loop Response to Initial Perturbation

Figure 10: Power Factor





Figure 9: Response of Full Closed Loop System to Initial Perturbation

 $\ddot{\zeta}$ 



Figure 11: Response of Full Closed Loop System to Step Change in Constant Power Load

 $\boldsymbol{7}$ 



 $\ddot{\phantom{a}}$ 

 $\ddot{\phantom{0}}$ 

Ĭ

Figure 12: Voltage Loop with Integral Control





Figure 13: Sampled Voltage Loop Response with Integral Control

 $\bar{z}$ 

Figure 14: Response of Full Closed Loop System with Integral Control to Initial Perturbation

 $\ddot{\phantom{0}}$ 



Figure 15: Response of Full Closed Loop System with Integral Control to Step Change in Load

- [2] M.F. Schlecht, "Time-Varying Feedback Gains for Power Circuits with Active Waveshaping", PESC, 1981, pp.52-59.
- [3] M.F. Schlecht, "Novel Topological Alternatives to the Design of a Harmonic-Free Utility/DC Interface", PESC, 1983, pp.206-216.
- [4] C.P. Henze and N. Mohan, "A Digitally Controlled AC to DC Power Conditioner that Draws Sinusoidal Input Current", PESC, 1986, pp 531-540.
- [5] J.B. Williams, "Design of Feedback Loop in Unity Power Factor AC to DC Converter", PESC, 1989, pp.959-967.
- [6] R.B. Ridley, "Average Small-Signal Analysis of the Boost Power Factor Correction Circuit", VPEC Seminar, 1989, pp.108-120
- [7] S.R. Sanders, G.C. Verghese, and D.F. Cameron, "Nonlinear Control Laws for Switching Power Converters", 25th IEEE Conference on Decision and Control, Athens, December, 1986, also in Control-Theory and Advanced Technology, 5, pp.601-627, Dec. 1989.
- [8] S.R. Sanders, "Effects of Nonzero Input Source Impedance on Closed-Loop Stability of a Unity Power Factor Converter", PCIM-Power Conversion, Los Angeles, Oct. 1989.

 $\mathbf{Q}$ 

## **APPENDIX**

## SPICE Input Listing of  $T_S$ -averaged Model

**TE-AVERAGED NODEL FOR HPF POWER STAGE** \* Simulation of Microlinear test circuit (with modified \* values) - constant current load VIEAC 5 6 SIN 0. 170. 60.  $B4.5.1.02$  $D2 0 5 D5$ **DS 6 1 DS D4 0 6 DS RIN** 1 0 10  $= -\pi + 2$ EVIEZ 10 0 poly(1) 1 0 0. 0. 1. **MATTE2** 10 0 16 a howTHeat GIVIEZ 0 21 POLY(2) 10 0 2 0 0. 0. 0. 0. 1.  $\bullet$  I\*\*2 EE2 12 0 POLY(1) 2 0 0. 0. 1. **BEC2 12 0 10**  $=$  (Too2) (VTHoo2)  $CZVIII2$  0 13 POLT(2) 12 0 10 0 0. 0. 0. 0. 1. **L 13 0 1M** CIZDVIN2 21 0 13 0 0.5 \* For constant-current load, use vccs, with gain = I<br>  $\text{GILOLD 21 0 poly(2) 40 0 30 0 0. 0. 0. 0. 1.}$ VILCAD 30 0 PULSE 0.2 0.4 3.175 100U 100U 1. 2. **RYTLDAD 30 0 1K VERKE 21 0 DC 0.** FIFV02 0 25 VSEMSE 2. 320001 25 0 10 C 25 0 410U TC=148.225E · Square root of v0\*\*2 EFED 40 0 POLY(2) 25 0 41 0 0. 1MEG -1MEG **RFID 40 0 1992** EXEV 41 0 POLT(2) 40 0 40 0 0. 0. 0. 0. 1. **REEV 41 0 DEG** \* Datput feedback ESUT 44 0 40 0 1. **R1 44 50 360F 12 50 0 4.73K** CT 50 52 0.4707 IC=4.91 I1 51 50 0 52 53 0 ML4812EA **VREF 51 0 DC 5.0** VPOS ES O DC 6.0 \* Gain of EX is  $=$  [multiplier gain  $=$  Rmult]/[Rsine  $=$  (M1/M2)  $=$  Rsense] \* where, Rmmlt \* termination resistor for multiplier. \* Raine \* resistance need to derive current reference \* from line. Ni/N2 = current transformer primary to \* secondary tarns ratio, and \* Raenae \* current-transformer burden resistor EX 2 0 52 0 0.0129 **MX** 2010 \* k\*vIH (to get input current vaveform) **EXVII 60 0 pely(2) 2 0 1 0 0. 0. 0. 0. 1. MEXVIII** 60 0 16 SUBCKT ML4812EA 1 2 3 4 5 6 \* 1 is non-inverting input, 2 is inverting input. \* 3 is ground. 4 is entput. 5 is +VCC. 6 is -VCC \* Input stage RIN 1 2 150KEG . Gain, slew rate limiting and dominant pole stage \* open-loop gain is 90 dB (31622), dominant pole  $\bullet$  is 30 Hz [C1 = 1/(well)] GVI 3 8 1 2 1.

C1 8 3 167 ANY

大きく

**Contract Contract Co** 

**21 2 3 31 627** · output clamping VLOW 11 6 DC 0.01 DLOW 11 8 DS **VRTGH & 12 DC 1.0** DHIGH 8 12 DS . Unity gain and output stage **E1 10 3 8 8 1** 10 10 4 150 MODEL DR DOMESTO FIRST MEARING MODEL DS D(M=1U) .TANN 2500 11.3 10.0 2500 UIC .OPTIONS NUMBER=8, ITL5=0, ITL4=10000 PRINT TRAN V(40) V(1) V(30) V(2) V(25) V(52) V(50.52) **EXID** SPICE Input Listing of  $T_L$ -averaged Model TL-AVERAGED MODEL FOR HPF POWER STAGE . Simulation of Microlinear test circuit (with modified \* values) - constant-current load VII 1 0 DC 120 **EIF** 1 0 16 \* vIN++2 (rms value) EVIEZ 10 0 poly(1) 1 0 0. 0. 1. REVIEZ 10 0 16 a kovince2 EXVIM2 11 0 POLT(2) 10 0 2 0 0. 0. 0. 0. 1. \* for constant-current load, use vevs, with gain = I ETLDAD 11 12 POLY(2) 15 0 30 0 0. 0. 0. 0. 1. VILBAD 30 0 PULSE 0.2 0.4 175M 100U 100U 1. 2. RVILOAD 30 0 1K **REVIEZ 12 0 16**  $*(\text{revIR}(r=6)*2) - P)/V0$ EFWD 20 0 POLY(2) 12 0 21 0 0. 16 -16 3700 20 0 1980 EREV 21 0 POLT(2) 20 0 15 0 0. 0. 0. 0. 1. **RREY 21 0 1982** C 15-0-4100 RDUN1 15 0 100G SCDVD 0 15 20 0 1. DCL1 0 16 DS VDCT-1 15 16 DC 10 \* Output feedback VAC 15 44 AC 0.01 avac is as so **11 44 50 360K** 12 50 0 4.73X CF 50 52 0.47UF I1 51 50 0 52 53 0 NL4812EA VERT &1 0 DC & 0 VP08 53 0 DC 6.0 \* Gain of EX is \* [multiplier gain \* Rmult]/[Rsine \*  $(01/32)$  \* Rsense] \* where, hamlt \* termination resistor for multiplier. \* laine \* resistance used to derive current reference \* from line, N1/N2 = current transformer primary to \* secondary turns ratio, and \* heense \* current-transformer burden resistor EX 205200.0129 **187 2 0 10** \*\*\* For ML4812A subcircuit listing, see earlier SPICE \*\*\* Listing  $MODEL$  DS  $D(H=10)$ .TRAN 500U 10.3 9.0 500U .0PTIONS NUMBGT=8, ITL5=0, ITL4=10000 .PRINT TRAN  $V(15) V(30) V(2)$ 

 $10$ 

EXD