

# Thermal Aware Floorplanning Incorporating Temperature Dependent Wire Delay Estimation - DTU Orbit (08/11/2017)

## Thermal Aware Floorplanning Incorporating Temperature Dependent Wire Delay Estimation

Temperature has a negative impact on metal resistance and thus wire delay. In state-of-the-art VLSI circuits, large thermal gradients usually exist due to the uneven distribution of heat sources. The difference in wire temperature can lead to performance mismatch because wires of the same length can have different delay.

Traditional floorplanning algorithms use wirelength to estimate wire performance. In this work, we show that this does not always produce a design with the shortest delay and we propose a floorplanning algorithm taking into account temperature dependent wire delay as one metric in the evaluation of a floorplan. In addition, we consider other temperature dependent factors such as congestion and interconnect reliability.

The experiment results show that a shorter delay can be achieved using the proposed method.

### General information

State: Published

Organisations: Department of Applied Mathematics and Computer Science , Embedded Systems Engineering, Knowles Electronics, Oticon A/S, Arizona State University

Authors: Winther, A. (Ekstern), Liu, W. (Ekstern), Nannarelli, A. (Intern), Vrudhula, S. (Ekstern)

Pages: 807-815

Publication date: 2015

Main Research Area: Technical/natural sciences

### Publication information

Journal: Microprocessors and Microsystems

Volume: 39

Issue number: 8

ISSN (Print): 0141-9331

Ratings:

BFI (2017): BFI-level 1

Web of Science (2017): Indexed Yes

BFI (2016): BFI-level 1

Scopus rating (2016): CiteScore 1.11 SJR 0.238 SNIP 0.864

Web of Science (2016): Indexed yes

BFI (2015): BFI-level 1

Scopus rating (2015): SJR 0.26 SNIP 0.859 CiteScore 0.89

Web of Science (2015): Indexed yes

BFI (2014): BFI-level 1

Scopus rating (2014): SJR 0.241 SNIP 1.1 CiteScore 0.97

BFI (2013): BFI-level 1

Scopus rating (2013): SJR 0.231 SNIP 1.234 CiteScore 1.02

ISI indexed (2013): ISI indexed yes

Web of Science (2013): Indexed yes

BFI (2012): BFI-level 1

Scopus rating (2012): SJR 0.218 SNIP 0.818 CiteScore 0.94

ISI indexed (2012): ISI indexed yes

BFI (2011): BFI-level 1

Scopus rating (2011): SJR 0.22 SNIP 0.847 CiteScore 0.99

ISI indexed (2011): ISI indexed yes

Web of Science (2011): Indexed yes

BFI (2010): BFI-level 1

Scopus rating (2010): SJR 0.276 SNIP 0.937

BFI (2009): BFI-level 1

Scopus rating (2009): SJR 0.241 SNIP 0.843

BFI (2008): BFI-level 1

Scopus rating (2008): SJR 0.262 SNIP 0.915

Scopus rating (2007): SJR 0.35 SNIP 0.848

Scopus rating (2006): SJR 0.332 SNIP 0.57

Scopus rating (2005): SJR 0.18 SNIP 0.751

Scopus rating (2004): SJR 0.229 SNIP 0.774

Scopus rating (2003): SJR 0.274 SNIP 0.997

Scopus rating (2002): SJR 0.253 SNIP 0.62

Scopus rating (2001): SJR 0.241 SNIP 0.572

Scopus rating (2000): SJR 0.166 SNIP 0.371

Scopus rating (1999): SJR 0.171 SNIP 0.248

Original language: English

Temperature, Wire delay modeling, Floorplanning, Congestion, Reliability, Thermal analysis

DOIs:

10.1016/j.micpro.2015.09.013

Source: PublicationPreSubmission

Source-ID: 118551438

Publication: Research - peer-review › Journal article – Annual report year: 2015