



UNIVERSITI PUTRA MALAYSIA

**DEVELOPMENT OF TEST PROCEDURE FOR CMOS
OPERATIONAL AMPLIFIER APPLICATION
CIRCUITS**

IZHAL BIN ABDUL HALIN

FK 2002 8

**DEVELOPMENT OF TEST PROCEDURE FOR CMOS OPERATIONAL
AMPLIFIER APPLICATION CIRCUITS**

IZHAL BIN ABDUL HALIN

**MASTER OF SCIENCE
UNIVERSITI PUTRA MALAYSIA**

2002



**DEVELOPMENT OF TEST PROCEDURE FOR CMOS OPERATIONAL
AMPLIFIER APPLICATION CIRCUITS**

By

IZHAL BIN ABDUL HALIN

**Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia, in
Fulfillment of the Requirement for the Degree of Master of Science**

January 2002



DEDICATION

**To my parents,
Father (Abdul Halin) and Mother (Sharifah Zaleha),
Brother (Alfian) and Sister (Afiza)
guardians,
Auntie (Che Puteh) and Cousin (Tunku Nurul Ashiken)
and my loving wife
(Farawahida)**



Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfillment of the requirement for the degree of Master of Science

DEVELOPMENT OF TEST PROCEDURE FOR CMOS OPERATIONAL AMPLIFIER APPLICATION CIRCUITS

By

IZHAL BIN ABDUL HALIN

January 2002

Chairman : Dr. Bambang Sunaryo Suparjo

Faculty : Engineering

The integrated circuit (IC) is an ultra-small and fragile electrical system. A chip is basically an IC placed in a protective black plastic casing. The only contact the outside world has with the IC is through the chips input-output and power supply pins. ICs are also prone to damage and to locate damages inside a chip requires special probing techniques. These techniques are incorporated from the beginning of the design stage of a chip. Design for Testability (DFT) is a method applied to the design stage of chips such that electrical testing of the chips at the end of the production stage is greatly simplified.

For a chip manufacturer, DFT helps cut production cost by shortening the time to test finished chips which eventually decreases the time to market the chip. Built-In Self Test (BIST) chips, an outcome of DFT, are ICs designed with extended circuitry dedicated to test its electrical behavior which eventually could inform a manufacturer where damage has occurred. The testing circuitry inside a BIST chip is complimented by a test pattern, which is a special signal that executes the actual testing. The main objective of this study is to develop a test procedure to test CMOS



Operational Amplifier (Op-Amp) application circuits. The focus in the development of the testing procedure is to find a suitable test pattern.

The study conducted results in the success of developing the said test procedure. The development of the test procedure is aided by a powerful computer software from Tanner Research Inc. called Tanner Tools. It is used for circuit simulation and development of a mask layout for an Op-Amp. The major findings of this thesis is that a faulty Op-Amp application circuit behaves differently from a faultless Op-Amp application circuit. From this finding a test pattern can be derived by comparing between faulty and faultless Op-Amp application circuit behavior through simulation. The only disadvantage of the test pattern is that it could only detect damages in the Op-Amp if the damages occurs only one at any given time. Thus it can be argued that in relation to DFT for an Op-Amp application circuit, it is not impossible for damages to be pin-pointed using the developed procedure.



Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk ijazah Sarjana Sains

**PEMBANGUNAN TATACARA PENGUJIAN UNTUK LITAR APLIKASI
PENGUAT PENGENDALIAN CMOS**

Oleh

IZHAL BIN ABDUL HALIN

Januari 2002

Pengerusi : Dr. Bambang Sunaryo Suparjo

Fakulti : Kejuruteraan

Litar bersepadu adalah sebuah sistem elektrik yang sangat kecil dan rapuh. Litar bersepadu yang diletakkan dalam sebuah bekas plastik hitam untuk tujuan perlindungan dikenali sebagai sebuah cip. Hubungan antara litar bersepadu dan dunia luar adalah hanya melalui pin-pin masukan-keluaran dan pin-pin kuasa cip tersebut. Litar bersepadu juga boleh rosak dan teknik pengujian khas adalah perlu untuk mengenalpasti kerosakan tersebut. Teknik pengujian ini dilaksanakan dari permulaan pembikinan sesebuah cip iaitu pada peringkat rekabentuk. Rekabentuk Untuk Pengujian (DFT) adalah sebuah teknik yang diterapkan ke dalam proses merekabentuk sesebuah cip agar ujian elektrik yang dijalankan ke atas cip tersebut pada akhir proses pengeluaran dapat dipermudahkan.

DFT dapat membantu pengeluar cip mengurangkan kos produksi dengan memendekkan masa pengujian cip-cip yang siap, seraya itu mengurangkan masa untuk penjualan cip-cip tersebut. Cip-cip dengan kebolehan “Built-In Self Test” (BIST) adalah hasil penemuan teknik DFT dimana sesebuah cip BIST dibuat dengan litar tambahan yang dikhaskan untuk tujuan menguji tindakbalas elektrik cip

tersebut supaya pengeluar dapat mengesan lokasi ~~sebuah~~ kerosakan dalam cip keularan mereka. Litar pengujian dalam cip BIST disekalikan dengan sebuah corak pengujian iaitu suatu isyarat khas yang menjalankan kerja-kerja pengujian. Tujuan utama kajian ini adalah untuk merekabentuk sebuah prosedur untuk menguji litar aplikasi penguat pengendalian CMOS. Untuk tujuan tersebut, kajian ini mengkhusus untuk mencari sebuah corak pengujian yang sesuai bagi litar tersebut.

Pada akhir kajian ini, sebuah tatacara pengujian berjaya direkabentuk. Proses merekabentuk tatacara pengujian ini dibantu dengan penggunaan sebuah perisian komputer dari Tanner Inc. iaitu Tanner Tools. Ianya digunakan bagi tujuan simulasi litar dan untuk melukis gambarajah topeng bentangan sebuah litar penguat pengendalian. Penemuan utama kajian ini menunjukkan bahawa sebuah litar penguat pengendalian yang rosak bertindak luar biasa dari yang tidak rosak. Oleh itu dengan membuat perbandingan tindakbalas elektrik melalui simulasi komputer antara litar yang rosak dan tidak rosak, sebuah corak pengujian dapat direkabentuk. Kelemahan corak pengujian yang direkabentuk adalah ianya hanya dapat menunjukkan tempat kerosakan jika hanya satu kerosakan berlaku pada sesuatu masa. Namun begitu, boleh dikatakan bahawa merujuk kepada DFT untuk litar aplikasi penguat pengendalian, ianya tidak mustahil untuk mengesan kerosakan dengan menggunakan tatacara pengujian yang dihasilkan oleh kajian ini.



ACKNOWLEDGEMENTS

'Alhamdulillah', I thank the All-mighty and All-knowing for giving me the health, knowledge and opportunity to study and understand just a fraction from a sea of knowledge of what He already knows and hopefully what has been gained from this study by His permission will lead to better things in the future.

I would like to express my utmost gratitude to my project supervisor, Dr. Bambang Sunaryo Suparjo and my supervisory committee, Mr. Rahman Wagiran and Mr. Wan Zuha Wan Hassan which are all from the Microelectronics Group of The Department of Electrical and Electronic Engineering of Universiti Putra Malaysia (UPM). Their knowledge and invaluable guidance throughout the study have assisted me in making this thesis possible. A special thanks goes to Dr. Roslina Sidek, whom had opened my eyes to the invisible realm of Integrated Circuit Fabrication. Knowledge passed on from her to me, makes the essence of what this thesis is about. Not forgetting the staff of the Electrical and Electronics Department and the Faculty of Engineering in UPM who have directly and indirectly contributed ideas for this thesis.

Last but not least, a sincere thanks to my parents, brother and sister, wife, guardians, friends and loved ones, who have supported me with their undying love and wisdom. Without their existence, I surely would have no means to achieve what I have today.




I certify that an Examination Committee met on 21st January 2002 to conduct the final examination of Izhal bin Abdul Halin on his Master thesis entitled “Development of Test Procedure for CMOS Operational Amplifier Application Circuits” in accordance of Universiti Pertanian Malaysia (Higher Degree) Act 1980 and Universiti Pertanian Malaysia (Higher Degree) Regulations 1981. The Committee recommends that the candidate be awarded the relevant degree. Members of the Examination Committee are as follows:

Roslina Sidek, Ph.D.
Faculty of Engineering
Universiti Putra Malaysia
(Chairperson)

Bambang Sunaryo Suparjo, Ph.D.
Faculty of Engineering
Universiti Putra Malaysia.
(Member)

Rahman Wagiran, M.Sc.
Faculty of Engineering
Universiti Putra Malaysia.
(Member)

Wan Zuha Wan Hasan, M.Sc.
Faculty of Engineering
Universiti Putra Malaysia.
(Member)



SHAMSER MOHAMAD RAMADILI, Ph.D.
Professor/Deputy Dean
School of Graduate Studies
Universiti Putra Malaysia

Date: 12 MAR 2002

This thesis submitted to the Senate of Universiti Putra Malaysia has been accepted as fulfillment of requirement for the degree Master of Science.




AINI IDERIS, Ph.D.
Professor/Dean
School of Graduate Studies
Universiti Putra Malaysia

Date: **09** MAY 2002

DECLARATION

I hereby declare that the thesis is based on my original work except for quotations and citations, which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at UPM or other institutions.



IZHAL BIN ABDUL HALIN
Date: 14 MARCH 2002

TABLE OF CONTENTS

	Page
DEDICATION	ii
ABSTRACT	iii
ABSTRAK	v
ACKNOWLEDGEMENTS	vii
APPROVAL SHEETS	viii
TABLE OF CONTENTS	xi
LIST OF TABLES	xv
LIST OF FIGURES	xvi
LIST OF ABBREVIATIONS	xix
 CHAPTER	
1 INTRODUCTION	1
1.1 Integrated Circuits and Testing	2
1.2 The Origins of and Advancement in Integrated Circuit Testing	4
1.3 Accuracy and Sensitivity in Integrated Circuit Testing	5
1.4 Design for Testability and the Reduction of Time to Market	6
1.5 Objectives of the Study	7
1.6 Organization of the Thesis	9
 2 LITERATURE REVIEW	 11
2.1 Solid State Transistor Birth	12
2.1.1 Modernization of the Transistor and Development of the Integrated Circuit	14
2.1.2 CMOS Technology Origin	15
2.1.3 The Modern Integrated Circuit Fabrication and Chip Manufacturing Process in General	16
2.2 Defect, Damage, Faults and Failure in Integrated Circuits	19
2.2.1 Failure Mechanisms in CMOS Integrated Circuits	20
2.2.2 Integrated Circuit Testing	23
2.2.2.1 I_{ddq} Testing	24
2.2.2.2 QuiC-Mon	25
2.3 Computer Aided Design Tool: Tanner Tools	25
2.4 CMOS Two Stage Operational Amplifiers	27
2.4.1 Characterization of an Ideal Op-Amp	28
2.4.2 Characterization of a Non-Ideal Op-Amp	30
2.4.3 Two Stage CMOS Operational Amplifier Circuit Topology	31
2.4.4 Various Op-Amp Application Circuits	32
2.4.4.1 The Inverting Amplifier	33
2.4.4.2 The Inverting Summing Amplifier	34
2.4.4.3 The Difference Amplifier	36
2.5 Conclusion	37



3	METHODOLOGY	39
3.1	Design of a Two-Stage CMOS Operational Amplifier Based on Standard Specifications	40
3.1.1	Calculating Transistor Ratio using the Biasing Current Method	41
3.2	Circuit Schematic Drawing in S-Edit and Mask Layout Drawing in L-Edit	43
3.3	Schematic and Layout Extraction using T-Spice	44
3.3.1	Design Verification using Computer Circuit Simulation	44
3.3.1.1	Open Loop Gain, Gain Bandwidth and Phase Margin Simulation Commands	45
3.3.1.2	Biasing Current and Input Offset Voltage Simulation Commands	45
3.3.1.3	Transfer Curve Plot Simulation Commands	46
3.4	Selecting an Optimized Operational Amplifier Design	46
3.5	Operational Amplifier Application Circuit Simulation	47
3.5.1	Inverting Amplifier Schematic Simulation	48
3.5.2	Inverting Summing Amplifier Circuit Simulation	49
3.5.3	Difference Amplifier Circuit Simulation	51
3.6	Selecting an Operational Amplifier Application Circuit for Testing	52
3.7	High Probability Fault Occurring Locations in the Operational Amplifier Layout	52
3.8	Fault Modeling for Simulation Purposes and Simulation Commands	54
3.9	Bridging and Open Fault Simulation Using the Inverting Amplifier	55
3.10	Obtaining Test Patterns	59
4	RESULTS AND DISCUSSION	61
4.1	Operational Amplifier Design Results using the Biasing Current Method	62
4.2	Results on Circuit Schematic Drawing in S-Edit and Mask Layout Drawing in L-Edit	63
4.3	Schematic and Layout Extraction using T-Spice Results	64
4.3.1	Design Verification using Computer Circuit Simulation Results	65
4.3.1.1	Open Loop Gain, Gain Bandwidth and Phase Margin Simulation Results for All Schematic and Layout Net- Lists	65
4.3.1.2	Biasing Current and Input Offset Voltage Simulation Results for All Schematic and Layout Net-Lists	67
4.3.1.3	Transfer Curve Plot Simulation Results for All Schematic and Layout Net-Lists	69
4.4	Selection of an Optimized Operational Amplifier Design	70
4.5	Operational Amplifier Application Circuit Simulation Results	72



4.5.1	Inverting Amplifier Simulation Results	73
4.5.2	Inverting Summing Amplifier Simulation Results	74
4.5.3	Difference Amplifier Simulation Results	76
4.6	Selecting an Operational Amplifier Application Circuit for Testing	77
4.7	Identification of High Probability Fault Occurring Locations in the Operational Amplifier Layout	77
4.8	Fault Models for Computer Simulation and Simulation Commands Results	78
4.9	Bridging and Open Fault Simulation Results using the Inverting Amplifier	78
4.9.1	Fault Free Inverting Amplifier Simulation Results	79
4.9.2	Faulty Inverting Amplifier Simulation Results	79
4.9.3	Comparison Between Fault Free and Faulty Transfer Curve to Generate a Test Pattern	81
5	CONCLUSION AND FUTURE DEVELOPMENT	84
5.1	Development of a Test Procedure for a CMOS Operational Amplifier Based on the Inverting Amplifier	85
5.1.1	Design of Op-Amp According to Specifications	86
5.1.2	Design Verification & Optimization through Schematic Computer Simulation	86
5.1.3	Development of Op-Amp Mask Layout and Layout Computer Simulation	86
5.1.4	Study of Layout for High Probability Fault Occurring Locations	87
5.1.5	Obtaining Control Data through Computer Simulation of Op-Amp Application Circuit	87
5.1.6	Test Pattern Generation through Schematic Computer Simulation of Faulty Op-Amp in its Application Circuit	87
5.2	Future Developments	88
5.3	Contribution to Microelectronic Circuit Testing	89
	BIBLIOGRAPGY	90
	APPENDICES	
A	Transistor Model File: ml_20.md	92
B	design 1.sp	93
C	design 2.sp	95
D	design 1.spc	97
E	design 2.spc	100
F	inverting amp test.sp	102
G	summing amp test.sp	103
H	difference amp test.sp	104
I	Schematic of Bridging Fault at A and A.sp	105
J	Schematic of Bridging Fault at B and B.sp	107
K	Schematic of Bridging Fault at C and C.sp	109
L	Schematic of Bridging Fault at D and D.sp	111



M	Schematic of Bridging Fault at E and E.sp	113
N	Schematic of Open Fault at 1 and 1.sp	115
O	Schematic of Open Fault at 2 and 2.sp	117
P	Schematic of Open Fault at 3 and 3.sp	119
Q	Schematic of Open Fault at 4 and 4.sp	121
R	Schematic of Open Fault at 5 and 5.sp	123
S	Schematic of Open Fault at 6 and 6.sp	125
BIODATA OF THE AUTHOR		127



LIST OF TABLES

Table		Page
1	Integrated Circuit Integration Scale	15
2	Typical CMOS Op Amp Specifications	31
3	List of Schematic Entry Files (S-Edit Files) and its Extracted Net-List (T-Spice Files) for Bridging Fault Simulation	49
4	List of Schematic Entry Files (S-Edit Files) and its Extracted Net-List (T-Spice Files) for Open Fault Simulation	58
5	Actual W/L Ratio and Capacitance for Op-Amp Simulation	62
6	Comparison Between the Designed Op-Amp Specifications and Ideal Op- Amp Specifications	70
7	Faults Detected by Transfer Curve and Corresponding Test Parameters	82
8	Faults Detected by I_{ddq} vs. V_{in} Curve and Corresponding Test Parameters	82
9	Fault 4 Test Parameters	88



LIST OF FIGURES

Figure		Page
1	The First Solid-State Transistor	13
2	Kilby's Integrated Circuit	14
3	A Complete Fabricated Wafer	18
4	Final Steps in Chip Manufacturing	18
5	Schematic of a CMOS Inverter	24
6	Tanner EDA File Flow	27
7	Operational Amplifier Symbol	28
8	Representation of a Non-Ideal Op Amp	30
9	Two Stage CMOS Operational Amplifier Schematic	31
10	The Inverting Amplifier	33
11	The Inverting Summing Amplifier	35
12	The Difference Amplifier	36
13	Two Stage CMOS Operational Amplifier Schematic for simulation	40
14	Inverting Amplifier Schematic	48
15	Inverting Summing Amplifier Schematic	49
16	Difference Amplifier Schematic	51
17	Bridging Fault Locations	53
18	Open Fault Locations	54
19	Layout of Bridging Fault Locations and Schematic of Bridging Fault	55
20	Fault Model of Bridging Fault at Location A	57



21	Layout of Open Fault Locations and Schematic of Open Fault Models	57
22	Fault Model of Open Fault at Location 1	59
23	Schematic of Op-Amp in 'design1.sp' and 'design2.sp'	63
24	Layout of Design 2	64
25	Amplitude and Phase Response of Design 1	65
26	Amplitude and Phase Response of Design 2	66
27	Input Offset Voltage of Design 1	67
28	Bias Current of Design 1	67
29	Input Offset Voltage of Design 2	68
30	Bias Current of Design 2	68
31	Transfer Curve of Design 1	69
32	Transfer Curve of Design 2	69
33	Layout of Design 1 and Design 2 (not to scale)	71
34	Transfer Curve of the Inverting Amplifier	73
35	Amplitude and Phase Response of the Inverting Amplifier	73
36	Transfer Curve of the Inverting Summing Amplifier	74
37	Amplitude and Phase Response of the Inverting Summing Amplifier	75
38	Transfer Curve of the Difference Amplifier	76
39	Amplitude and Phase Response of the Difference Amplifier	76
40	Schematic for Fault Free Inverting Amplifier	79
41	Transfer Curves of a Faulty and Fault Free Inverting Amplifier ...	80
42	Transfer Curves of Faults 1,2,3 and 4	80
43	I_{ddq} vs. V_{in} Curves of Faults B,D,6 and Fault Free Inverting Amplifier	81



44	Flow Chart explaining the Development of a Test Procedure for Op-Amps Based on its Application Circuits	85
----	---	----



LIST OF ABBREVIATIONS

1	Open Fault at Location 1
2	Open Fault at Location 2
3	Open Fault at Location 3
4	Open Fault at Location 4
5	Open Fault at Location 5
6	Open Fault at Location 6
A	Bridging Fault at Location A
A_v	Voltage Gain
B	Bridging Fault at Location B
BIST	Built-In-Self-Test
C	Bridging Fault at Location C
C_c	Feedback Capacitor
Cl^-	Chlorine Mobile Ion with Negative Charge
CMOS	Combinational Metal Oxide Semiconductor
CMRR	Common Mode Rejection Ratio
D	Bridging Fault at Location D
dB	Decibel
E	Bridging Fault at Location E
G_m	Transconductance
Hz	Hertz
I_a	Current at Branch A
I_{bias}	Biasing Current
IC	Integrated Circuit
I_d	Drain Current



I_{ddq}	Quiescent Power Supply Current
IEEE	Institute of Electrical and Electronic Engineers
I_f	Feedback Current
K^+	Kalium Mobile Ion with Positive Charge
L-Edit	Layout Editor
LVS	Layout vs. Schematic
MHz	Mega Hertz
MOS	Metal Oxide Semiconductor
ms	Millisecond
MSI	Medium Scale Integration
mV	Millivolt
Na^+	Natrium Mobile Ion with Positive Charge
NMOS	N-type MOS
Op Amp	Operational Amplifier
PCB	Printed Circuit Board
PMOS	P-type MOS
R	Resistance
R_b	Input Resistance b
R_{dd}	Vdd Current Sensing Resistor
R_f	Feedback Resistor
R_{id}	Op Amp Input Resistance
R_o	Op Amp Output Resistance
R_{out}	Output Resistor
R_s	Source Resistor
R_{ss}	Vss Current Sensing Resistor

S-Edit	Schematic Editor
SSI	Small Scale Integration
T-Spice	Tanner Spice
μF	Micro Farad
ULSI	Ultra Large Scale Integration
USA	United States of America
V	Volt, Node Voltage
V ⁻	Op Amp Inverting Input
V ⁺	Op Amp Non-Inverting Input
V _b	Input Voltage b
V _{dd}	Positive Power Supply
V _{GS}	Gate-Source Voltage
VLSI	Very Large Scale Integration
V _n	Op Amp Negative Input
V _{off}	Offset Voltage
V _p	Op Amp Positive Input
V _{ss}	Negative Power Supply
V _{th}	Threshold Voltage
W-Edit	Wave Form Editor
Ω	Ohm
μs	Microsecond
(W/L)	Transistor Width to Length Ratio



CHAPTER 1

INTRODUCTION

The microchip, an ultra-small and fragile electrical system is prone to damage either during the fabrication process or during the operation of the device itself. In microchip production, the final products are all identical because a master mold is used for production. This also implies that there is a large possibility that defects of all the products are also the same in nature. If the cause and location of damage in a microchip is identified before mass production, it could be prevented.

Unlike in Digital Testing, Analog Testing is still new and needs to be developed. Although the testing methodology used in both digital and analog chips are almost alike, analog chips give more subjective test results. This is due to the nature of analog chips that have continuous flow of input-output signal levels. Digital chips on the other hand have only two input-output signal levels, which are logically true or false.

Thus in analog chip testing, the test parameters are continuous signal levels of the inputs and outputs. By careful analysis of these parameters, proper testing sequence could be devised in order to systematically test analog chips. At the end of this thesis, the reader would be guided through the steps taken to produce a flow of stages required to test a Two Stage CMOS Operational Amplifier (Op-Amp) which is a very popular device used in chips today.



1.1 Integrated Circuit and Testing

An Integrated Circuit (IC) is an ultra-small circuit that is built on a piece of semiconducting substrate. It is very fragile thus concealed inside a special plastic package for protection. Concealed in this special package it is commonly known as a chip. In a chip, the only contact the IC has with the outside world is through the chips power supply pins and interface pins (input-output pins).

The IC in a chip is also prone to damage, which occur either during the fabrication process of the IC or during operation of the chip. The damages or better known as faults will cause chips to behave abnormally. They alter chips transfer characteristics, which results in the unpredictability of output. Fortunately this fact could be used to identify where faults had occurred. To run these tests, special test equipment are used to generate test patterns and analyze tests results.

Modern day chip come with the ability to diagnose itself through a special system built into the chip. This special system could be activated whenever a chip has to be diagnosed. Once activated, the system will run tests designed especially for its host. Results from the test are obtained at the output pin(s) of the chip tested upon or known also as the Device Under Test (DUT). A chip with this special ability is known as Built-In-Self-Test (BIST) chips. The system dedicated for testing in a BIST chip is an extended circuitry designed into an IC. BIST chips could be tested without using expensive test equipment, but at what cost?