

# **UNIVERSITI PUTRA MALAYSIA**

# BITWISE-BASED ROUTING ALGORITHMS IN OPTICAL MULTISTAGE INTERCONNECTION NETWORKS

**FARZANEH ABED.** 

**FSKTM 2007 6** 



# BITWISE-BASED ROUTING ALGORITHMS IN OPTICAL MULTISTAGE INTERCONNECTION NETWORKS

By

**FARZANEH ABED** 

Thesis Submitted to the School of Graduate Studies, Universiti Putra Malaysia, in Fulfilment of the Requirement for the Degree of Master of Science

**April 2007** 



To

My Beloved Father and Mother, My Brothers and Sisters



Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfilment of the requirement for the degree of Master of Science

BITWISE-BASED ROUTING ALGORITHMS IN OPTICAL MULTISTAGE INTERCONNECTION NETWORKS

By

FARZANEH ABED

April 2007

Chairman: Associate Professor Mohamed Othman, PhD

Faculty:

Computer Science and Information Technology

Recent advances in electro-optic technologies have made optical communication a promising networking alternative to meet the ever increasing demands of high-

performance computing communication applications for high channel bandwidth,

low communication latency and parallel processing as well. Optical Multistage

Interconnection Network (OMIN) is very popular in switching and communication

among other types of interconnection networks.

A major problem in OMIN is crosstalk, which is caused by coupling two signals

within a switching element. Crosstalk problem in a switch is the most prominent

factor which reduces the signal-to-noise ratio and restricts the size of network. To

avoid crosstalk in OMINs many algorithms have been proposed by many researchers

such as the Four Heuristic, Simulated Annealing, Genetic, Remove Last Passes and

Zero Algorithms. Under the constraint of avoiding crosstalk, the interests of these

algorithms are to find a permutation that uses a minimum number of passes and minimum execution time.

Accordingly the objective of this research is to optimize and improve the current algorithms in terms of number of passes and execution time. To achieve such goal, this research follows three approaches. In the first, the Improved Zero algorithm is proposed to solve the problem and secondly, the Bitwise Improved Zero algorithm is developed. Finally Four Heuristic and Difference Increasing and Decreasing routing algorithms based on bitwise operation are established.

The results of this study show that Bitwise Improved Zero algorithms reduce the execution time nearly seven times. This reduction is very considerable because the execution time of routing algorithms is very important to route the messages in the networks. Moreover Improved Zero algorithm was shown to be more accurate and efficient compared to other algorithms in terms of the average number of passes and execution time. Furthermore by converting Four Heuristic and Difference Increasing and Decreasing routing algorithms to bitwise algorithms the execution time was improved significantly.



PERPUSTAKAAN SULTAN ABDUL SAMAD UNIVERSITI PUTRA MALAYSIA

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai memenuhi keperluan untuk jiazah Master Sains

ALGORITMA PENGHALAAN BERASASKAN BIT DALAM RANGKAIAN SALING SAMBUNG BERBILANG PERINGKAT OPTIK

Oleh

FARZANEH ABED

April 2007

Pengerusi: Profesor Madya Mohamed Othman, PhD

Fakulti:

Sains Komputer dan Teknologi Maklumat

Perkembangan terbaru dalam teknologi elektro-optik telah menjadikan komunikasi

optik sebagai satu alternatif perangkaian yang menjanjikan permintaan yang sentiasa

bertambah terhadap aplikasi komunikasi pengkomputeran prestasi tinggi dipenuhi

bagi lebar jalur saluran tinggi, kependaman komunikasi rendah dan juga

pemprosesan selari. Rangkaian Antarasambungan Berbilang Peringkat Optikal

(OMIN) adalah sangat popular di antara jenis-jenis rangkaian antarasambungan yang

lain dalam pensuisan dan komunikasi.

Satu masalah utama dalam OMIN adalah crosstalk, yang disebabkan oleh

penggandingan dua isyarat dalam sesuatu elemen pensuisan. Masalah crosstalk

dalam suis merupakan faktor terulung yang mengurangkan nisbah isyarat-ke-bunyi

dan mengehadkan saiz rangkaian. Bagi mengelakkan crosstalk dalam OMIN, banyak

algoritma telah dicadangkan oleh ramai penyelidik seperti Heuristik Empat, Penyepuhlindapan Tersimulasi, Genetik, Singkir Laluan Terakhir dan Algoritma Sifar. Dengan kekangan untuk mengelakkan *crosstalk*, minat terhadap algoritma-algoritma ini adalah untuk mencari suatu permutasi yang menggunakan bilangan laluan dan masa pelaksanaan yang minimum.

Objektif penyelidikan ini adalah untuk mengoptimakan dan memperbaiki algoritmaalgoritma yang sedia ada dari segi bilangan laluan dan masa pelaksanaan. Untuk
mencapai matlamat tersebut, penyelidikan ini menggunakan tiga pendekatan.
Pertama, mencadangkan "Improved Zero" algorithma untuk menyelesaikan masalah.
Kedua, membangunkan algorithma "Bitwise Improved Zero". Akhir sekali, algoritma
"Four Heuristic and Difference Increasing and Decreasing" yang berdasarkan kepada operasi bitwise dibangunkan.

Hasil penyelidikan ini menunjukkan algorithma "Bitwise Improved Zero" telah menguran masa perlaksanaan menghampiri tujuh kali. Pengurangan ini amat berpatutan kerana masa perlaksanaan bagi algorithma 'routing' adalah sangat penting dalam proses penghantaran maklumat dalam ranggkiaian. Tambahan pulu, algoritma "Improved Zero" telah dibukti lebih tepat dan berkesan berbanding algorithma lain dari segi purata bilangan laluan dan masa pelaksanaan. Selain itu dengan menukarkan algorithma "Four Heuristic and Difference Increasing and Decreasing" kepada algorithma bitwise, masa perlaksanaan dapat dipertingkatkan dengan berkesan.



### **ACKNOWLEDGEMENTS**

First and foremost I would like to express my deep gratefulness to my parent for providing me the opportunity to continue my master's program and financial support. And I'm grateful to my supervisor Associate Professor Dr. Mohamed Othman for his kind assistance, critical advice, encouragement and suggestions during the study and preparation of this thesis. Moreover, I appreciate his encouragement to provide the opportunity to attend several conferences. I truly appreciate the time he devoted in advising and showing me the proper directions to continue this research and for his openness, honesty and sincerity.

I would also like to express my gratitude to my co-supervisor Dr. Shamala Subramanian, to whom I'm grateful for her practical experience and knowledge that made an invaluable contribution to this thesis.

I also owe thanks to all of the people who were been willing to provide assistance and give advice. Last but not the least the deepest appreciation goes to my very close friend Hossein for his contentious support and encouragement. Another thank you goes to Ms. YM Tengku Dian Shahida Raja Mohd. Auzar for the translation of my abstract into Malay language.



I certify that an Examination Committee has met on 30 April 2007 to conduct the final examination of Farzaneh Abed on her Master of Science thesis entitled "Bitwise-Based Routing Algorithms in Optical Multistage Interconnection Networks" in accordance with Universiti Pertanian Malaysia (Higher Degree) Act 1980 and Universiti Pertanian Malaysia (Higher Degree) Regulations 1981. The Committee recommends that the candidate be awarded the relevant degree. Members of the Examination Committee are as follows:

## Hamidah Ibrahim, PhD

Associate Professor Faculty of Computer Science and Information Technology Universiti Putra Malaysia (Chairman)

## Ali bin Mamat, PhD

Associate Professor Faculty of Computer Science and Information Technology Universiti Putra Malaysia (Internal Examiner)

## Muhamad Khazani Abdullah, PhD

Associate Professor Faculty of Computer Science and Information Technology Universiti Putra Malaysia (Internal Examiner)

#### Rosni Abdullah, PhD

Associate Professor School of Computer Science Universiti Sains Malaysia (External Examiner)

HASANAH MOHD. GHAZALI, PhD

Professor/Deputy Dean School of Graduate Studies Universiti Putra Malaysia

Date: 21 JUNE 2007



This thesis submitted to the Senate of Universiti Putra Malaysia and has been accepted as fulfilment of the requirement for the degree of Master of Science. Members of the Supervisory Committee are as follows:

## Mohamed Othman, PhD

Associate Professor Faculty of Computer Science and Information Technology Universiti Putra Malaysia (Chairman)

## Shamala Subramanian, PhD

Lecturer
Faculty of Computer Science and Information Technology
Universiti Putra Malaysia
(Member)

AINI IDERIS, PhD

Professor/Dean School of Graduate Studies Universiti Putra Malaysia

Date: 17 July 2007



## **DECLARATION**

I hereby declare that the thesis is based on my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at UPM or other institutions.

Farzaneh Abed

Date: 20 June 2007



# TABLE OF CONTENTS

		Page
ABSTI	RACT	iii
<b>ABSTI</b>	ABSTRAK	
<b>ACKN</b>	ACKNOWLEDGEMENTS APPROVAL DECLARATION	
<b>APPR</b> (		
LIST (	OF TABLES	xiii
	OF FIGURES	xv
LIST (	OF ABBREVIATIONS	xviii
CHAP'	TER	
1 INT	RODUCTION	1
1.1	Background	1
1.2	Problem Statement	3 4
1.3	Research Objectives	4
1.4	Research Scope	5
1.5	Research Contributions	5
1.6	Thesis Organization	6
2 LITI	ERATURE REVIEW	
2.1	Interconnection Network	9
	2.1.1 Classification of Interconnection Networks	10
	2.1.2 Implementation of Interconnection Networks	12
2.2	Multistage Interconnection Networks (MINs)	13
	2.2.1 Unidirectional and Bidirectional MINs	16
	2.2.2 Blocking, Non-blocking, and Re-arrangeable MINs	18
2.3	Optical Multistage Interconnection Networks (OMINs)	19
2.4	Routing in Omega Network	21
	2.4.1 Shuffle- Exchange Connections	23
	2.4.2 Approach to Avoid Crosstalk	25
2.5	Self-Routable Network	30
2.6	Related Works	32
	2.6.1 Window Method (WM)	32
	2.6.2 Four Heuristic Routing Algorithms	36
	2.6.3 Genetic Algorithm (GA)	37
	2.6.4 Simulated Annealing Algorithm (SA)	37
	2.6.5 Remove Last Passes Algorithm (RLP)	39
2.7	Comparison of the Previous Routing Algorithms	43
2.8	Summary	45
3 RES	EARCH METHODOLOGY	
3.1	General Description of Research Methodology	46
	3.1.1 Source and Destination Address Generation	48
	3.1.2 Combination Matrix	48
	3.1.3 Window Method (WM)	49



	3.2	Standard, Improved and Bitwise Zero Algorithm	51
		3.2.1 Zero Algorithms	53
		3.2.2 Improved Zero Algorithms (IZ)	53
		3.2.3 Bitwise Improved Zero Algorithms (BIZ)	55
	3.3	Bitwise Four Heuristic Routing Algorithms	55
	3.4	Computer Resources	55
	3.5	Performance Evaluation Parameters	56
		3.5.1 Execution Time	57
		3.5.2 Average Number of Passes	57
	3.6	Summary	57
4	IMPRO	OVED AND BITWISE ZERO ROUTING ALGORITHMS	
	4.1	Introduction	58
	4.2	Zero Algorithms	58
		4.2.1 Types of Zero Algorithms	60
		4.2.2 Zero Functions	64
	4.3	Improved Zero Algorithms	65
		4.3.1 Improved Zero Algorithm Functions	67
		4.3.2 Case Study in IZ_Y Algorithm	69
		4.3.3 Case Study for Unique Case in IZ_Y	73
	4.4	General Description of Bitwise Operations	76
	4.5	Bitwise IZ Algorithms	77
		4.5.1 Case Study for BIZ_X	81
		4.5.2 Case Study for BIZ_XY	85
	4.6	Bitwise Routing Algorithms	87
	4.7	Bitwise Four Heuristic Algorithms	90
		4.7.1 Bitwise Sequential Increasing and Decreasing Algorithm	90
		4.7.2 Bitwise Degree Ascending and Descending Algorithms	92
	4.8	Bitwise Difference Increasing and Decreasing Algorithms	94
	4.9	Comparison Results and Discussions BIZ	95
	4.10	Experimental Results for Bitwise Routing Algorithms	99
	4.11	Summary	101
5	CONC	LUSION AND FUTURE WORKS	
	5.1	Conclusions	103
	5.2	Future Works	104
В	IBLIO	GRAPHY	106
A	APPENDICES		110
B	IODAT	A OF THE AUTHOR	114
L	LIST OF PUBLICATIONS		



# LIST OF TABLES

Table		Page
2.1:	General Steps of Zero Algorithms	42
2.2:	The Average Number of Passes in Different Network Sizes	44
2.3:	Execution Time in Different Network Size	44
3.1:	Permutation of Source and Destination Address in ON	51
3.2:	Conflict Matrix for Permutation in Table 3.1	51
4.1:	General Steps of IZ Algorithm	67
4.2:	Shuffle Exchange in ON	69
4.3:	The Conflict Matrix for 8*8 ON	70
4.4:	First step of IZ_Y algorithm	71
4.5:	The Output after removing the first group $G_I$	72
4.6:	Shuffle Exchange in ON	73
4.7:	The Conflict Matrix for Unique Case IZ_Y Alg	74
4.8:	The First Step of IZ_Y	74
4.9:	Output of first step in IZ_Y	75
4.10:	Source and Destination Address	81
4.11:	Bitwise Conflict Matrix	82
4.12:	Output of First Step BIZ_X	84
4.13:	Simplified Output of first step BIZ_X	85
4.14:	Shuffle Exchange in ON	85
4.15:	Conflict Matrix for Table 5.14	86
4.16:	Execution time for BIZ and other algorithms	96
4.17:	Maximum reduced time by BIZ algorithm	97



4.18:	Average Number of Passes of BIZ and Other Algorithms	98
4.19:	Execution Time of Bitwise Routing Algorithms	99
4.20:	Average Number of Passes for Bitwise Routing Algorithms	101



# LIST OF FIGURES

Figure		Page
2.1:	Classification of Interconnection Network (Tiehong, 2004)	11
2.2:	Common Static Network Topology (Gita et al., 2003)	12
2.3:	Multistage Interconnection Network(Gita, 2001)	14
2.4:	2*2 Crossbars and Exchange Element (Gita, et al., 2003)	15
2.5:	(a) Baseline, (b) Omega, (c) Butterfly and (d) Cube Network	16
2.6:	Lithium Niobate 2*2 Switch (Yang, et al., 2000)	20
2.7:	ON for <i>N</i> =16 and <i>S</i> =4	21
2.8:	Six Function of Switching Box	22
2.9:	Creating an 8-ON with Two 4-ON	23
2.10:	Shuffle- Exchange in Omega Networks	25
2.11:	Crosstalk in an Electro-Optical SE (Pan et al., 1999)	26
2.12:	Two Passes to Perform a Permutation in 8 * 8 ON	28
2.13:	Space Domain for Dilated Benes Network	29
2.14:	Path Selected by Tag-based Routing in 8*8 ON	31
2.15:	Source and Destination Address	33
2.16:	Optical Window 0 (w <sub>0</sub> )	33
2.17:	Optical Window 1 (W <sub>1</sub> )	34
2.18:	Optical Window 2 (w <sub>2</sub> )	34
2.19:	Window Method Flowchart	35
2.20:	Pseudo Code of WM	35
2.21:	Regular Structures after Annealing	38
2.22:	How to Reach Low Energy State	38



2.23:	(a) Permutation (b) Routing the Permutation in 16*16 ON	41
2.24:	Pseudo Code of ZeroY Algorithm	43
3.1:	General Steps of Methodology	47
3.2:	Combination Matrix for 8*8 ON	48
3.3:	Optical Windows in 8*8 ON	49
3.4:	Steps of IZ, BIZ and Bitwise Routing Algorithms	52
3.5:	Flowchart of IZ Algorithms	54
4.1:	Flowchart of Zero Algorithm	59
4.2:	Zero X Flowchart	61
4.3:	Zero Y Flowchart	62
4.4:	Zero XY Flowchart	63
4.5:	Refine Function in Zero Algorithms	64
4.6:	Function of Unique Case in Zero Algorithms	64
4.7:	Flowchart of IZ Algorithm	66
4.8:	Refine Function IZ Algorithms	68
4.9:	Unique Case IZ Algorithms	69
4.10:	Conflict Graph of Two Colors Produced by IZ_Y Algorithm	72
4.11:	Graph of Two Colors Produced by IZ_Y Alg in Unique Case	75
4.12:	Bitwise Conflict Matrix	78
4.13:	Pseudo Code of BIZ Algorithms	79
4.14:	Technique of Finding the Intersections of Messages	80
4.15:	Intersection of Row 6 and 7 with Current Group	81
4.16:	Calculating the Summation of Table 5.11	82
4.17:	Finding the Intersection of Row 0 and 2 with Current Group	84
4 18·	Graph of Two Colors Produced by BIZ, XV Algorithm	86



4.19:	Routing Pass Matrix in Previous Routing Algorithms	88
4.20:	New Routing Matrix for 8*8 Network Size	89
4.21:	Execution Time of SeqInc and BSeqInc Algorithms	91
4.22:	Execution Time of SeqDec and BSeqDec Algorithms	91
4.23:	Permutation in 8*8 ON	92
4.24:	Conflict Graph	92
4.25:	Execution Time of DegAsc and BDegAsc Algorithms	93
4.26:	Execution Time of DegDesc and BDegDesc Algorithms	93
4.27:	Execution Time of BDifInc and DifInc Algorithms	94
4.28:	Execution Time of BDifDec and DifDec Algorithms	95
4.29:	Average Number of Passes after 10000 Executions	99
4.30:	Execution Time of Bitwise Routing Algorithms	100



## LIST OF ABBREVIATIONS

ATM Asynchronous Transfer Mode

BSeqInc Bitwise Sequential Increasing

BSeqDec Bitwise Sequential Decreasing

BDegAsc Bitwise Degree Ascending

BdegDsc Bitwise Degree Descending

BDifInc Bitwise Difference Increasing

BDifDec Bitwise Difference Decreasing

DegAsc Degree Ascending

DegDsc Degree Descending

Difference Increasing

DiffDec Difference Decreasing

DSB Dilated Slipped Banyan

GA Genetic Algorithm

BIZ Bitwise Improved Zero

BIZ XY Bitwise Improved ZeroXY

IZ Improved Zero

IZ\_X Improved ZeroX

IZ Y Improved ZeroY

IP Internet Protocol

MCN Maximal Conflict Number

MIN Multistage Interconnection Network

OMIN Optical Multistage Interconnection Network

ON Omega Network

OON Optical Omega Network



RLP Remove Last passes

SA Simulated Annealing

SE Switch Element

SeqInc Sequential Increasing

SeqDec Sequential Decreasing

WM Window Method

VLSI Very Large-Scale Integration



#### CHAPTER 1

#### INTRODUCTION

## 1.1 Background

Depending on the particular multiprocessor, the interconnection network may provide the means to communication between processors, or between processors and memories. A large number of different interconnection networks have been proposed (Siegel, 1985), and a variety of message routing strategies have been developed.

Multistage Interconnection Network (MINs) is popular in switching and communication applications (Varma, et al., 1994; Katangur, et al., 2002). MINs used as interconnection network in Gigabit Ethernet and Asynchronous Transfer Mode (ATM) switches. Such systems demand high performance of the network.

Because MINs require less switching elements compared to a crossbar switch, it is possible to create very large networks (e.g. 1024\*1024) at low costs. Thus, MINs are efficient implementation of packet switching networks. Areas of application for MINs lie in multiprocessor systems (Gheith, et al., 1996) or high-bandwidth communication networks. Internal buffering greatly increases the performance of MIN (Tutsch and Brenner, 2003).

MINs are comprised of several small-sized Switching Elements (SEs) that are arranged in stages. MINs consist of N input, N outputs and n stages that  $n=Log_2N$ .



Each stage is numbered from 0 to n-1 and has N/2 SEs. Each SE has two inputs and two outputs connected in a certain pattern.

As optical technology advances, there is considerable interest in using optical technology to implement interconnection networks and switches. Although electronic MINs and optical MINs have many similarities, there are some fundamental differences between them. The major problem in OMINs is the problem of crosstalk, which is caused by coupling two signals within a switching element. (Pan *et al.*, 1999; Katangur, *et al.*, 2000).

In order to transfer messages from source to a destination address in Omega Network (ON) without crosstalk, the message needs to be divided into several passes. The messages are transferred using one pass for each group. In each group, the paths of messages going through the network are crosstalk free. Thus, from the performance aspect, we plan to separate the messages without any conflicts with other messages in the same group as well as to reduce the total number of the group in the minimum execution time.

Many approaches have been proposed to avoid crosstalk in routing messages through an N\*N optical network by many researches. Optical Window Method (WM) was used to find conflicts among messages to be sent to the network in OMIN (Shen et al., 1999). Four Heuristic algorithms include: Sequential Increasing, Sequential Decreasing, Degree Ascending and Degree Descending are used to simulate the performance in a real time. The Degree Descending algorithm has the best performance between the four heuristic routing algorithms (Miao, 2000). Also



Genetic Algorithm (GA) (Chunyan, 2001), Simulated Annealing (SA) (Katangur *et al.*, 2002) and Remove Last Passes (RLP) (Tiehong Xiao, 2004) are used to improve the performance. Finally, Zero is proposed to optimize the solution (Mohamed *et al.*, 2005). Zero is the latest method used to route the messages in OMIN.

#### 1.2 Problem Statement

By reason of the difference in speeds of the electronic and optical switching elements and the nature of optical signals, OMINs also keep their own challenges. Although having several advantages in switching elements, OMIN has some drawbacks as well. The main problem in OMIN is crosstalk. Crosstalk occurs when two signal channels interact with each other. There are two ways in optical paths can interact in a planar switching network. The channels carrying the signals could cross each other in order to catch a particular topology. Alternatively, two paths sharing a switch could experience some undesired coupling from one path to another within a switch. Hence, when signal passes many switches, the input signal will be warped at the output due to the loss and crosstalk is introduced on the path. Therefore, crosstalk is the most significant factor that reduces the signal-to-noise ratio and limits the size of the network. Luckily, crosstalk can be eliminated by ensuring that a switch is not used by two input signals simultaneously. Since each switch can only pass one signal at a given time, any permutation in an optical network require at least two input links on an input switch.

To avoid crosstalk many approaches have been proposed. One of them is time domain approach, which is to route the traffic through an N\*N optical network to



avoid coupling two signals within each other. Also many routing algorithms in time domain have been proposed to solve the crosstalk. However, most of the developed algorithms have high execution time which degrades the efficiency of the network. Moreover, some of the algorithms still need improvements to insure the consistency in various network sizes and combinations.

Therefore, Zero algorithms are improved to achieve accurate routing and minimum execution time in the network. Moreover, Bitwise Improved Zero and Bitwise Four Heuristic are developed to reduce the execution time. Bitwise Difference Increasing and Bitwise Difference Decreasing algorithms are also proposed in this thesis to optimize execution time of routing in ON.

## 1.3 Research Objectives

The main objective of this research is to develop routing algorithm to decrease the execution time. Details objectives are as follows:

- To improve Zero algorithms to achieve accurate routing.
- To propose Bitwise Improved Zero algorithms to lessen execution time.
- To improve Four Heuristic, Difference Increasing and Difference Decreasing routing algorithms to minimize the execution time based on bitwise operations.



## 1.4 Research Scope

In this research, we are interested in the network called Omega Network (ON), which has a shuffle-exchange connection pattern (Shen *et al.*, 2001). In order to connect the source address to the destination address in ON, the address is shifted one bit to the left circularly in each connection. As a comparison to other type of networks, ON is more efficient, convenient and also is very easy to implement. The number of stages is only  $Log_2N$  and it connects p processor to p memory; hence, the implementation cost is very low. The ON also allows data to be transferred from any source to any destination in a single pass across a unique path.

In this study, only one to one permutation routing is analyzed. Also, different network sizes for routing algorithms are studied to explore the results of different routing algorithms.

### 1.5 Research Contributions

Many routing algorithms have been proposed to route the messages without crosstalk in OMIN. Any algorithm with a fewer number of passes and execution time is an efficient algorithm in OMIN. The main contribution of this research is to develop routing algorithms with lower execution time. Keeping in mind that it is always best, to use the existing technology rather than reinventing the wheel.

Contributions can be summarized in detail as follows:

- Improving Zero algorithms to achieve accurate routing.
- Proposing Bitwise Improved Zero algorithm to reduce the execution time.

