# Single-Stage Power Factor Correction Converter Topologies for Low Power Off-Line Applications 

Edward Michael Lord

Thesis submitted for the degree of Doctor of Philosophy The University of Edinburgh

## Abstract

Since January 2001 it has been necessary for equipment connected to the low voltage public distribution network in Europe and Japan to comply with IEC 61000-3-2. The regulation IEC 61000-3-2 specifies the level of current that can be drawn for particular harmonics. Much equipment today is fitted with a Switch Mode Power Supply (SMPS) at its input to interface between the line voltage and internal low voltage electronics. This SMPS must not only convert the line voltage, but also ensure that the input current to the device meets the IEC regulations.

To meet these regulations two methods are normally used, passive filtering using a large filter inductor or a boost converter cascaded with the main DC/DC SMPS converter with isolation. To try and reduce component count, cost and increase efficiency many new singlestage Power Factor Correction (PFC) topologies have been proposed. In a single-stage topology the output voltage regulation and meeting IEC 61000-3-2 are combined into a single power stage. Unfortunately very little is known about the behaviour or performance of these single-stage topologies.

In this thesis two of the more promising single-stage topologies: the bi-forward and CS $S^{2}$ PFC converters are investigated further. A new topology using a low frequency switch (LFSPFC) is introduced. The topologies are analysed investigating input current shape and harmonic content, voltage variation on bulk capacitance and component stresses. Simulation in PSpice is used to confirm circuit operation.

Four 150W output power experimental circuits were built, bi-forward converter, CS S ${ }^{2}$ PFC converter, passive filtering cascaded with a forward converter and a boost pre-regulator cascaded with a forward converter. The converters operate from universal input voltage and have outputs at 5 V and 12 V . A 100 W test circuit was built for the LFSPFC operating from 230 V input voltage and with an output of 5 V .

Experimental results are presented showing circuit behaviour and performance of the biforward, CS S ${ }^{2}$ PFC and LFSPFC converters. The bi-forward and CS S ${ }^{2}$ PFC converters are compared to the passive filter and boost converter cascaded with a forward converter. It is demonstrated that neither of these single-stage topologies are at present a viable replacement for either present method, but the LFSPFC could be a lighter weight and less bulky alternative to passive filtering.

## Declaration

I declare this is thesis has been completed by myself and that except where indicated to contrary, the research documented is entirely my own work.

## Dedication

In memory of Katie Lord

## Acknowledgements

First and foremost I would like to thank my supervisor Dr. Ewen Macpherson for his guidance, encouragement and continued support during this project. His knowledge and expertise have been invaluable.

I must also thank my funding bodies, the Engineering and Physical Sciences Research Council (EPSRC) and Minebea Electronics (UK) Limited.

I would also like to thank Minebea Electronics (UK) Limited and their staff for letting me use there laboratory to carry the majority of my circuit testing, in particular Dr. Joe Leisten for all his suggestions and advice on how to get an experimental circuit working properly.

My time at Edinburgh has been enjoyable and rewarding due to the staff and students in the School of Engineering and Electronics, especially my colleagues in the former ESG. A special thanks go to Richard Loh and Kostas Papastergiou for their discussions, encouragement and friendship. Also Gareth Harrison and Xiaodan (Selina) Feng for their support during a difficult time.

I would like to thank my parents, Evelyn and Philip Lord, without whose love, encouragement and support this project would never of happened. Finally I would like to thank Gabriel and Katie not only for their love, encouragement and support, but also for many of evenings of discussion and dining.

## Abbrevations

| AC | Alternating Current |
| :--- | :--- |
| AC/DC | Alternating Current to Direct Current |
| BIBRED | Boost Integrated with a Buck Rectifier/Energy storage/Dc-dc converter |
| BIFRED | Boost Integrated with a Flyback Rectifier/Energy storage/DC-dc converter |
| BJT | Bipolar Junction Transistor |
| BS | British Standard |
| CCM | Continuous Conduction Mode |
| CS S ${ }^{2}$ PFC | Current Source Single-Stage Power Factor Corrector |
| DB | Diode Bridge |
| DCM | Discontinuous Conduction Mode |
| DC | Direct Current |
| DC/DC | Direct Current to Direct Current |
| EMI | Electro Magnetic Interferance |
| EN | European Standard |
| ESR | Equivalent Series Resistance |
| IC | Integrated Circuit |
| ICS | Input Current Shaping |
| IEC | International Electrotechnical Commission |
| IGBT | Insulated Gate Bipolar Transistor |
| LC | Inductor Capacitor |
| LFR | Loss Free Resistor |
| LFSPFC | Low Frequency Switch Power Factor Corrector |
| MOSFET | Metal Oxide Silcon Field Effect Transistor |
| PC | Personal Computer |
| PF | Power Factor |
| PFC | Power Factor Correction |
| PWM | Pulse Width Modulation |
| RCD | Resistor Capacitor Diode |
| RMS | Root Mean Squared |
| SMPS | Switched Mode Power Supply |
| SSIPP | Single-Stage Isolated Power-Factor-Corrected Power Supply |
| TV | Television |
| VMC | Voltage Mode Control |
| UK | United Kingdom |
|  |  |

## Symbols

$A_{c} \quad$ Conduction of Input Current (LFSPFC)
$D \quad$ Duty Ratio for Switch $S_{1}$
$D_{1} \quad$ Duty Ratio for Switch $S_{1}$ when Operating from Bulk Capacitor (LFSPFC)
$D_{2} \quad$ Duty Ratio for Switch $S_{1}$ during Period 2 (Bi-Forward)
Duty Ratio for Switch $S_{1}$ when Supplied Direct from Input (LFSPFC)
$D_{3} \quad$ Duty Ratio for Switch $S_{1}$ during Period 3 (Bi-Forward)
$D_{4} \quad$ Duty Ratio for Switch $S_{1}$ during Period 4 (Bi-Forward)
$D_{4 A} \quad$ Duty Ratio for Switch $S_{1}$ during Period 4A (Bi-Forward)
$D_{e f f} \quad$ Effective Duty Ratio for $L_{2}$ (LFSPFC)
$D_{f} \quad$ Duty Ratio for Fall of DCM Current in Inductor $L_{1}$ (CS S ${ }^{2} \mathrm{PFC}$ )
Duty Ratio for Fall of Current in Inductor $L_{1}$ (LFSPFC)
$D_{f 2} \quad$ Duty Ratio for Fall of DCM Current in Inductor $L_{1}$ during Period 2 (Bi-Forward)
$D_{f 3} \quad$ Duty Ratio for Fall of Current in Inductor $L_{1}$ during Period 3 (Bi-Forward)
$D_{\max } \quad$ maximum Duty Ratio (LFSPFC)
$E_{c} \quad$ Energy lost by Bulk Capacitor
$F \quad$ Line Frequency
$F_{\text {Dist }} \quad$ Displacement Factor
$F_{\text {Dist }} \quad$ Distortion Factor
$f_{s} \quad$ Switching Frequency
$I_{1} \quad$ RMS Fundamental Current
$I_{2 a d i f} \quad$ Difference between Current Rise and Fall in Inductor $L_{1}$ during Period 2A (Bi-Forward)
$I_{2 a \min } \quad$ Minimum Current in Inductor $L_{1}$ during Period 2A (Bi-Forward)
$I_{4 \min } \quad$ Minimum Current in Inductor $L_{1}$ during Period 4 ( Bi -Forward)
$I_{a v} \quad$ Average Current in Inductor $L_{1}$ (LFSPFC)
$I_{a v c} \quad$ Average Current in Inductor $L_{1}$ during CCM (CS S ${ }^{2}$ PFC)
$I_{\text {avd }} \quad$ Average Current in Inductor $L_{1}$ during DCM (CS S ${ }^{2} \mathrm{PFC}$ )
$I_{a v 2} \quad$ Average Current in Inductor $L_{1}$ during Period 2 (Bi-Forward)
$I_{a v 2 a} \quad$ Average Current in Inductor $L_{1}$ during Period 2A (Bi-Forward)
$I_{a v 3} \quad$ Average Current in Inductor $L_{1}$ during period 3 (Bi-Forward)
$I_{a v 4} \quad$ Average Current in Inductor $L_{1}$ during Period 4 (Bi-Forward)
$I_{a v 4 a} \quad$ Average Current in Inductor $L_{1}$ during Period 4A (Bi-Forward)
$I_{c} \quad$ Current at which Diode $D_{5}$ Stops Conducting during CCM Operation of Inductor $L_{1}$ (CS S ${ }^{2} \mathrm{PFC}$ )
$I_{o} \quad$ Output Current
$I_{p 1} \quad$ Current in Inductor $L_{1}$ and Reflected Current in Inductor $L_{2}$ (LFSPFC)

| $I_{p 2}$ | Current in Inductor $L_{1}$ and Reflected Current in Inductor $L_{2}$ <br>  <br> Raises too (LFSPFC) |
| :--- | :--- |
| $I_{p k d}$ | Peak current in Inductor $L_{1}$ when Operating in DCM (CS S${ }^{2}$ PFC) |
| $I_{p k 2}$ | Peak Current in Inductor $L_{1}$ when Operating in DCM during |
|  | Period 2 (Bi-Forward) |


| $V_{o}$ | Output Voltage of Converter |
| :--- | :--- |
| $V_{S 1}$ | Voltage Across Switch $S_{1}$ |
| $V_{S S}$ | Voltage Source Voltage |
| $v_{s}$ | AC Line Input Voltage |
| $\Delta D$ | Duty Ratio for Rise of Current in Inductor $L_{D}$ (CS S ${ }^{2}$ PFC) |
|  | Duty Ratio for Rise of Current in Inductor $L_{1}$ (LFSPFC) |
| $\Delta D_{3}$ | Duty Ratio for Rise of Current in Inductor $L_{1}$ during Period 3 (Bi-Forward) |
| $\Delta D_{4}$ | Duty Ratio for Rise of Current in Inductor $L_{1}$ during Period 4 (Bi-Forward) |
| $\Delta D_{4 A}$ | Duty Ratio for Rise of Current in Inductor $L_{1}$ during Period 4A (Bi-Forward) |
| $\Delta I_{2 a f}$ | Current Fall in Inductor $L_{1}$ during Period 2A (Bi-Forward) |
| $\Delta I_{2 a r}$ | Current Rise in Inductor $L_{1}$ during Period 2A (Bi-Forward) |
| $\Delta I_{4}$ | Current Rise in Inductor $L_{1}$ during Period 4 (Bi-Forward) |
| $\Delta I_{4 F}$ | Current Fall in Inductor $L_{1}$ during Period 4 (Bi-Forward) |
| $\Delta I_{c}$ | Current Rise in Inductors $L_{1}$ and $L_{D}$ during CCM (CS S ${ }^{2}$ PFC) |
| $\Delta I_{o}$ | Current Ripple through $L_{2}$ (LFSPFC) |
| $\omega$ | Angular Line Frequency |

## Contents Summary

Abstract ..... i
Declaration ..... ii
Dedication ..... iii
Acknowledgements ..... iv
Abbrevations ..... v
Symbols ..... vi
Contents Summary ..... ix
List of Figures ..... xv
List of Tables ..... xxiii
1 Introduction ..... 1
2 PC Power Supplies: The Present ..... 10
3 Review of Single-Stage PFC Topologies ..... 23
4 Bi-Forward Converter ..... 42
5 Bi-Forward Converter with Input Inductor ..... 64
6 High Frequency Current Source Single-Stage PFC Converter (CS S²PFC) ..... 106
7 Forward Converter with Low Frequency Switch - LFSPFC ..... 142
8 Comparison ..... 177
9 Conclusions and Further Work ..... 198
A Predicted Harmonic Content at 100V for the Bi-Forward Converter ..... 202
B Effect of Bulk Capacitance Value on the Bi-Forward ..... 204
C Predicted Results for $\mathbf{N}_{1 A}$ as 32 and $\mathrm{N}_{1 B}$ as $\mathbf{1 2}$ for the Bi-Forward with Input Inductor ..... 207
D Predicted Performance of Final CS S ${ }^{2}$ PFC Designs ..... 211
E Predicted Harmonic Content at 230V for the LFSPFC Converter ..... 214
F RMS Harmonic Currents Measured in PSpice ..... 217
G Components Used in Test Circuits ..... 225
H Measured Efficiency and Bulk Capacitor Voltage ..... 229
I Publications ..... 236
References ..... 253

## Contents

Abstract ..... i
Declaration ..... ii
Dedication ..... iii
Acknowledgements ..... iv
Abbrevations ..... v
Symbols ..... vi
Contents Summary ..... ix
List of Figures ..... xv
List of Tables ..... xxiii
1 Introduction ..... 1
1.1 The Need for Power Factor Regulations ..... 1
1.1.1 Power Factor ..... 2
1.1.2 The Effects of Low Power Factor ..... 3
1.2 AC Power Quality Regulatory Standards: IEC 61000-3-2 [1, 2] ..... 4
1.2.1 IEC 61000-3-2 ..... 5
1.3 Methods to Comply with IEC 61000-3-2 ..... 7
1.3.1 Thesis and Contribution to Knowledge ..... 7
1.4 Objectives of the Research ..... 8
1.4.1 Typical Application ..... 9
2 PC Power Supplies: The Present ..... 10
2.1 Basic Switched Mode Power Supplies ..... 10
2.1.1 Continuous and Discontinuous Conduction Modes ..... 11
2.1.2 Output Voltage Control ..... 12
2.2 Topologies Currently used as the Main Converter in PCs ..... 13
2.2.1 Single Switch Forward Converter ..... 13
2.2.2 Double Switch Forward Converter ..... 14
2.2.3 Half Bridge Converter ..... 15
2.2.4 Flyback Converter ..... 16
2.3 Current PFC Techniques ..... 16
2.3.1 Passive Power Factor Correction ..... 17
2.3.2 Boost Pre-Regulator ..... 18
2.4 Advantages and Disadvantages of Current PFC Methods ..... 19
2.4.1 Passive PFC ..... 20
2.4.2 Two stage PFC with boost Pre-Regulator ..... 20
2.5 The Regulations and the PC Power Supply ..... 21
3 Review of Single-Stage PFC Topologies ..... 23
3.1 Series Single-Stage PFC Topologies ..... 23
3.1.1 Differ PFC Converters ..... 23
3.1.2 BIFRED and BIBRED ..... 24
3.1.3 Single-Stage Isolated Power-Factor-Corrected Power Supply (SSIPP) ..... 26
3.1.4 Two Terminal SSIPP ..... 29
3.2 Parallel PFC Converters ..... 32
3.2.1 Parallel Single-Stage PFC using Pre-Regulator with Two Output Capacitors and Auxiliary DC/DC Converter ..... 35
3.2.2 Single Switch Parallel PFC Topologies ..... 37
3.3 Operation of Conventional Converters as Single-Stage PFC Converters ..... 39
3.4 Selection of the Most Promising Topologies ..... 40
4 Bi-Forward Converter ..... 42
4.1 Introduction ..... 42
4.2 Operation ..... 43
4.3 Analysis And Design ..... 44
4.3.1 Specification ..... 45
4.3.2 Assumptions ..... 45
4.3.3 Analysis ..... 46
4.4 Simulation of the Bi-Forward Converter ..... 53
4.4.1 Simulation Results ..... 56
4.4.2 Simulation Waveforms ..... 59
4.5 Experimental Results ..... 60
4.5.1 Changes to the Prototype ..... 60
4.5.2 Harmonic Tests ..... 61
4.5.3 Voltage Stress on MOSFET S ..... 61
4.5.4 Efficiency ..... 63
4.6 Conclusion ..... 63
5 Bi-Forward Converter with Input Inductor ..... 64
5.1 Introduction ..... 64
5.2 Operation ..... 64
5.3 Analysis ..... 68
5.3.1 Assumptions ..... 68
5.3.2 Analysis at Switching Frequency ..... 69
5.3.3 Analysis over a Half Line Period ..... 75
5.4 Converter Design ..... 77
5.4.1 Effect of Inductance Value of $L_{1}$ on Input Current RMS Harmonics ..... 78
5.4.2 Effect of Inductance Value of $\mathrm{L}_{1}$ on the Bulk Capacitor Voltage ..... 82
5.4.3 Duty Cycle Variation ..... 85
5.4.4 Selection of $\mathrm{L}_{1}$ ..... 86
5.4.5 Sizing of Semiconductors ..... 87
5.5 Simulation ..... 88
5.5.1 Simulation Results ..... 88
5.5.2 Simulation Waveforms ..... 89
5.6 Experimental Results ..... 92
5.6.1 Changes Made to the Prototype Circuit ..... 92
5.6.2 Harmonic Tests ..... 93
5.6.3 Input Current Waveform ..... 95
5.6.4 Voltage on the Bulk Capacitor $\mathrm{C}_{B}$ and Efficiency ..... 96
5.6.5 Hold Up Time and Output Voltage Ripple ..... 101
5.6.6 Voltage seen on key devices ..... 102
5.7 Conclusions ..... 104
6 High Frequency Current Source Single-Stage PFC Converter (CS S ${ }^{2}$ PFC) ..... 106
6.1 Development of the High Frequency Current Source Single-Stage Converter ..... 106
6.1.1 The Series Connection of a Loss Free Resistor and a Voltage Source Concept ..... 106
6.1.2 The Practical Implementation of the Series Connection Loss Free Resistor and a Voltage Source ..... 107
6.1.3 Application of a Voltage Doubler Scheme ..... 108
6.2 Operation of the High Frequency Current Source Single-Stage Converter ..... 109
6.2.1 Operation at Line Frequency ..... 109
6.2.2 Operation at Switching Frequency ..... 110
6.3 Analysis ..... 113
6.3.1 Analysis when Operating in DCM for One Switching Cycle ..... 115
6.3.2 Analysis when Operating in CCM For one Switching Cycle ..... 116
6.3.3 Analysis at Line Frequency ..... 118
6.4 Design Procedure ..... 119
6.4.1 Converter Design ..... 119
6.4.2 Sizing of Semiconductor Components ..... 125
6.5 Simulation ..... 128
6.5.1 Simulation Results ..... 129
6.5.2 Simulation Waveforms ..... 130
6.6 Experimental Results ..... 131
6.6.1 Changes Made to Prototype Circuit ..... 133
6.6.2 Harmonic Tests ..... 133
6.6.3 Input Current Waveform ..... 134
6.6.4 Efficiency and Voltage Across the Bulk Capacitors, $\mathrm{C}_{B 1}$ and $\mathrm{C}_{B 2}$ ..... 136
6.6.5 Hold Up Time and Output Voltage Ripple ..... 138
6.6.6 Voltage seen on Key Devices ..... 140
6.7 Conclusion ..... 141
7 Forward Converter with Low Frequency Switch - LFSPFC ..... 142
7.1 Introduction ..... 142
7.2 The LFSPFC Converter ..... 143
7.2.1 Operation ..... 143
7.2.2 Input Current Waveform ..... 144
7.2.3 Advantages and Disadvantages of the LFSPFC ..... 144
7.2.4 Operation of the Auxiliary Switch $\mathbf{S}_{2}$ ..... 145
7.3 The LFSPFC Converter with Input Inductor ..... 146
7.3.1 Operation ..... 146
7.4 Development of a Prototype Converter ..... 147
7.5 Analysis ..... 148
7.5.1 Assumptions ..... 148
7.5.2 Basic LFSPFC ..... 149
7.5.3 LFSPFC with Input Inductor $\mathrm{L}_{1}$ ..... 154
7.6 Simulation ..... 162
7.6.1 Simulation Results ..... 162
7.6.2 Simulation Waveforms ..... 166
7.7 Experimental Results ..... 167
7.7.1 RMS Input Current Harmonic Levels Compared to Classes A and D ..... 169
7.7.2 Waveforms ..... 170
7.7.3 Efficiency and Bulk Capacitor Voltage ..... 173
7.7.4 Semiconductor Voltage Stress ..... 174
7.7.5 Output Voltage Ripple ..... 175
7.8 Conclusion ..... 176
8 Comparison ..... 177
8.1 Introduction ..... 177
8.2 Passive Filter Inductor Cascaded with a Forward Converter ..... 178
8.3 Two Stage Active PFC using a Boost Pre-Regulator Cascaded with a For- ward Converter ..... 179
8.4 Comparison ..... 180
8.4.1 PFC Method ..... 180
8.4.2 Measured Harmonic Content to Class D ..... 181
8.4.3 Input Current Waveform ..... 182
8.4.4 Efficiency ..... 184
8.4.5 Voltage Across the Bulk Capacitor ..... 188
8.4.6 Voltage Measured Across Components ..... 189
8.4.7 Cost ..... 190
8.4.8 Hold Up Time ..... 191
8.4.9 Output Voltage Ripple ..... 192
8.5 Discussion ..... 193
8.6 Conclusion ..... 196
9 Conclusions and Further Work ..... 198
9.1 Final Conclusions ..... 198
9.2 Further Work ..... 200
A Predicted Harmonic Content at 100V for the Bi-Forward Converter ..... 202
B Effect of Bulk Capacitance Value on the Bi-Forward ..... 204
C Predicted Results for $\mathbf{N}_{1 A}$ as 32 and $\mathbf{N}_{1 B}$ as 12 for the Bi-Forward with Input Inductor ..... 207
D Predicted Performance of Final CS S ${ }^{\mathbf{2}} \mathbf{P F C}$ Designs ..... 211
E Predicted Harmonic Content at 230V for the LFSPFC Converter ..... 214
F RMS Harmonic Currents Measured in PSpice ..... 217
F. 1 Bi-Forward Converter ..... 217
F. 2 Bi-Forward Converter with Input Inductor ..... 217
F. 3 CS S ${ }^{2}$ PFC Converter ..... 217
F. 4 LFSPFC Converter ..... 223
G Components Used in Test Circuits ..... 225
G. 1 Bi-Forward and Bi-Forward with Input Inductor Converters ..... 225
G. $2 \operatorname{CS~S}^{2}$ PFC Converter ..... 225
G. 3 LFSPFC Converter ..... 225
H Measured Efficiency and Bulk Capacitor Voltage ..... 229
H. 1 Bi-Forward Converter with Input Inductor ..... 229
H. 2 CS S ${ }^{2}$ PFC Converter ..... 229
H. 3 LFSPFC Converter ..... 229
H. 4 Pasive Filter and Forward Converter ..... 233
H. 5 Two Stage Active PFC ..... 233
I Publications ..... 236
References ..... 253

## List of Figures

1.1 Diode bridge and capacitive rectification ..... 2
2.1 Basic switched mode power supply topologies ..... 11
2.2 Different modes of inductor current ..... 12
2.3 Single switch forward converter with tertiary reset winding ..... 13
2.4 Double switch forward converter ..... 15
2.5 Buck based half bridge converter ..... 15
2.6 Flyback converter ..... 16
2.7 Passive filtering PFC ..... 17
2.8 Passive filtering PFC waveforms ..... 18
2.9 PFC boost pre-regulator operating in CCM ..... 19
2.10 PFC boost pre-regulator operating in CCM current waveform ..... 19
3.1 The differ single stage PFC topology ..... 24
3.2 BIFRED converter ..... 25
3.3 BIBRED converter ..... 25
3.4 Single-stage isolated power-factor-corrected power supply(SSIPP) ..... 26
3.5 The SSIPP converter with possible topological variations ..... 27
3.6 SSIPP converter with resonance based variations ..... 29
3.7 Magnetic-switch power supply ..... 30
3.8 Loss free resistor and voltage source PFC converter ..... 30
3.9 DCM interleaved SSIPP converter ..... 32
3.10 Double primary Winding SSIPP converter ..... 32
3.11 Parallel PFC power flow ..... 33
3.12 Powerflow in a line period [3] ..... 33
3.13 Parallel PFC with altered power flow ..... 34
3.14 Parallel single-stage PFC using pre-regulator with two output capacitors and auxilary DC/DC converter ..... 35
3.15 Parallel single-stage PFC using pre-regulator with two output capacitors, with different connection, and auxilary DC/DC converter ..... 36
3.16 Bi-Flyback converter ..... 37
3.17 Bi-Forward converter with single transformer ..... 37
3.18 Bi-Forward converter with centre tapped primary winding and boost type input inductor ..... 38
3.19 The other bi-flyback converter ..... 39
4.1 Bi-Forward converter with two primary windings ..... 42
4.2 Bi-Forward converter with centre-tapped primary winding ..... 43
4.3 Typical input current waveform for a half line period showing the conduc- tion periods ..... 44
4.4 RMS input current harmonics compared to class D ( $b_{r e g 200}$ curve) for 230 V input with an input power of 200W with $n$ as $2,1.3,1.57$ and 1.16. Traces are listed by side of graph. ..... 48
4.5 RMS input current compared to class $A$ (curve $b_{A}$ ) for 230 V input with an input power of 200 W with n as $2,1.3,1.57$ and 1.16 . Traces are listed by side of graph: 1st value is $n, 2 n d$ value is the input voltage and 3 rd value is the power. ..... 49
4.6 Variation of duty cycle over a line half period at 90 V and 265 V input with n as 2 . Traces are listed by side of graph, 1 st value is $n$, 2 nd value is the input voltage and 3 rd value is the number of turns on $N_{1 A}$. ..... 51
4.7 PSpice circuit schematic ..... 54
4.8 PSpice voltage mode controller ..... 55
4.9 Line frequency waveforms produced by PSpice at 230 V input voltage and 150W output power. Top trace) averaged input current seen as a voltage across $R_{14}$ and, bottom trace) unaveraged input current ..... 58
4.10 Simulated line frequency current through diode $D_{3}$ (top trace), inductor $L_{1}$ and $S_{1}$ (middle trace) and diode $D_{2}$ (bottom trace) for 230 V and full load output at line frequency ..... 59
4.11 Final and complete circuit schematic for the bi-forward converter ..... 60
4.12 Measured RMS input current harmonics at 100 V and full load compared to class D and A ..... 61
4.13 Measured RMS input current harmonics at 100 V and 75 W input power compared to class D ..... 62
4.14 Measured RMS input current harmonics at 230 V and 75 W input power (77W) compared to class D ..... 62
5.1 Bi-Forward converter with input inductor $L_{1}$ ..... 65
5.2 Typical input current waveform for a half line period showing the different conduction periods of $L_{1}$ ..... 65
5.3 a: Current waveforms for $L_{1}, D_{3}$ and $L_{2}$ when input voltage is low between $t_{b}$ to $t_{c}$ and $t_{f}$ to $t_{g}$, ..... 66
5.4 a: Current waveforms for $L_{1}, D_{3}$ and $L_{2}$ when input voltage is high between $t_{d}$ to $t_{e}$, ..... 67
5.5 Input current class D (trace $b_{r e g 200}$ ) harmonics for 230 V input with an input power of 200 W with $L_{1}$ as $10,20,50$ and $100 \mu \mathrm{H}$. Traces are listed by side of graph, 1 st value is the voltage on $C_{B}$ and the 2 nd value is the value of $L_{1}$ ..... 79
5.6 Input current class D (trace $b_{\text {reg } 200100}$ ) harmonics for 100 V input with an input power of 200 W with $L_{1}$ as 10,20 and $50 \mu \mathrm{H}$. Traces are listed by side of graph, 1 st value is the voltage on $C_{B}$ and the 2 nd value is the value of $L_{1}$ ..... 80
5.7 Predicted input current waveform at 200 W input power at 230 V with $L_{1}$ as $10 \mu \mathrm{H}$. The current is flowing in periods 1,2 and $3 . V_{B}$ is 360 V . ..... 80
5.8 Predicted input current waveform at 200 W input power at 230 V with $L_{1}$ as $20 \mu \mathrm{H}$. The current is flowing in periods 1 and $2 . V_{B}$ is 365 V . ..... 81
5.9 Predicted input current waveform at 200 W input power at 230 V with $L_{1}$ as $50 \mu \mathrm{H}$. The current is flowing in period 1,2 and $2 \mathrm{a} . V_{B}$ is 341 V . ..... 81
5.10 Predicted input current waveform at 25 W input power at 90 V with $L_{1}$ as $10 \mu \mathrm{H}$. The current is flowing in period $1,2,3$ and $4 . V_{B}$ is 128 V . ..... 81
5.11 Predicted input current waveform at 25 W input power at 100 V with $L_{1}$ as $20 \mu \mathrm{H}$. The current is flowing in period $1,2,2 \mathrm{a}$ and 4 a . $V_{B}$ is 159 V . ..... 82
5.12 Predicted voltage on bulk capacitor $C_{B}$ at 90 V input for $L_{1}=10,20,50$ and $100 \mu \mathrm{H}$. Traces are listed by side of graph. 1st value is the input voltage and the 2 nd value the value of $L_{1}$. ..... 83
5.13 Predicted voltage on bulk capacitor $C_{B}$ at 115 V input for $L_{1}=10,20,50$ and $100 \mu \mathrm{H}$. Traces are listed by side of graph. 1st value is the input voltage and the 2nd value the value of $L_{1}$. ..... 83
5.14 Predicted voltage on bulk capacitor $C_{B}$ at 230 V input for $L_{1}=10,20,50$ and $100 \mu \mathrm{H}$. Traces are listed by side of graph. 1st value is the input voltage and the 2 nd value the value of $L_{1}$. ..... 84
5.15 Predicted voltage on bulk capacitor $C_{B}$ at 265 V input for $L_{1}=10,20,50$ and $100 \mu \mathrm{H}$. Traces are listed by side of graph. 1st value is the input voltage and the 2 nd value the value of $L_{1}$. ..... 84
5.16 Predicted duty cycle variation for 100 V 200 W input over a half line cycle. Red trace is $D_{2}$ the duty cycle when supplied from $C_{B}$, blue dot trace is $D_{3}$ the on duty cycle for $S_{1}$, green dash trace is $\Delta D_{3}$ the duty of the period where $L_{1}$ is charged up to the load current, lilac dash-dot trace is $D_{f 3}$ the duty for the fall of current in $L_{1}$ to zero and light blue trace is $D_{1}+D_{f 2}$ the overall condution duty for $L_{1}$ with $V_{B}$ at 361 V and $L_{1}$ equal to $10 \mu \mathrm{H}$. ..... 85
5.17 Simulated averaged and non average input current waveforms for 230 V and $L_{1}=10 \mu \mathrm{H}$. The converter is operating in periods 1 to 3 . The top trace is the averaged current shown as a voltage across $R_{14}$ and the bottom trace is the non averaged current shown as a current ..... 90
5.18 Simulated averaged and non averaged input current waveforms for 230 V and $L_{1}=20 \mu \mathrm{H}$. The converter is operating in periods 1 and 2. The top trace is the averaged current shown as a voltage across $R_{14}$ and the bottom trace is the non averaged current shown as a current. ..... 90
5.19 Switching frequency simulation results showing period 3 conduction for 100 V and $L_{1}=10 \mu \mathrm{H}$. Top trace is the current in $N_{1 B}$ (or $L_{2}$ in the simula- tion), the centre trace is the current in $S_{1}$ and the bottom trace is the current in $L_{1}$. ..... 91
5.20 Photograph of the bi-forward converter with $L_{1}$ ..... 92
5.21 Measured RMS current harmonic levels for 230 V and full load output com- pared to class D ..... 93
5.22 Measured RMS current harmonic levels for 230 V and 75 W input power compared to class D ..... 94
5.23 Measured RMS current harmonic levels for 100 V and full load output com- pared to class D ..... 94
5.24 Measured RMS current harmonic levels for 100 V and 75 W input power compared to class D ..... 95
5.25 Measured a) filtered input current at full load and 230 V , b) filtered input current at 75 W and $230 \mathrm{~V}, \mathrm{c}$ ) filtered input current at full load and 100 V and d) filtered input current at 75 W and 100 V for $L_{1}$ as $20 \mu \mathrm{H}$. Top trace input voltage, 2 nd trace down input current (except a) where it is the voltage on $\left.C_{B}\right), 3$ rd trace down voltage across $D_{6}$ (except a) where it is input current) and bottom trace voltage across $S_{1}$. ..... 97
5.26 Measured a) Current in $L_{1}$ at full load and 230 V, b) Current in $L_{1}$ at 75 W and 115 V taken over the peak of input voltage. Top trace: $V_{d s}$ of $S_{1}$, 2nd trace down: $I_{L 1}$, 3rd trace down: $V_{D 1}$ and the bottom: $V_{D 2}$ ..... 98
5.27 Efficiency of the bi-forward converter with input inductor $L_{1}$ ..... 98
5.28 Variation of bulk capacitor voltage with output power at various voltages ..... 99
5.29 Variation of bulk capacitor voltage with input power on the low voltage range compared to predicted bulk capacitor voltage ..... 100
5.30 Variation of bulk capacitor voltage with input power on the high voltage range compared to predicted bulk capacitor voltage ..... 100
6.1 Loss free resistor and voltage source PFC converter ..... 107
6.2 Loss free resistor and voltage source PFC converter or Current Source Sin- gle Stage PFC Converter (CS S ${ }^{2}$ PFC) ..... 107
6.3 CS S ${ }^{2}$ PFC converter with voltage doubler ..... 108
6.4 Conceptual average input current ..... 109
6.5 Waveforms in the current shaper at switching frequency when operating in DCM ..... 110
6.6 Waveforms in the Current Shaper at Switching Frequency when operating in CCM ..... 112
6.7 Graphs showing power against bulk capacitor voltage for $230 \mathrm{~V}_{R M S}$ input for $L_{D A} / L_{D B}=10,30,50,70 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}$ as either 6,12 , or 18 Turns. Traces are listed by side of graph, 1st value is the value of $L_{D A}$ and $L_{D B}$ and 2nd value is the number of turns on $N_{4 A}$ and $N_{4 B}$. ..... 121
6.8 Odd harmonic spectrum for input power and voltage of $200 \mathrm{~W} 230 \mathrm{~V}_{R M S}$ for the remaining curves (only odd harmonics are plotted). The red trace ( $b_{r e g} 200$ ) is the class D limits for 200 W . Traces are listed by side of graph: 1 st value is the voltage on $C_{B}, 2 n d$ value is the value of $L_{D A}$ and $L_{D B}$ and 3rd value is the number of turns on $N_{4 A}$ and $N_{4 B}$ ..... 122
6.9 Graphs showing power against bulk capacitor voltage for $265 \mathrm{~V}_{\text {RMS }}$ input for $L_{D A}$ and $L_{D B}=30 \mu \mathrm{H}$ with $N_{4 A} / N_{4 B}$ as 12 and $L_{D A}$ and $L_{D B}=30$, 50 and $70 \mu \mathrm{H}$ with $N_{4 A} / N_{4 B}$. Traces are listed by side of graph: 1st value is the value of $L_{D A}$ and $L_{D B}$ and 2nd value is the number of turns on $N_{4 A}$ and $N_{4 B}$. ..... 123
6.10 Graphs showing power against bulk capacitor voltage for $100 \mathrm{~V}_{R M S}$ input for $L_{D A}$ and $L_{D B}=30 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}$ as 12 and $L_{D A}$ and $L_{D B}=$ 30,50 and $70 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}$. Traces are listed by side of graph: 1st value is the value of $L_{D A}$ and $L_{D B}$ and 2 nd value is the number of turns on $N_{4 A}$ and $N_{4 B}$ ..... 124
6.11 Odd harmonic spectrum for input power and voltage of $200 \mathrm{~W} 100 \mathrm{~V}_{R M S}$ for the remaining curves (only odd harmonics are plotted). The red trace ( $b_{r e g} 200100$ ) is the class D limits for 200 W . Traces are listed by side of graph: 1 st value is the voltage on a single $C_{B}, 2$ nd value is the value of $L_{D A}$ and $L_{D B}$ and 3 rd value is the number of turns on $N_{4 A}$ and $N_{4 B}$. ..... 124
6.12 Predicted input current waveforms for 200 W input power at a) 230 V and b) 100 V input voltage with $L_{D A}$ and $L_{D B}=33 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}=11.126$
6.13 PSpice schematic for simulation on the 180 to 265 V Range ..... 129
6.14 Input current at 150 W output and 100 V input measured in PSpice (bottom trace) and current in $L_{1 A}$ (top trace). The input power is 177 W ..... 131
6.15 Switching frequency current in inductor $L_{1 A}$ (bottom trace), $D_{4 A}$ (middle trace) and $D_{5 A}$ (top trace) across the peak of the line input voltage at 230 V input measured in PSpice ..... 132
6.16 Final and complete circuit schematic for the CS S ${ }^{2}$ PFC converter ..... 132
6.17 Photograph of the CS S ${ }^{2}$ PFC converter ..... 133
6.18 Measured RMS current harmonic levels for 230 V and full load output power with $L_{D}$ as $43 \mu \mathrm{H}$ compared to class D : input power is 197 W ..... 134
6.19 Measured RMS current harmonic levels for 230 V and 75 W input power with $L_{D}$ as $43 \mu \mathrm{H}$ compared to class D : input power is 74 W ..... 135
6.20 Measured RMS current harmonic levels for 100 V and full load output power with $L_{D}$ as $43 \mu \mathrm{H}$ compared to class D : input power is 199 W ..... 135
6.21 Measured RMS current harmonic levels for 100 V and 75 W input power with $L_{D}$ as $43 \mu \mathrm{H}$ compared to class D : input power is 76 W ..... 136
6.22 Measured a) Input current at 230 V and full load, b) Input current at 230 Vand 75 W input power, c) Input current at 100 V and full load and d) Input current at 100 V and 97 W input power. All have $L_{D}$ as $43 \mu \mathrm{H}$. Top trace is input volt- age, middle trace is input current and the bottom trace is the drain-source voltage of $S_{1}$ ..... 137
6.23 Efficiency of the CS S ${ }^{2} \mathrm{PFC}$ across the input voltage range ..... 138
6.24 Variation of bulk capacitor voltage with output power across the input volt- age range ..... 139
6.25 Variation of bulk capacitor voltage with input power at 265 V (dot trace) compared to the Mathcad prediction ..... 139
7.1 Forward converter with auxiliary switch and diode in series with the bulk capacitor $C_{B}$ ..... 143
7.2 Comparator control of auxiliary switch $S_{2}$ ..... 145
7.3 Forward converter with auxiliary switch and diode in series with the bulk capacitor $C_{B}$ with input boost type inductor $L_{1}$ ..... 146
7.4 Switching frequency waveforms for when $S_{2}$ is off ..... 147
7.5 Graph of conduction angle of input current against switch $S_{2}$ turn on/off voltage ..... 150
7.6 Variation of duty cycle over a line half cycle for 230 V ..... 151
7.7 Predicted input current waveform for 150 W input power at 230 V with $C_{B}$ as $165 \mu \mathrm{H}$ and turn on/off of $S_{2}$ at 140 V ..... 152
7.8 RMS input current harmonics compared to the class A (trace $b_{A}$ ) limits for 230 V input with the turn on/off voltage of $S_{2}$ as $140,160,180,200$ and 220 V . Traces are listed by side of graph: 1st value is power and 2 nd value is the turn on/off voltage for $S_{2}$. ..... 153
7.9 Duty cycle variation over a half line period showing $\Delta D, D_{e f f}, D$ and $D_{f}$ for $L_{1}$ as $20 \mu \mathrm{H}$ and $V_{B}$ as 336.68 V (Value of $V_{B}$ for a turn on/off voltage of 220 V at an input power of 133 W ) ..... 156
7.10 RMS input current harmonics compared to the class D (trace $b_{\text {reg133 }}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn on/off voltage of $S_{2}$ at 230 V with $L_{1}$ as $10,20,30$ and $35 \mu \mathrm{H}$. Traces are listed by side of graph: 1 st value is the turn on/off voltage for $S_{2}$, 2nd value is the voltage on $C_{B}$ and 3rd value is the value of $L_{1}$. ..... 158
7.11 RMS input current harmonics compared to the class A (trace $b_{A}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn on/off voltage of $S_{2}$ as $140,160,180,200$ and 220 V and $L_{1}$ as $10 \mu \mathrm{H} . L_{1}$ as $20 \mu \mathrm{H}$ and $30 \mu \mathrm{H}$ produce a similar result. Traces are listed by side of graph: 1st value is the turn on/off voltage for $S_{2}$, 2nd value is the voltage on $C_{B}$ and 3rd value is the value of $L_{1}$. ..... 158
7.12 Voltage on bulk capacitor $C_{B}$ against power with $L_{1}$ as $10 \mu \mathrm{H}$ with turn on/off voltages for $S_{2}$ of $140 \mathrm{~V}, 160 \mathrm{~V}, 180 \mathrm{~V}, 200 \mathrm{~V}, 220 \mathrm{~V}$ and 230 V . Traces are listed by side of graph: 1 st value is the input voltage, 2 nd value is the turn on/off voltage for $S_{2}$ and 3rd value is the value of $L_{1}$. ..... 160
7.13 Voltage on bulk capacitor $C_{B}$ against power with $L_{1}$ as $20 \mu \mathrm{H}$ with turn on/off voltages for $S_{2}$ of $140 \mathrm{~V}, 160 \mathrm{~V}, 180 \mathrm{~V}, 200 \mathrm{~V}, 220 \mathrm{~V}$ and 230 V . Traces are listed by side of graph: 1st value is the input voltage, 2nd value is the turn on/off voltage for $S_{2}$ and 3rd value is the value of $L_{1}$. ..... 160
7.14 Voltage on bulk capacitor $C_{B}$ against power with $L_{1}$ as $30 \mu \mathrm{H}$ with turn on/off voltages for $S_{2}$ of $140 \mathrm{~V}, 160 \mathrm{~V}, 180 \mathrm{~V}, 200 \mathrm{~V}, 220 \mathrm{~V}$ and 230 V . Traces are listed by side of graph: 1 st value is the input voltage, 2nd value is the turn on/off voltage for $S_{2}$ and 3rd value is the value of $L_{1}$. ..... 161
7.15 Predicted input current waveform with a turn on/off voltage of 230 V and $L_{1}$ as $20 \mu \mathrm{H}$ for 133 W power ..... 161
7.16 PSpice schematic ..... 163
7.17 Simulated input current at 230 V input and 100 W output power for a turn on/off voltage of 140 V . Top trace: Gate voltage of switch $S_{2}$. Middle trace: averaged current seen across as a voltage across $R_{14}$. Bottom trace: Input current. ..... 166
7.18 Simulated input current at 230 V input and 100 W output power. Top trace: gate voltage of switch $S_{2}$. Middle trace: averaged current seen across as a voltage across $R_{14}$. Bottom trace: Input current with $L_{1}$ as $20 \mu \mathrm{H}$ and a $S_{2}$ turn on/off voltage of 230 V . ..... 167
7.19 Final and complete circuit schematic for the LFSFPFC converter with $L_{1}$ ..... 168
7.20 Photograph of the LFSFPFC converter without $L_{1}$ ..... 168
7.21 Input current filter to filter switching frequency current. Set to a resonant frequency of 4.7 kHz ..... 169
7.22 Odd harmonics compared to the class A limits for a full load input power of 127 W at 230 V and a turn on/off voltage for $S_{2}$ of 140 V and 230 V with and without $L_{1}(20 \mu \mathrm{H})$ ..... 170
7.23 Odd harmonics compared to the class D limits for a full load input power of 127 W at 230 V and a turn on/off voltage for $S_{2}$ of 140 V and 230 V with and without $L_{1}(20 \mu \mathrm{H})$ ..... 171
7.24 Input current without $L_{1}$ and a turn on/off voltage for $S_{2}$ of 140 V . Top trace: Input voltage. Middle trace: Input current. Bottom trace: Output voltage from the comparator. ..... 171
7.25 Input current with $L_{1}$ as $20 \mu \mathrm{H}$ and a turn on/off voltage for $S_{2}$ of 230 V . Top trace: Bulk capacitor voltage. Middle trace: input voltage. Bottom trace: input current. ..... 172
7.26 Input current without $L_{1}$ and a turn on/off voltage for $S_{2}$ of 230 V . Top trace: input voltage. Middle trace: input current. bottom trace: output voltage from the comparator. ..... 172
7.27 Efficiency across the power range without $L_{1}$ fitted and a turn on/off voltage for $S_{2}$ of 140 V . Efficiency across the power range with $L_{1}$ as $20 \mu \mathrm{H}$ and a turn on/off voltage of 230 V . ..... 173
7.28 Voltage across the bulk capacitor over the output power range with a peak input voltage of 312 V for a turn on/off voltage of 230 V and $L_{1}$ at $20 \mu \mathrm{H}$ ..... 174
8.1 Harmonic content at full load input power (about 198W) at 230 V compared to class D ..... 182
8.2 Harmonic content at 75 W input power at 230 V compared to class D ..... 183
8.3 Harmonic content at full load input power (about 203W) at 100 V compared to class D ..... 183
8.4 Harmonic content at 75 W input power (about 198 W ) at 230 V compared to class D ..... 184
8.5 A) Measured full load bulk capacitor voltage top trace, input voltage (2nd from top), input current (3rd from top) and voltage drain source of the MOS- FET (bottom) at 230V input for the passive filter circuit. ..... 185
8.6 Measured efficiency with input voltage as 230 V ..... 186
8.7 Measured efficiency with input voltage as 115 V ..... 187
8.8 Measured bulk capacitor voltage with input voltage as 265 V ..... 189
8.9 Measured bulk capacitor voltage with input voltage as 90 V ..... 190
A. 1 RMS input current compared to class D (trace $b_{r e g} 200100$ ) for 100 V input with an input power of 200 W with n as $2,1.3,1.57$ and 1.16. Traces are listed by side of graph, 1st value is $n$, 2 nd value is the input voltage and 3rd value is the power. ..... 202
A. 2 RMS input current harmonics compared to class A (curve $b_{A 100}$ ) for 100 V input with an input power of 200 W with n as $2,1.3,1.57$ and 1.16. Traces are listed by side of graph, 1 st value is $\mathrm{n}, 2 \mathrm{nd}$ value is the input voltage and 3 rd value is the power. ..... 203
B. 1 RMS input current harmonics compared to class D (curve $b_{\text {reg } 200100 \text { ) for }}$ 100 V input with an input power of 200 W with n as 2 and $C_{B}$ as $165 \mu \mathrm{~F}$, $220 \mu \mathrm{~F}, 330 \mu \mathrm{~F}$ and $470 \mu \mathrm{~F}$. Traces are listed by side of graph, 1 st value is n , 2nd value is the input voltage, 3rd value is the power and 4th the capacitor value. ..... 205
B. 2 RMS input current harmonics compared to class D (curve $b_{r e g 200}$ ) for 230 V input with an input power of 200 W with n as 2 and $C_{B}$ as $165 \mu \mathrm{~F}, 220 \mu \mathrm{~F}$, $330 \mu \mathrm{~F}$ and $470 \mu \mathrm{~F}$. Traces are listed by side of graph, 1st value is $\mathrm{n}, 2 \mathrm{nd}$ value is the input voltage, 3rd value is the power and 4th the capacitor value. 205
B. 3 RMS input current harmonics compared to class A (curve $b_{A 100}$ ) for 100 V input with an input power of 200 W with n as 2 and $C_{B}$ as $165 \mu \mathrm{~F}, 220 \mu \mathrm{~F}$, $330 \mu \mathrm{~F}$ and $470 \mu \mathrm{~F}$. Traces are listed by side of graph, 1 st value is n , 2nd value is the input voltage, 3rd value is the power and 4th the capacitor value. 206
B. 4 RMS input current harmonics compared to class D (curve $b_{200100}$ ) for 100 V input with an input power of 200 W with n as 2 and $C_{B}$ as $165 \mu \mathrm{~F}, 220 \mu \mathrm{~F}$, $330 \mu \mathrm{~F}$ and $470 \mu \mathrm{~F}$. Traces are listed by side of graph, 1 st value is n , 2nd value is the input voltage, 3rd value is the power and 4th is the capacitor value. ..... 206
C. 1 Predicted voltage on bulk capacitor $C_{B}$ at 265 V input for $L_{1}=20 \mu \mathrm{H}$ and $N_{1 A}=32$ and $N_{1 B}=12$ ..... 207
C. 2 Input current class D (trace $b_{r e g 75100}$ ) harmonics for 100 V input with an input power of 75 W with $L_{1}$ as $20 \mu \mathrm{H}$ and $N_{1 A}$ as 32 turns and $N_{1 B}$ as 12 turns (other trace, 1st value is voltage on $C_{B}$ and 2 nd value is the value of $L_{1}$ )208
C. 3 Input current class D (trace $b_{\text {reg200100 }}$ ) harmonics for 100 V input with an input power of 200 W with $L_{1}$ as $20 \mu \mathrm{H}$ and $N_{1 A}$ as 32 turns and $N_{1 B}$ as 12 turns (other trace, 1 st value is voltage on $C_{B}$ and 2 nd value is the value of $L_{1}$ ) 209
C. 4 Input current class (trace $b_{r e g 75}$ ) D harmonics for 230 V input with an inputpower of 75 W with $L_{1}$ as $20 \mu \mathrm{H}$ and $N_{1 A}$ as 32 turns and $N_{1 B}$ as 12 turns(other trace, 1st value is voltage on $C_{B}$ and 2 nd value is the value of $L_{1}$ ) . . 209
C. 5 Input current class D (trace $b_{\text {reg200 }}$ ) harmonics for 230 V input with an input power of 200 W with $L_{1}$ as $20 \mu \mathrm{H}$ and $N_{1 A}$ as 32 turns and $N_{1 B}$ as 12 turns (other trace, 1st value is voltage on $C_{B}$ and 2 nd value is the value of $L_{1}$ ).210
D. 1 Odd harmonic content of $L_{D A}$ and $L_{D B}=33 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=$ 11 and $L_{D A}$ and $L_{D B}=43 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=11$ at 200 W input power and 230 V input voltage compared to class D limits ( $b_{\text {reg200 }}$ ). Traces are listed by side of graph, 1st value is the voltage on $C_{B}$, 2 nd value is the value of $L_{D A}$ and $L_{D B}$ and 3rd value is the number of turns on $N_{4 A}$ and $N_{4 B} .212$
D. 2 Odd harmonic content of $L_{D A}$ and $L_{D B}=33 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=11$ and $L_{D A}$ and $L_{D B}=43 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=11$ at 200 W input power and 100 V input voltage compared to class D limits ( $b_{\text {reg } 200100}$ ). Traces are listed by side of graph, 1 st value is the voltage on $C_{B}, 2$ nd value is the value of $L_{D A}$ and $L_{D B}$ and 3rd value is the number of turns on $N_{4 A}$ and $N_{4 B} \ldots 212$
D. 3 Power against bulk capacitor voltage for $100 V_{R M S}$ input for $L_{D A}$ and $L_{D B}=33 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=11$ and $L_{D A}$ and $L_{D B}=43 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=11$. Traces are listed by side of graph, 1 st value is the value of $L_{D A}$ and $L_{D B}$ and 2 nd value is the number of turns on $N_{4 A}$ and $N_{4 B}$.213
E. 1 RMS input current harmonics compared to the class D (trace $b_{\text {reg133 }}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn on/off voltage of $S_{2}$ as $140,160,180$, 200 and 220 V and $L_{1}$ as $10 \mu \mathrm{H}$. Traces are listed by side of graph: 1 st value is the turn on/off voltage for $S_{2}$, 2nd value is the voltage on $C_{B}$ and 3rd value is the value of $L_{1}$
E. 2 RMS input current harmonics compared to the class D (trace $b_{\text {reg133 }}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn on/off voltage of $S_{2}$ as $140,160,180$, 200 and 220 V and $L_{1}$ as $20 \mu \mathrm{H}$. Traces are listed by side of graph: 1st value is the turn on/off voltage for $S_{2}$, 2nd value is the voltage on $C_{B}$ and 3rd value is the value of $L_{1}$.215
E. 3 RMS input current harmonics compared to the class D (trace $b_{\text {reg } 133}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn-on/off voltage of $S_{2}$ as $140,160,180$, 200 and 220 V and $L_{1}$ as $30 \mu \mathrm{H}$. Traces are listed by side of graph: 1 st value is the turn on/off voltage for $S_{2}$, 2nd value is the voltage on $C_{B}$ and 3 rd value is the value of $L_{1}$. ..... 216

## List of Tables

1.1 Limits for class $D$ equipment [1] ..... 6
1.2 Limits for class A equipment [1] ..... 6
4.1 PSpice settings that have been changed ..... 56
4.2 Peak voltage and current on key components at 265 V measured in PSpice compared to Mathcad predictions ..... 57
4.3 Average or RMS currents in key components at 90 V measured in PSpice compared to Mathcad predictions including device voltage drops ..... 58
4.4 Efficiency measurements for the bi-forward converter at 100 V and 230 V ..... 63
5.1 Peak voltage seen on the bulk capacitor $C_{B}$ with 265 V input ..... 87
5.2 Simulated voltage on key components with 265 V input and 150 W output ..... 89
5.3 Predicted and simulated bulk capacitor voltages for 150 W throughput power at 230 V ..... 91
5.4 Voltage measured across bulk capacitor $C_{B}$ with $L_{1}=10 \mu \mathrm{H}$ and with $L_{1}=20 \mu \mathrm{H}$ and $N_{1 A}=32$ ..... 101
5.5 Hold up times for 115 V and 230 V ..... 102
5.6 Peak to peak ripple voltage on output voltages ..... 103
5.7 Voltage measured across key semiconductor components with 265 V input voltage ..... 103
6.1 Peak voltage across key semiconductors at 265 V input and 40 W output measured in PSpice. Average voltage across $C_{B 1}$ and $C_{B 2}$ was 400 V . ..... 130
6.2 RMS or average current through key semiconductors at 90 V input and 150 W output (176W input) measured in PSpice ..... 130
6.3 Hold up time for 115 V and 230 V ..... 138
6.4 Ripple voltage seen on the 5 V and 12 V outputs at 100 kHz and 100 Hz across the input voltage range ..... 140
6.5 Voltage measured across key semiconductor components with 265 V input voltage ..... 141
7.1 Peak voltage across key devices predicted by PSpice simulation and com- pared to predicted voltages from the analysis for an input voltage of 265 V at 100 W output (about 115 W input). $L_{1}$ is $20 \mu \mathrm{H}$. ..... 164
7.2 Average or RMS current in key devices predicted by PSpice for an out- put power of 100 W and an input power of 116 W compared to predicted average or RMS current for 100W throughput power in the analysis, and predicted values from analysis including diode and switch voltage drops for a throughput power of 100 W ..... 165
7.3 Voltages measured across key semiconductors with a peak input voltage of 306V for the basic LFSPFC converter without $L_{1}$ and 313V for the LFSPFC converter with $L_{1}$ ..... 174
7.4 Ripple on the output voltage at 100 kHz and 100 Hz ..... 175
8.1 Additional components added to a forward converter to achieve PFC ..... 180
8.2 Components altered in the forward converter. * Only 100W converter. ..... 180
8.3 Measured efficiency at 100W compared to measured efficiency of the LFSPFC187
8.4 Measured bulk capacitor voltage compared to predicted bulk capacitor volt- age for LFSPFC at 265 V input ..... 188
8.5 Voltages measured across $S_{1}, 5 \mathrm{~V}$ diodes and 12 V diodes at 265 V input voltage 190
8.6 Costs of the converters compared to the passive filtering with forward con- verter ..... 191
8.7 Hold up time of the converters at 115 V and 230 V input voltage at 150 W output power ..... 192
8.8 Maximum Output Voltage Ripple, not considering the bi-forward at 90 V input voltage and full load ..... 193
8.9 Summary of topology performance ..... 196
F. 1 RMS current harmonics measured for the bi-forward converter in PSpice for 230 V at full Load with an input power of 173 W for classes A and D ..... 218
F. 2 RMS current harmonics measured for the bi-forward converter in PSpice for 100 V at full Load with an input power of 178 W for classes A and D ..... 219
F. 3 Class D harmonics measured for the bi-forward converter with input induc- tor in PSpice for 100 V 150 W output for $L_{1}$ as $10 \mu \mathrm{H}$ (input power measured as 179 W ) and $20 \mu \mathrm{H}$ (input power measured as 177 W ). Class D harmonics are calculted for $L_{1}=20 \mu \mathrm{H}$ input power, since those for $L_{1}=10 \mu \mathrm{H}$ are similar. ..... 220
F. 4 Class D harmonics measured for the bi-forward converter with input induc- tor in PSpice for 100 V 150 W output for $L_{1}$ as $10 \mu \mathrm{H}$ (input power measured as 168 W ) and $20 \mu \mathrm{H}$ (input power measured as 170 W ). Class D harmonics are calculated for $L_{1}=20 \mu \mathrm{H}$ input power since those for $L_{1}=10 \mu \mathrm{H}$ are similar. ..... 221
F. 5 Class D harmonics measured for the CS S ${ }^{2}$ PFC converter in PSpice for 230 V 150 W output for $L_{D}$ as $33 \mu \mathrm{H}$ (input power measured as 174 W ). * indicates harmonics that exceeded the regulation. ..... 222
F. 6 Class D harmonics measured for the CS $S^{2}$ PFC converter in PSpice for 100 V 150 W output for $L_{D}$ as $33 \mu \mathrm{H}$ (input power measured as 177 W ) ..... 223
F. 7 RMS current harmonics measured for the LFSPFC converter in PSpice for 230 V at full load compared to class A and D harmonic levels. The basic LFSPFC converter has an input power of 116 W and the LFSPFC converter with input inductor has an input power of 115 W and $L_{1}$ as $20 \mu \mathrm{H}$. Class D values are for 115 W .* indicates measured harmonics that exceed the regu- lation for class D ..... 224
G. 1 Components used in the bi-forward converter and its control circuit ..... 226
G. 2 Components used in the CS S ${ }^{2}$ PFC converter. The control circuit compo- nents are the same as listed in table G .1 for the bi-forward converter ..... 227
G. 3 Components used in the LFSPFC converter and its control circuit ..... 228
H. 1 Measured efficiency and voltage on the bulk capacitor for the bi-forward with input inductor for $L_{1}=20 \mu \mathrm{H}$ across the input voltage range ..... 230
H. 2 Measured efficiency, input and output power and bulk capacitor voltage across the input range for the CS $S^{2} \mathrm{PFC}$ converter ..... 231
H. 3 Measured efficiency, input and output power and bulk capacitor voltage across the available input voltage range for the LFSPFC converter without $L_{1}$ and a $S_{2}$ turn on/off voltage of 140 V ..... 232
H. 4 Measured efficiency, input and output power and bulk capacitor voltage across the available input voltage range for the LFSPFC converter with $L_{1}$ and a $S_{2}$ turn on/off voltage of 230 V ..... 232
H. 5 Measured efficiency, input and output power and bulk capacitor voltage across the input range for passive PFC method ..... 234
H. 6 Measured efficiency, input and output power and bulk capacitor voltage across the input range for boost converter cascaded with a forward converter method ..... 235

## Chapter 1

## Introduction

DC/DC Switched Mode Power Supplies (SMPS) are one of the most common methods to provide a DC power source for modern electronic equipment, ranging from office equipment such as personal computers, printers and fax machines to communications and radar systems. The increasing demands of modern electronic equipment for lower operating voltage, higher efficiency, and lower cost has led to a substanical increase in the use of SMPS. The increase in the use of DC/DC SMPS has led to the use of diode bridge rectifiers and capacitive smoothing to provide an unregulated DC voltage from the mains, which a DC/DC SMPS requires. The increase in SMPS usage has degraded line quality to the extent that regulations to control the harmonics of the current drawn by the power supply have been introduced.

This chapter reviews power factor, the need for power factor regulations, and the regulation itself.

### 1.1 The Need for Power Factor Regulations

SMPS are inherently a DC to DC converter and as such require a DC supply voltage to operate from. For converters operating from the AC mains supply a diode bridge rectifier and smoothing capacitor are used to give an unregulated DC supply as shown in figure 1.1. This also shows the voltage and current waveforms. For a reasonably smooth DC voltage the capacitance has to be large, so that the voltage sag across the capacitance is small. The
diodes will only conduct when the line voltage is greater then the capacitor voltage, and as the capacitor voltage does not sag very much, the capacitor is only recharged at the peak of the line voltage waveform. The current drawn, $i_{s}$, is a large spike as shown in figure 1.1, (often 5A or more) carrying all the energy required to recharge the capacitor. The current waveform shown in figure 1.1 has very poor power factor and is rich in harmonics.


Figure 1.1: Diode bridge and capacitive rectification

### 1.1.1 Power Factor

Power Factor (PF) is a measure of useful line current supplied. It can be considered as the product of a distortion factor given by equation 1.1 [4], which is a measure of line current distortion, and a displacement factor given by equation 1.2 which is a measure of the line current lag from source voltage waveform at the fundamental frequency.

$$
\begin{equation*}
F_{D i s t}=\frac{I_{1}}{\sqrt{I_{1}^{2}+\sum_{2}^{\infty} I_{n}^{2}}} \tag{1.1}
\end{equation*}
$$

where $F_{\text {Dist }}$ is the distortion factor, $I_{1}$ is the RMS fundamental current, and $I_{n}$ is the RMS current of harmonic $n$.

$$
\begin{equation*}
F_{D i s p}=\frac{P_{1}}{V_{1} I_{1}} \tag{1.2}
\end{equation*}
$$

where $P_{1}$ is the average input power from the supply, $V_{1}$ is the RMS fundamental supply voltage, and $I_{1}$ is the RMS fundamental supply current. $F_{\text {Disp }}$ can be rewritten as:

$$
\begin{equation*}
F_{D i s p}=\frac{V_{1} I_{1} \cos \phi}{V_{1} I_{1}} \tag{1.3}
\end{equation*}
$$

where $\phi$ is the amount of phase lag between the current and voltage waveforms. From this the displacement factor can be reduced to:

$$
\begin{equation*}
F_{D i s p}=\cos \phi \tag{1.4}
\end{equation*}
$$

Overall Power Factor (PF) is the product of the two factors:

$$
\begin{equation*}
P F=F_{D i s t} F_{D i s p} \tag{1.5}
\end{equation*}
$$

which is:

$$
\begin{equation*}
P F=\frac{I_{1}}{\sqrt{I_{1}^{2}+\sum_{2}^{\infty} I_{n}^{2}}} \cos \phi \tag{1.6}
\end{equation*}
$$

The presence of higher order harmonics in the current and the amount of reactive power being drawn increases as PF decreases.

### 1.1.2 The Effects of Low Power Factor

It may seem that the effects on the AC distribution system of the circuit in figure 1.1 are negligible. This is no longer so as the use of sophisticated electronic equipment continues
to increase, and the number of low power quality loads attached to the line increases. There are a large number of capacitors being recharged at the peak of the line (as well as many other disturbances such as light dimmers, etc) and the cumulative effects of these low power factor loads causes a number of problems in the AC distribution system:

- Excessive neutral currents due to excessive reactive power
- Flattening of the peak of the sine wave voltage waveform
- Additional heating of distribution equipment
- Overvoltages due to resonances

Poor PF can also cause incandescent lights to flicker with variations in line frequency and RMS voltage. More seriously, a poor power factor can cause sensitive equipment to operate incorrectly or malfunction.

### 1.2 AC Power Quality Regulatory Standards: IEC 61000-3-2 [1,

 2]To reduce the problems caused by equipment with low PF, regulatory standards are being introduced around the world dictating the levels of harmonic current drawn by electrical equipment (not just SMPS). These regulations have been devised by the International Electrotechnical Commission (IEC), the worldwide organisation responsible for developing most electrical standards. The IEC develops standards for voluntary use, which can then be harmonised into regional or national standards.

IEC 61000-3-2 is the electrical standard for limits of harmonic current per phase. This document sets out the levels of current allowable for each harmonic and for different types of electrical equipment. IEC 61000-3-2 is mandatory in Europe (where it is known as EN 61000-3-2 or BSEN 61000-3-2 in United Kingdom), since January 1st 2001, and also in Japan.

### 1.2.1 IEC 61000-3-2

The regulations divide equipment into four different classes, known as classes A to D, for which different current harmonic levels are specified. There is no restriction on the phase of the current. Most SMPS will usually fall into either class A or class D and are outlined below. The remaining two classes are B and C. Class B covers portable tools and class C covers lighting equipment.

The IEC 61000-3-2 regulations only deal with the distortion component of PF, and even then current waveforms can still be non-sinusiodal as only the level of certain current harnonics is specfied. IEC 61000-3-2 does not specify anything to do with the displacement factor, so a current waveform could be completely out of phase with the voltage waveform (low PF), but still comply wth the regulations. Class D is discussed first.

## Class D

In the latest amendment of IEC 61000-3-2 [2], in 2000, only two types of equipment fall into this category, with a power input of 600 W or less:

- Personal Computers (PC) and personal computer monitors
- Television receivers

The harmonic regulations for class D limits are applied to the RMS level of the harmonic current for all odd harmonics from 3 to 39 and are scaled according to power. The class D limits are shown in table 1.1. The testing is carried out at nominal power input: the minimum power input specified, which has to comply with the regulations, is 75 W . This may in the future be reduced to 50 W , but this has not been decided yet.

For Japan the levels need to be multiplied by 2.3 to correct for the voltage difference between Japan (100V) and Europe (230V).

## Class A

Class A harmonic regulations cover the following equipment [2]:

| Harmonic Order, <br> $\mathbf{n}$ | Maximum Permissible Current <br> per watt, mA/W | Maximum Permissible <br> Harmonic Current, A |
| :---: | :---: | :---: |
| 3 | 3.4 | 2.30 |
| 5 | 1.9 | 1.14 |
| 7 | 1.0 | 0.77 |
| 9 | 0.5 | 0.40 |
| 11 | 0.35 | 0.33 |
| $13 \leq n \leq 39$ | $3.85 / n$ | See Class A |

Table 1.1: Limits for class $D$ equipment [1]

- Balanced three phase equipment
- Household appliances, excluding equipment named in class D
- Tools, excluding portable tools
- Dimmers for incandescent lamps
- Audio equipment

The limits for class A are absolute limits and apply to RMS current harmonic levels at odd and even harmonics up to 40 . The limits are outlined in table 1.2 below. Again the same applies for Japan as for class D.

| Harmonic Order, <br> $\mathbf{n}$ | Maximum Permissible <br> Harmonic Current, A |
| :---: | :---: |
| Odd Harmonics |  |
| 3 | 2.30 |
| 5 | 1.14 |
| 7 | 0.77 |
| 9 | 0.40 |
| $\mathbf{1 1}$ | 0.33 |
| 13 | 0.21 |
| $15 \leq n \leq 39$ | $0.15 \frac{15}{n}$ |
| Even Harmonics |  |
| 2 | 1.08 |
| 4 | 0.43 |
| 6 | 0.30 |
| $8 \leq n \leq 40$ | $0.23 \frac{8}{n}$ |

Table 1.2: Limits for class A equipment [1]

For harmonics of the 21st order and above for both class $A$ and $D$ it is possible for the measured current to exceed the limits by $50 \%$ if the measured odd harmonic current does not exceed the partial harmonic current calculated from the limits and all RMS harmonic currents are equal to or less than to $150 \%$ of the limits.

### 1.3 Methods to Comply with IEC 61000-3-2

At present there are two basic methods used to build SMPS which comply with IEC 61000-3-2:

- Passive filtering using a large inductance to smooth current drawn by the bulk capacitors.
- Use of a two stage approach using a boost pre-regulator.

These two methods will be explained in more detail in chapter 2. It is generally considered that the two present methods are expensive, bulky and component intensive. In an attempt to reduce these disadvantages many new SMPS topologies have been suggested in the literature. These topologies are collectively known as single-stage power factor correctors. The majority of single-stage topologies combine the process of power factor correction (harmonic correction) and supplying DC output voltages into one activity, turning the SMPS into an AC/DC converter. There is very little known about these new topologies apart from all the benefits reported enthusastically in the literature.

### 1.3.1 Thesis and Contribution to Knowledge

Overall this project tests the hypothesis that: "Single-stage power factor correction topologies for low power SMPS off-line applications can meet the requirements of IEC 61000-3-2 and supply well regulated low voltage DC outputs".

Two single-stage power factor correction topologies known as the bi-forward and CS S ${ }^{2}$ PFC converters were selected from the literature and studied in further detail. For each topology the ability to meet IEC 61000-3-2, the variation of bulk capacitor voltage, the component stress and general operation were investigated using a combination of analysis, simulation
and experimental testing. Most of the analysis carried out has not been applied to these topologies before. To test the hypothesis of this thesis circuits were designed and built using the two single-stage power factor correction topologies and were compared with both a forward converter cascaded with a filter inductance and a forward converter cascaded with a Power Factor Correction (PFC) boost converter.

This thesis also presents a new single-stage power factor correction topology using a low frequency switch developed during the project. The low frequency switch is in series with the bulk capacitor of a forward converter. Analysis and experimental test results investigating the behaviour of this circuit and its ability to meet IEC 61000 classes A and D are presented.

### 1.4 Objectives of the Research

This research was to investigate the possiblity of single-stage power factor correctors being replacements for the current methods of PFC. The objectives of the research were as follows:

1. To determine the most promising topologies from the literature.
2. To study the the most promising topologies in detail so as to learn both the positive and negative aspects of these converters, as the literature normally only presents the positive aspects.
3. To compare the new promising topologies with the two existing PFC methods.
4. To suggest improvements to the new topologies, to improve performance.
5. To suggest alternative methods to meet IEC 61000-3-2.

This project was carried out with the cooperation and support of Minebea Electronics (UK) Ltd. The possibility of using single-stage PFC topologies as power supplies in personal computers was being considered by the company.

### 1.4.1 Typical Application

This research has been carried out with the PC power supply in mind. This application has been chosen as it will allow testing of the new topologies to the most demanding part of the regulations (class D ) and to the tough specifications of a PC power supply. Other applications only have to meet class A regulations, but have similar output requirements to a PC power supply (low voltage, high current), so testing also considered class A testing.

## Chapter 2

## PC Power Supplies: The Present

Personal Computer ( PC ) power supplies are required to convert AC mains input voltage to controlled and isolated DC outputs. A typical power supply needs to operate from the "universal" voltage ranges of 90 V to 130 V and 180 V to 265 V , while supplying outputs at $12 \mathrm{~V}, 5 \mathrm{~V}, 3.3 \mathrm{~V}$ and -12 V . Output power can range from almost zero to full load powers ranging from 70 W to 300 W . Under IEC 61000-3-2 computing equipment [2] such as PCs is required to meet class D harmonic regulations.

In this chapter basic switched mode power topologies are reviewed, and the topologies currently used as the main converter and the two most common methods of Power Factor Correction (PFC) are briefly presented. The implications of IEC 61000-3-2 on PC power supplies are discussed.

### 2.1 Basic Switched Mode Power Supplies

In DC/DC SMPS a solid state device is used as a high frequency ( $20 \mathrm{kHz}+$ ) electronic switch to convert one DC voltage to another. In figure 2.1 the three basic SMPS topologies are shown from which almost all other SMPS are derived.

In the buck converter, the power switch, $S_{1}$, is turned on and the diode, $D_{1}$, is reverse biassed and energy is tranferred from the supply to the output through the inductor, $L_{1}$. When the switch is turned off the current built up in the inductor freewheels through the diode. The output voltage of the buck converter is always lower than the supply voltage and
ideally only depends on the expression given in figure 2.1 where $D$ is the ratio of the time that $S_{1}$ is conducting to the whole switching period. The boost and buck-boost converters operate on a similar principle of inductive energy transfer. In a boost converter the output voltage is always higher than the supply, and in the buck-boost the output voltage can be either higher or lower than the supply, but of the opposite polarity.


Figure 2.1: Basic switched mode power supply topologies

### 2.1.1 Continuous and Discontinuous Conduction Modes

The filter inductor of a SMPS can operate in either Continuous Conduction Mode (CCM) where the current in the inductor never falls to zero, or in Discontinuous Conduction Mode (DCM) where inductor current falls to zero and is not flowing for some of the switching cycle. The different modes of conduction are shown in figure 2.2. The conduction mode depends on the load current, inductance value and switching frequency.

The benefits of continuous conduction mode are:

- Lower peak current through transistors and diodes than in DCM for the same load current. This results in lower stress on semiconductor components so reducing power


Figure 2.2: Different modes of inductor current
loss, size and cost.

- Good open loop regulation.

The disadvantages are:

- A larger inductor is required than with DCM.
- Poor closed loop response. It takes time for the current in the inductor to change in response to a disturbance. In DCM the current in the inductor can change on a cycle by cycle basis.


### 2.1.2 Output Voltage Control

There are a variety of control schemes:

1. Constant frequency Pulse Width Modulation (PWM). The switching frequency of the converter is fixed and the time of the on period (time the power switch is conducting) is varied to control the output voltage. The ratio of on time to switching period is the duty cycle (D). PWM is the most common method used, as fixed frequency enables magnetic components to be better utilized.
2. Variable frequency fixed pulse. Either the on or off time is kept constant while the other is varied to control the output voltage.
3. Frequency and pulse modulation. Both are varied to control output voltage.

### 2.2 Topologies Currently used as the Main Converter in PCs

There are three topologies that are commonly used as the main converter in personal computers. These are the

1. Single switch forward converter
2. Double switch forward converter
3. Half bridge converter

There is often also a small auxiliary converter, used for operation in sleep mode, which is normally based on the flyback converter. Typically the single switch forward is used at the lower end of the power range in supplies of up to 200W, while the double switch forward and half bridge are used for higher powers.

### 2.2.1 Single Switch Forward Converter



Figure 2.3: Single switch forward converter with tertiary reset winding

The forward converter shown in figure 2.3 is essentially a buck converter with transformer isolation. When the power switch $S_{1}$ is turned on current flows through the primary of the transformer transferring energy to the secondary. Current in the secondary will then flow via
diode $D_{2}$ charging up the inductor $L_{1}$. When $S_{1}$ is turned off diode $D_{3}$ becomes forward biassed and $D_{2}$ reverse biassed. The current in $L_{1}$ now freewheels via $D_{3}$. When $S_{1}$ turns off the transformer is reset by returning, to bulk capacitors $C_{1}$ and $C_{2}$, magnetising current built up during the on period via winding $N_{3}$.

A PC power supply is designed to operate in CCM for the majority of the time. With outputs supplying 20 to 30A this helps to reduce peak current stress in the semiconductor components as well as power loss. The usual method of output voltage modulation is fixed frequency PWM. The conversion ratio for a forward converter operating with PWM is shown in equation 2.1. Due to the need to reset the transformer the duty cycle, D , is restricted to 0.5 when $N_{1}=N_{3} . N_{3}$ can be reduced to enable longer pulses, but this increases the voltage across the power switch. An alternative method of resetting the transformer, which is gaining popularity, is to use an Resistor Capacitor Diode (RCD) snubber.

$$
\begin{equation*}
D=\frac{V_{o} \cdot N_{1}}{V_{I N} \cdot N_{2}} \tag{2.1}
\end{equation*}
$$

The main power switch is normally a Metal Oxide Silicon Field Effect Transistor (MOSFET); these are used as they can be switched at a high frequency without excessive power loss unlike the Bipolar Junction Transistor (BJT) or Insulated Gate Bipolar Transistor (IGBT). Unfortunately the MOSFET has to be rated for at least twice the bulk capacitor voltage (due to voltage induced in the primary during transformer reset) which is at least 750 V when operating at the high end of the input voltage range. For a multiple output converter such as a PC power supply there will be multiple transformer secondaries or stacked secondaries. The output inductor $L_{1}$ will have multiple windings (one winding for each output) on a single core to improve cross regulation between the various outputs. The secondary side diodes are normally a mixture of Schottky diodes for the lower voltage outputs ( 5 V and 3.3 V ) to reduce loss and normal fast recovery diodes for the 12 V outputs.

### 2.2.2 Double Switch Forward Converter

The double switch forward converter shown in figure 2.4 is used in higher power converters $(300 \mathrm{~W}+)$ as the losses in the main switch become unmanageable in the single switch forward at higher powers. The basic operation is the same as the single switch forward.


Figure 2.4: Double switch forward converter

The two MOSFETs are turned on and off together and the transformer is reset via the two diodes $D_{1}$ and $D_{4}$. The main difference is that during reset the voltage on the MOSFETs is only as high as the bulk capacitor voltage. This allows the use of lower voltage MOSFETs that are cheaper and have a lower on state resistance ( $R_{d s o n}$ ). There is however an added complication, due to the need for transformer coupled drive for MOSFET $S_{1}$.

### 2.2.3 Half Bridge Converter



Figure 2.5: Buck based half bridge converter

The buck-based half bridge converter shown in figure 2.5 is used for power supplies supplying 200W or more. Requiring a centre-tapped (or full wave rectified) secondary on the transformer the operation of this topology is quite different to that of the forward converter. Considering a complete switching period, power switch $S_{1}$ is turned on and current flows through the transformer primary into the bulk capacitors. Energy is transferred into the top
half of the secondary winding, $N_{2 A}$, and current flows through $D_{2}$ charging up inductor $L_{1}$. When $S_{1}$ turns off the magnetising current freewheels in the primary via $D_{1}$ or $D_{4}$ depending on its direction, as does current in $L_{1}$ through the secondary side diodes. Then $S_{2}$ is turned on and current flows through the primary of the transformer in the opposite direction from the bulk capacitors. This time the current in $L_{1}$ is increased via the other half of the secondary, $N_{2 B}$. As there are two on-periods during a cycle the output filter $L_{1}$ and $C_{3}$ is operating at twice the switching frequency. The duty cycle for each switch is restricted to 0.5 to avoid shoot through (this occurs when $S_{1}$ and $S_{2}$ are on simultaneously).

### 2.2.4 Flyback Converter



Figure 2.6: Flyback converter

The flyback converter, shown in figure 2.6, is generally considered a low power converter, but it is considered here as many new single-stage topologies are initially developed as a variation on the flyback. In this topology the transformer is operated as a coupled inductor. The current in the coupled inductor can flow either in CCM or DCM as shown in figure 2.2. When the power switch, $S_{1}$, is turned on current ramps up in $L_{1}$, either from zero in DCM or a non zero value in CCM. When $S_{1}$ is turned off the current built up in $L_{1}$ must keep flowing and the only route available is through $L_{2}$ ( $L_{2}$ is wound on the same core as $L_{1}$ ) and $D_{1}$ to the the load.

### 2.3 Current PFC Techniques

The two most common methods of PFC in PC power supplies are the passive filter, which is used on converters of up to 200 W , and the boost pre-regulator. Both methods are an extra
stage preceeding the main isolated power converter.

### 2.3.1 Passive Power Factor Correction



Figure 2.7: Passive filtering PFC

The normal method of carrying out passive PFC is shown in figure 2.7. The switch is a voltage selector which is open in the 230 V range and closed when operating in the 115 V range. This configuration doubles the voltage possible across the bulk capacitors when operating from low line, enabling the down stream SMPS to be more optimised. The inductor $L_{1}$ is wound on an iron laminated core as it is operating at low frequency $(100 / 120 \mathrm{~Hz})$ and the inductance value is large (about 9 mH to 40 mH for a 150 W output power supply, depending on whether the voltage selector switch is open). This method is only used for lower power supplies due to the bulky nature of the PFC choke.

When running from the 230 V mains the two windings on the inductor are connected in series. During a half mains cycle the bulk capacitors $C_{1}$ and $C_{2}$ are partially discharged reducing the voltage across them, while supplying the converter. When the voltage of the supply rises above the voltage across the capacitors current starts to flow via $L_{1 a}, C_{1}, C_{2}$ and $L_{1 b}$, in a resonant manner. The resonance will stop when the current in $L_{1 a}$ and $L_{1 b}$ tries to go negative as the current is blocked by the diode bridge. The significant waveforms are shown in figure 2.8 .

When running from the 115 V range the selector switch is closed. The basic operation is the same as before. When operating with the selector switch closed the bulk capacitors are recharged individually. $C_{1}$ is recharged through $L_{1 a}$ during the positive half cycle and $C_{2}$ is recharged during the negative cycle via $L_{1 b}$.


Figure 2.8: Passive filtering PFC waveforms

Further information on how to design and analysis a passive PFC filter can be found in [5, 6].

The passive PFC filter can exhibit sub-harmonic oscillation, see figure 8.5a taken from the prototype passive PFC circuit built for the comparison in chapter 8. The sub-harmonic oscillation is undesirable, but even with this phenomenon the circuit can still pass IEC 61000-3-2 for class D. Power supplies are sold exhibiting this feature.

### 2.3.2 Boost Pre-Regulator

The most common alternative to passive PFC is to have a boost converter pre-regulator supplying the main SMPS with a DC voltage source. This configuration is shown in figure 2.9. The boost converter can be controlled in such a manner as to draw nearly a perfect sine wave current from the line. It can supply a reasonably regulated DC voltage (stepped up to about 400 V ) for the main converter from a 90 V to 265 V input supply. $L_{1}$ can operate in either DCM, CCM or hysteresis mode. There are several different control schemes utilized for PFC boost converters including boundary mode and CCM mode.

The more popular method (which is used by Minebea Electronics UK Ltd) is the CCM PFC as shown in figure 2.9. Here the boost converter is operated at a fixed frequency and the current in $L_{1}$ is chopped to follow the input voltage waveform. This produces a 50 Hz


Figure 2.9: PFC boost pre-regulator operating in CCM
current sine wave with a high frequency ripple as shown in figure 2.10. The pulse width is determined by information from the bulk capacitor voltage (voltage feedback), input voltage (voltage feedforward) and average inductor current (average current mode control) (resistor $R_{\text {sense }}$ is used to convert the current to a voltage signal for the controller).

For further information consult [7].


Figure 2.10: PFC boost pre-regulator operating in CCM current waveform

### 2.4 Advantages and Disadvantages of Current PFC Methods

The advantages and disadvantages of passive PFC and the two stage approach using the boost pre-converter are discussed below to provide a benchmark for evaluating single-stage topologies, as well as highlighting why single-stage PFC topologies are being proposed.

### 2.4.1 Passive PFC

Advantages:

- A very simple solution requiring just one additional component, the PFC choke.
- It produces a clean input current with no high frequency noise or ripple.

Disadvantages:

- The PFC choke is very large (manufactured on cores such as EI 38) and due to the iron laminated core, adds weight and takes valuable space in the power supply case.
- It can suffer from sub-harmonic oscillation.
- It can be difficult to design a passive choke to pass the class D regulations over a wide power range.


### 2.4.2 Two stage PFC with boost Pre-Regulator

## Advantages:

- It produces an input current with a very high PF of about 0.99 across a wide power range.
- The boost converter and main isolating SMPS can be individually optimised to their own task.
- The boost converter is highly efficient.
- Due to the reasonably regulated output voltage from the boost converter, the isolated SMPS second stage can be designed to operate from a narrow input voltage range.


## Disadvantages:

- There are a considerable number of additional components added to the basic DC/DC SMPS. This not only includes the power components, but also all its control circuitry
and heatsinking for the two extra semiconductors (boost MOSFET and diode). This requires additional space on the PCB and will add to the cost.
- The high voltage on the bulk capacitor will typically require the capacitor to be rated for 450 V , which again is an additional cost.
- Improved inrush current limiting is required to avoid destroying the boost MOSFET.
- A slightly lower overall efficiency is expected as all power to the output is processed twice. Also the additional control circuitry needs powering.

The disadvantages listed above are enough to spur development of single-stage PFC topologies to overcome these difficulties.

### 2.5 The Regulations and the PC Power Supply

In chapter 1 it was mentioned that PCs must conform to class D of IEC 61000-3-2, the most stringent part. The reason for this is that PCs, PC monitors and TVs have been shown to have a significant effect on the supply system. The reasons in turn for this are [2]:

- The large number of these three appliances in use,
- The duration of use (many PCs are left on all the time),
- Their power consumption: although this is not high for individual items, collectively the power consumption is large,
- The harmonic spectrum of the input current.

It is possible for other equipment to be reclassified to class $D$ if at a later date they fulfill the above critria.

A major problem when designing the PFC stage for a PC power supply is knowing the power to design for. Most PC manufacturers consider the power supply last, and normally heavily over-specify the power requirements. A typical PC will generally not require more than 60 W of power, but most PC power supplies have to be able to supply 200 W . The figure of 200 W does allow for system upgrading, but when specifying the power supply output
ratings the PC manufacturers always build in a large margin of safety (another reason is that many cheap PC power supplies would have trouble supplying their full rated power). A PC power supply has to meet IEC 61000-3-2 class D:

- From 75W to full load,
- In Europe at 230 V 50 Hz ,
- In Japan at 100 V 50 Hz , but not in the USA where the regulations have not been introduced.


## Chapter 3

## Review of Single-Stage PFC Topologies

Attempts to combine PFC and output voltage regulation into a simple, reliable and cheap single-stage converter to overcome the problems identified in Chapter 2 have been proposed since the early 1990 s, but a single-stage does not necessarily mean the converter has to have just one power switch. The various circuits proposed tend to fall into two types:

- Converters that have a series power flow: this is where all the power to the output is processed by both the PFC part of the circuit and the output supply part. There is an energy storage element between the two parts of the circuit.
- Converters that have parallel power flow: this is where the majority of the power flows directly from the input to the output normally through the PFC stage of the circuit. The rest of the power flows on a parallel route via an energy storage element and conversion stage.


### 3.1 Series Single-Stage PFC Topologies

### 3.1.1 Differ PFC Converters

One of the earliest attempts was to make use of the differ effect. The conventional differ circuit shown in figure 3.1 was introduced in 1988 and is mentioned in [8]. The topology
is the integration of a buck-boost converter and a forward converter. When $S_{1}$ is turned on the output is supplied from $C_{B}$ in the the conventional forward manner. At the same time $L_{1}$ is charged up from the supply. When $S_{1}$ turns off the current built up in $L_{1}$ freewheels and charges $C_{B}$ via $D_{1}$. This circuit suffers from high voltage on the bulk capacitor when the input voltage is low. In [8] the input from the diode bridge is fed into a centre tapped primary which helps to control the voltage on $C_{B}$ by reducing the voltage across $L_{1}$. A further differ rectifier based topology is proposed in [9] based on the integration of a boost converter and forward converter with a centre tapped secondary. To maintain a constant voltage on the bulk capacitor $C_{B}$, variable switching frequency ( 25 kHz to 200 kHz ) control is employed with PWM to control output voltage, $V_{o}$.


Figure 3.1: The differ single stage PFC topology

### 3.1.2 BIFRED and BIBRED

In 1992 in [10] the Boost Integrated with a Flyback Rectifier/Energy Storage/DC-DC converter (BIFRED) and Boost Integrated with a Buck Rectifier/Energy Storage/DC-DC converter (BIBRED) were developed, the first of many single stage topologies: shown in figures 3.2 and 3.3. The BIFRED is the integration of a DCM boost converter and a DC/DC flyback converter operating in either DCM or CCM, into one stage. The DCM boost converter operating with a fixed duty will emulate a resistor. The fixed duty is set in the steady state by controlling the output voltage. The energy storage element $C_{B}$ is in series with the main power path. The same topology was produced in [11] by placing diode $D_{1}$ into a SEPIC converter.

The BIBRED is the integration of a DCM boost converter and buck converter operating in either DCM or CCM. The topology was re-produced in [12] by placing diode $D_{1}$ in a Cuk converter.


Figure 3.2: BIFRED converter


Figure 3.3: BIBRED converter

Unfortunately when operating with the output inductor $L_{2}$ in CCM the voltage on capacitor $C_{B}$ is load dependant, and when operating at light CCM loads the voltage can be very high, especially when operating off the universal voltage range. To reduce the high voltage on $C_{B}$ in [13] variable frequency control as well as the normal PWM control is applied. The alternative method is to operate the output inductor, $L_{2}$, in DCM as in [11], which also improves the input current waveform. [14] introduces a negative feedback winding wound on the transformer placed in series with $L_{1}$ in the BIFRED converter with $L_{2}$ operating in CCM. The winding is used to feedback the voltage on capacitor $C_{B}$ (seen across the flyback transformer when $S_{1}$ is on) and reduce energy absorbed from the line by $L_{1}$. This helps to reduce the voltage on $C_{B}$ at light loads. [15] uses a similar method on the BIBRED converter, but instead of using a transformer winding, a magnetic amplifier is used instead. To reduce the size of the BIFRED converter [16] integrates the three magnetic components onto one core. The integrated core has inherent ripple cancellation, which removes the need for a differential mode filter inductor on the input of the converter. In [17] a passive clamp is added to the BIFRED to protect the switch from voltage spikes caused by the leakage inductance of the transformer.

### 3.1.3 Single-Stage Isolated Power-Factor-Corrected Power Supply (SSIPP)

In [18] the energy storage element $C_{B}$ is moved to be in parallel with the main energy path but all energy is still processed twice. The resulting topology is shown in figure 3.4 and is called the Single-Stage Isolated Power-factor-corrected Power supply (SSIPP). This topology is the integration of a DCM boost converter and a flyback (or forward) converter operating in DCM or CCM sharing the same switch. As with the BIFRED and BIBRED, if inductor $L_{2}$ operates in CCM then the voltage on bulk capacitor $C_{B}$ is load dependant, hence it is advised to operate $L_{2}$ in DCM. When operating with $L_{1}$ and $L_{2}$ in DCM there is inherent energy balance, and the voltage on $C_{B}$ is independant of load. The converter is controlled by PWM. In [19] the need to operate $L_{2}$ in DCM is reinforced and design curves are presented.


Figure 3.4: Single-stage isolated power-factor-corrected power supply(SSIPP)

Unfortunately it is undesirable to operate the output inductor $L_{2}$ in DCM for converters with high current outputs such as PC power supplies due to increased conduction losses and current stress in semiconductors: it is much preferred to operate the output inductor in CCM. In view of this there have been various attempts to overcome the problem of the high voltage on capacitor $C_{B}$ when operating SSIPP converters with the output inductor in CCM. One approach has been to use voltage feedforward to vary the switching frequency as in [20]. PWM is still used to control the output voltage. The work in [20] is expanded in [21, 22] with the development of a control circuit and experimental results. The same group of authors also explore ways of making the SSIPP converter more efficient and in [23] on a $\operatorname{DCM}\left(L_{2}\right)$ version they implement a regenerative clamp to reduce voltage stress on the switching device due to leakage inductance and to increase efficiency. This is followed up by a CCM version in [24] where an active clamp and soft switching are implemented. Unfortunately in this paper the problem of the high voltage on $C_{B}$ is not dealt with and is
still a problem. [25] adds synchronous rectifiers to the forward output on the secondary, to improve the overall efficiency.
[26] removes $D_{1}$ completely. The operation is the same as the SSIPP when $S_{1}$ is on, but when $S_{1}$ is off $L_{1}$ discharges its energy to $C_{B}$ via the transformer primary $N_{1}$. [27] moves $L_{1}$ to the line side of the diode bridge rectifier. $L_{1}$ is operated in DCM mode and $L_{4}$ in CCM. [28] applies the SSIPP scheme to a soft-switched half bridge converter. In [29] the boost inductor is moved to the line side of the diode bridge and the switches are incorporated into the diode bridge. This scheme needs two primary windings. In [30] the input inductor $L_{1}$ is implemented as a flyback converter with the input current ramped up in the primary and delivered to $C_{B}$ during the off time via the secondary winding of the flyback transformer.


Figure 3.5: The SSIPP converter with possible topological variations

Further topological variations of the SSIPP have been proposed, most of which are some variation of the circuit shown in figure 3.5 (e.g. a topology may not have inductors $L_{2}$ and $L_{3}$ ). Most of the variations have been developed to allow $L_{4}$ and sometimes $L_{1}$ to operate in CCM without excessive voltage stress on $C_{B}$. Working with figure 3.5 , the first of the many modifications to the basic SSIPP converter is presented in [31], with the addition of transformer winding $N_{5}$ connected between $D_{2}$ and $S_{1}$. The converter is operated with $L_{1}$ in DCM and $L_{2}$ in CCM. The additional winding $N_{5}$ has a positive voltage across it when switch $S_{1}$ is on, reducing the voltage across $L_{1}$ hence slowing down the current rise in $\mathrm{L}_{1}$ and the amount of energy transferred to $C_{B}$ during the off time. This scheme increases the distortion of the input current by introducing a dead time in the current during the zero crossing, but not enough to prevent the topology from meeting IEC 61000-3-2. It also prevents the voltage on $C_{B}$ from rising above 450 V enabling the converter to be used on the universal voltage range. A thorough analysis and design procedure for this scheme is presented in [32].

In [33] winding $N_{4}$ is also added to the converter. Winding $N_{4}$ comes into effect during the off period when the voltage induced across it during transformer reset is added to the voltage of $C_{B}$, causing current in $L_{1}$ to fall more quickly transferring less charge to $C_{B}$. This again helps to reduce the voltage on $C_{B}$ and allow operation on the universal voltage range. The converter can be operated in the conventional manner with $L_{1}$ in DCM and $L_{2}$ can operate in CCM or DCM. As a further development this paper proposes the operation of $L_{1}$ in DCM near the zero crossing and in CCM when the input voltage is higher. CCM operation of $L_{1}$ will increase efficiency and again helps keep $V_{C B}$ reasonable when $L_{2}$ is in CCM and the circuit is lightly loaded. [34,35] extends the work in [33] by introducing a design optimisation. It also considers the effect of additional inductances $L_{2}$ and $L_{3}$ in series with both of the two extra windings. These inductances can either be transformer leakage inductances or external inductances. The topology is further altered, in [36], by incorporating windings $N_{4}$ and $N_{5}$ into the transformer primary where $\left(N_{4}+N_{5}\right)<N_{1}$. This version still requires both diodes $D_{1}$ and $D_{2}$ and can operate with $L_{1}$ in CCM. The same paper also reduces $D_{1}$ and $D_{2}$ into one diode and feeding into a centre-tapped primary where $\left(N_{4}+N_{5}\right)=N_{1}$, but this version can only operate with $L_{1}$ in DCM.
[37,38] presents a variation with $L_{3}$ and $N_{5}$ added to the basic SSIPP converter. This scheme was developed from the concept of a loss-free resistor and a voltage source between the diode bridge and the bulk capacitor. The practical realisation is an input stage based on a forward converter output with an additional inductor to delay the turn off of the freewheel diode. The version mentioned here is a simplification of the loss free resistor scheme discussed in section 3.1.4. The input current is similar to that in [33] with $L_{1}$ being in CCM for most of the time. The voltage on $C_{B}$ will still vary significantly with load when operating with the output inductor operating in CCM. To improve the current shaping performance when operating in the universal range, it is suggested that when operating on the 180 V to 265 V part of the range, the switching frequency be half that of when operating on the 90 V to 130 V part. Aspects of the design and operation are analysed in [39].
[40] comes up with a number of variations on the scheme, all operating $L_{1}$ and $L_{4}$ in CCM for most of the time. The first is a converter with just $L_{3}$ added with the current in $L_{1}$ operating in CCM, and then a design with just $L_{2}$ added to the basic SSIPP. The next modification is to feed the $D_{2}$ and $L_{3}$ branch into a centre-tapped primary winding ( $N_{1}$ ) on the transformer. The centre-tapped version with $L_{3}$ is modified in [41] by the addition of a
low frequency switch across diode $D_{2}$ and the bottom half of the primary winding directly to switch $S_{1}$. The low frequency switch is turned on during the zero crossing periods. The scheme is also shown working on the version discussed in [31] where the switch is placed across $N_{5}$ and $D_{2}$. The low frequency switch is used to improve the current shape by allowing conduction of $L_{1}$ right up to the zero crossing which was lost (conduction of $L_{1}$ up to the zero crossings) in [31] and subsequent papers. Another method to remove the dead angle where $L_{1}$ does not conduct when operating $L_{1}$ in CCM is proposed in [42] where inductor $L_{2}$ and $N_{5}$ are fitted, and $L_{2}$ is coupled to $L_{1}$. The winding $N_{4}$ is moved to the $L_{1}$ side of the $D_{2}$ branch in [43] ( $L_{1}, L_{2}, L_{3}$ and $N_{5}$ are not fitted). This reduces the major magnetic components onto one core. A small inductor is added to soft-switch diodes $D_{1}$ and $D_{2}$. Both the input and output inductors can be operated in CCM with reasonable voltage on the bulk capacitor $C_{B}$.


Figure 3.6: SSIPP converter with resonance based variations

Instead of using diodes, inductors and transformer windings to improve the SSIPP converter another method is to use resonant methods as shown in the circuit in figure 3.6 [40]. Another resonant version [44] uses the charge pump concept. The SSIPP version is shown in [45, 46] where $L_{r}$ is not fitted. [45, 46] modifies the circuit with the addition of an extra diode and capacitor. Half bridge versions are shown in [47, 48]. This topology is mainly for use as a fluoresent lamp ballast. [49, 50] proposes a LC resonant half-bridge converter also based on electronic ballasts with PFC.

### 3.1.4 Two Terminal SSIPP

The topologies discussed so far have what is known as a three terminal ICS (Input Current Shaping) cell [51]. The branch connected in series with $S_{1}$ (the branch with $D_{2}$ on it in
figure 3.5) is the charging branch for $L_{1}$ and the branch connected to $C_{B}$ (the branch with $D_{1}$ on it) is the discharging branch for $L_{1}$. There is another type known as a two terminal ICS cell where the charging and discharging paths are in parallel with each other between $L_{1}$ and $C_{B}$. In [51] rules are developed to convert between ICS cell types.

The magnetic-switch power supply [52] shown in figure 3.7 uses the transformer winding $N_{4}$ on the input to control the current in $L_{1} . L_{1}$ is operated in DCM and $L_{2}$ in CCM. When $S_{1}$ is on the voltage on $N_{4}$ is positive (dot notation) and adds onto the input voltage, causing the current in $L_{1}$ to ramp up. When $S_{1}$ turns off the voltage on $N_{4}$ reverses causing the current in $L_{1}$ to fall. In [53] a soft switching scheme is added. A similar layout is developed in [54], but with quite a different operating sequence where the current in $L_{1}$ is ramped up and down during the off period of $S_{1}$.


Figure 3.7: Magnetic-switch power supply


Figure 3.8: Loss free resistor and voltage source PFC converter

The first converter to have the arrangement shown in figure 3.8, in [55], does not have inductor $L_{2}$. Without this inductor the input current shaping circuit is a forward style output placed on the input current path. The current in $L_{1}$ is designed to be in DCM so that it will draw a sinusiodal shape automatically with steady state PWM. The output inductor $L_{3}$ is operating in CCM, so to keep the voltage of $C_{B}$ reasonable variable frequency control is
also used applying a voltage feedforward signal. Futher work in [56,57] operates $L_{2}$ in DCM and without variable frequency control, so the voltage on $C_{B}$ is not a problem, but the converter in this paper has a high voltage (54V) low current (3A) output whereas [55] was a 5 V 10 A output.

The complete configuration shown in figure 3.8 is introduced in $[37,38]$ and uses the concept of a loss free resistor and a voltage source between the diode bridge and the bulk capacitor. As mentioned earlier the practical realisation is an input stage based on a forward converter output with an additional inductor to delay the turn off of the freewheel diode. The input current is similar to that in [33] being in CCM for most of the time. [58] compares several designs of the basic converter. [59] implements the current shaping scheme on a complementary controlled half bridge with synchronous rectifiers on the output rectifier. In $[60,61]$ the scheme is implemented on a non-isolated buck converter. In [62, 63] the steady state analysis is carried out on a variety of topologies with the current shaper on the front end; these are the flyback, forward, SEPIC, Cuk, half-bridge, full-bridge, push-pull buck, boost and buck-boost converters. [64] alters the the input current shaping circuit to operate with converters with symmetrically driven transformers such as the full bridge and half bridge. [65] adds synchronous rectifiers to the output of [64]. In [66] the design principles developed in earlier papers are re-appraised with the introduction of the 2000 amendment to IEC 61000-3-2 where PCs and TVs need only comply with class D, and the removal of the class D shape. In [67] the $D_{2}$ branch in figure 3.8 is moved so that it is connected across the diode bridge on the DC side, and diode $D_{1}$ is removed.

The circuits discussed so far can be based on most DC/DC topologies such as the forward converter shown in the figures or using the flyback converter. In [68] an interleaved version of the SSIPP is introduced. This topology, shown in figure 3.9, requires a symetrically driven transformer so is constucted from a half-bridge converter. The two inductors $L_{1}$ and $L_{2}$ are both operated in DCM but are $180^{\circ}$ out of phase due to the opposite wound windings $N_{1}$ and $N_{2}\left(N_{1}=N_{2}\right)$, but due to the interleaving the input current seems continuous.
[69, 70, 71, 72] presents the SSIPP type converter shown in figure 3.10. The power switch of the converter has been moved to the boost position and and the primary of the transformer has been split into two parallel primaries. The new transformer capacitor arrangement removes the voltage spike caused by the leakage inductance of the transformer. Both $L_{1}$ and flyback transformer inductors $N_{1 A}, N_{1 B}$ and $N_{2}$ are operated in DCM so voltage on the


Figure 3.9: DCM interleaved SSIPP converter
two capacitors $C_{B 1}$ and $C_{B 2}$ is not a problem. The inductors $L_{2 A}$ and $L_{2 B}$ are replaced by diodes in [73]. Another topology is generated in [74, 75] by the combination of a boost PFC cell and an aysmmetrical half-bridge.


Figure 3.10: Double primary Winding SSIPP converter

### 3.2 Parallel PFC Converters

The concept of parallel PFC was introduced by Jiang [76] in 1993. The scheme proposed is shown in figure 3.11. Conversion stage 1 delivers $68 \%$ of the total output power and stage 2 the remaining $32 \%$. Figure 3.12 shows the power waveforms for a line period. Ideally input power $P_{O . P F P}$ is a $\sin ^{2}$ function, and output power $P_{O U T}$ is a constant power. As can be seen $P_{\text {O.PFP }}$ can be anything between 0 and twice $P_{\text {OUT }}$, hence $P_{O . P F P}$ cannot be delivered directly to $P_{\text {OUT }}$ all the time. When $P_{O . P F P}$ is greater than $P_{O U T}$ (assuming
efficiency of $100 \%$ ) the output is supplied directly by the stage 1 converter and the excess input power, $P_{S T O}$, is sent to the energy storage element, bulk capacitor $C_{B}$. When $P_{O . P F P}$ falls below $P_{O U T}$ then $C_{B}$ releases its stored energy to the load via stage $2, P_{A U X}$, to maintain $P_{\text {OUT }}$ constant. It is believed that since $68 \%$ of the power is delivered directly to the load this method is more efficient than the two stage approach. In [76] Jiang feels this method is more suitable for high power and shows a practical realisation based on a boost full-bridge.


Figure 3.11: Parallel PFC power flow


Figure 3.12: Powerflow in a line period [3]

The concept is developed further in [77] with a change to how the power is processed. The improved scheme is shown in figure 3.13. The main difference to that of [76] is that there is only one power stage. The single power stage processes all the power at least once with about $68 \%$ going directly to $P_{O}$ and the remainder stored on $C_{B}$. When $P_{I N}$ falls below $P_{O}$ the same stage reprocesses the energy from $C_{B}$ to keep $P_{O}$ constant. This improved scheme produces a simpler converter topology. It is implemented as a flyback converter with two extra switches and a boost converter.


Figure 3.13: Parallel PFC with altered power flow
[78] presents a topology based on a flyback converter with a transformer with two secondary windings for the output. When input power is higher than the output power the excess power is stored in the capacitive element of the second output, and when input power is lower than the output power the deficiency is made up by taking power from that capacitor. [79] introduces, with subsequent work presented in [80, 81], a parallel PFC topology based on the forward converter operated in DCM. The converter makes use of the magnetising energy of the transformer to reduce the output voltage ripple at $100 / 120 \mathrm{~Hz}$. Instead of a reset winding on the primary the converter has a second secondary winding for the output based on the flyback output. Following this output is a second switch which is used to compensate the output voltage ripple.

In [82] both parts of the converter (the main converter and the auxiliary converter) are moved to the primary side of the converter. The topology consists of a buck-boost converter which supplies energy to a storage capacitor (when the input voltage is high enough). This is followed by a forward converter which is fed by the mains connected in series with the storage capacitor, so even during the mains zero crossing there will be an input supply for the forward converter. [83] has two flyback converters in parallel both supplying power to the output (about $1 / 2$ each). The first is fed from the bulk capacitor and its prime function is to regulate the output voltage. The second performs the PFC function and regulates the voltage on the bulk capacitor. [84] presents a converter with a flyback converter with two output diodes, one supplying the load and the other an auxiliary boost converter on the secondary side of the transformer.

### 3.2.1 Parallel Single-Stage PFC using Pre-Regulator with Two Output Capacitors and Auxiliary DC/DC Converter

Another family of parallel PFC topologies is introduced by Garcia in [3]. The scheme is shown in figure 3.14. The first module is the power factor correction circuit which has two capacitors $C_{1}$ and $C_{2}$ in series on its output. Capacitor $C_{1}$ is the output capacitor and is in parallel with the load. Capacitor $C_{2}$ is the main energy storage element and is in series with the load ( $C_{1}$ is floating so the voltage across $C_{1}$ and the load is constant, but $C_{1}$ and the load will be sitting on the ripple). A second stage or auxiliary module is supplied with $C_{2}$ as its input and supplies the load as well. A low frequency ripple $(100 / 120 \mathrm{~Hz})$ will appear across $C_{2}$. The basic power management is the same as in [77], where the main module has to process all the power, $P_{O}$ with about $1 / 2, P_{D I R}$, going to the load and the rest, $P_{S T O}$, being stored in $C_{B}$. The auxiliary module will supply the additional load power, $P_{A U X}$, that the main module is unable to supply, and provides fast regulation of the output voltage. $P_{O U T}=P_{A U X}+P_{D I R}$. Each module has its own control circuit, with the main module including isolation if required. The main module can be almost any converter, a PFC converter such as a boost or flyback or even a forward. The auxiliary module has a requirement that the negative input terminal will be connected to the positive output terminal or vice versa. This limits the choice of converter to buck-boost, cuk or an isolated topology. The input current waveform is almost sinusoidal.


Figure 3.14: Parallel single-stage PFC using pre-regulator with two output capacitors and auxilary DC/DC converter

In [85] the concept is reapplied to a low output voltage (3.3V) power supply using synchronous rectifiers.

The concept is slightly modified in [86] with a slight change to the configuration of $C_{1}$ and


Figure 3.15: Parallel single-stage PFC using pre-regulator with two output capacitors, with different connection, and auxilary DC/DC converter
$C_{2}$ as shown in figure 3.15. The advantage of this new configuration is that the voltage on $C_{2}$ becomes a degree of freedom and can be designed to improve aspects of performance such as hold up time or efficiency. To implement this method the main module has to have two windings on the transformer for each output if it has an LC filter output stage, or if using a flyback then two transformers in parallel. The main module should work in DCM. The auxiliary module can be any converter operating in DCM or CCM. Both modules are again individually controlled. The input current is nearly sinusoidal.
[87] takes the first version of the scheme in figure 3.14 and implements it using a single control stage driving both modules with the same gate signal. This reduces the component count. The scheme is implemented with a flyback as the main module and a buck-boost as the auxiliary module [87]. The main module should operate in DCM and the auxiliary module in DCM or CCM. When operating with the auxiliary module in CCM the voltage on $C_{2}$ becomes load dependant and at light load and high line it becomes very high (as with the series circuits). When operating with both modules in DCM the distortion of the input current is dependant on the voltage on $C_{2}, V_{C 2}$, and the harmonics decrease as the input voltage, $v_{I N}$, increases. The input current is no longer sinusoidal. The voltage on $C_{2}$ limits operation on the universal voltage input range.
[88] considers both versions of the scheme and applies a single control stage to both versions. To improve energy management a trade-off between input current harmonics and the percentage of power processed once is made (ie increase power delivered directly to above $50 \%$ as it is in the previous papers) up to a maximum of $70 \%$ when working with both modules in DCM. When operating with the auxiliary module in CCM $P_{D I R}$ can only be 50\%.

In [89] another variation is proposed where a forward type output is placed at the input of the auxiliary module. The main module is a converter that has an inductor at its input such as a boost or flyback. The auxiliary module can be any topology. The inductive front end and the inductor in the forward stage change the way the scheme takes energy from the supply. Different control methods are investigated to see their effect on the input current, but no prototype circuits were presented.

### 3.2.2 Single Switch Parallel PFC Topologies

## Bi-Flyback and Bi-Forward



Figure 3.16: Bi-Flyback converter


Figure 3.17: Bi-Forward converter with single transformer

The bi-flyback converter was proposed in [90] and is shown in figure 3.16. The output is fed directly from the line and from $C_{B}$. When $S_{1}$ is turned on the current in $N_{1}$ and $N_{3}$ ramps up. When $S_{1}$ turns off the energy is delivered to the load from both transformers. The ratios of the transformers determine how much of the output power it transfers. It should be designed so that most of the power goes via $N_{1}$ and $N_{2}$ so that as much power as possible is processed once. A good feature of this converter is that the capacitor $C_{B}$ is peak charged
and hence the voltage on it does not rise above the peak of the line, even when operating in CCM. The current wavefrom (similar waveform to that shown in figure 4.3) is far from ideal and the authors only design the converter to meet the class A part of IEC 61000-32. In [91] the idea is extended to the forward converter and design curves are presented. [92] evalutes the different conduction modes that the two transformers in the bi-flyback can work in (any combination except both in CCM) and their effect on the line current. The bi-forward converter has the transformer integrated into single device as shown in figure 3.17. Doing this changes the way the converter operates. Now $N_{1}$ is the primary when the input voltage is high. When the input voltage falls during the zero crossings $N_{2}$ becomes the primary winding. The point when $N_{2}$ takes over the power transfer is determined by the turns ratio. Again the converter is only designed to meet class A. In [93] design curves and guidelines are developed for the version in figure 3.17 of the bi-forward. [94] uses the biflyback as a small AC/DC adapter. In [95] the final version is shown to be just able to meet the class D regulation. The authors suggest the addition of the inductor $L_{1}$ in figure 3.18. The transformer is also converted to be centre-tapped to reduce the number of windings. The addition of $L_{1}$ improves the current shaping ability and the topology is able to meet class D with ease.


Figure 3.18: Bi-Forward converter with centre tapped primary winding and boost type input inductor

## Bi-Flyback 2: A Different Topology with the same Name

Another topology which integrates two flyback converters operating in DCM into a topology with one switch is presented in [96], and the basic topology is shown in figure 3.19. A similar topology is presented in [97] which was developed from the BIFRED. The input


Figure 3.19: The other bi-flyback converter
flyback transformer $T_{2}$ is operated under DCM and the output flyback transformer $T_{1}$ in CCM. When the input voltage is low (during the zero crossing) both transformers operate as flyback converters, both supplying the output. When the input voltage is high the transformer $T_{1}$ still operates as a flyback and supplies all the power to the output. The other transformer $T_{2}$ operates as a boost inductor ( $N_{4}$ is not used). The converter is operating in a similar manner to the BIFRED during this period. [98] implements the converter with an active clamp with a modified control scheme. [99] applies the PFC scheme to the asymetrical half bridge. [100] applies the scheme to the converter proposed in [73], and in [101] additional boost inductance is added in series with $N_{1}$ and a lossless snubber is added to the basic topology. [102] converts the input PFC cell (transformer $T_{2}$ ) into a "flyboost" with the addition of a diode in series with $N_{1}$. The operating principle is very much the same as the topology in [97]. A converter with similar operating principles but based on a flybạck current fed push-pull converter is introduced in [103], where the converter operates in boost mode during the zero crossings of the input voltage and buck mode when the input voltage is high.

### 3.3 Operation of Conventional Converters as Single-Stage PFC Converters

Another method of achieving single-stage PFC is to use an existing converter, but operate it so that it carries out both current shaping and output voltage control. Topologies suitable for this are ones that have an inductor on the front end such as the boost, flyback and Cuk converters. The Cuk converter in [104] is operated with DCM inductors and with normal
voltage feedback, hence the Cuk converter automatically draws almost sinusoidal current. The converter also features integrated magnetics. [105] uses coupled inductor SEPIC and Cuk converters with non-linear charge carrier control as single-stage PFC circuits, and [106] presents a PFC SEPIC converter with multiple outputs. In [107] a flyback converter using charge control is presented as being able to operate as a PFC converter while operating in CCM. A digital control scheme for a PFC flyback converter is presented in [108]. In [109] an active clamp flyback converter for PFC in distributed power systems is presented. The Sheppard-Taylor topology (which can be considered as a modified boost and a buck converter sharing the same switch) is used as a single stage PFC topology in [110]. [111] uses quasi-resonant flyback converters for PFC. The converter can be operated with the input inductor in DCM and the output inductor in CCM using PWM, or with the input inductor operating in CCM and the output inductor operating in DCM using frequency modulation to control the output voltage. When operated in the latter case the input current suffers negligible distortion. In [112] a class $D$ series resonant half bridge converter with fixed frequency with close to unity power factor is presented. In [113] discontinuous capacitor voltage mode converters for single stage PFC are presented. The discontinuous capacitor voltage mode converters are derived from the conventional DCM buck, buck-boost and boost converters. Unfortunately they do not build any of the converters presented. [114] applies the principle to a flyback converter, but with experimental results. In [115] isolated capacitive idling converters operating in DCM for PFC are presented. The capacitive idling converters shown are based on the flyback, Cuk, SEPIC and inverse SEPIC. In [116] a SEPIC capacitive idling converter operating in CCM and an auxiliary switch network is developed. A new current shaping technique in CCM is shown in [117] using inductor voltage sensing in the isolated Cuk, SEPIC and flyback converters.

### 3.4 Selection of the Most Promising Topologies

Keeping in mind that the topologies selected are to be considered as being used as PC power supplies, they will need to be simple and cost effective. Since there are two broad families (the series power delivery and parallel power delivery) of single stage converters then the most promising from each family is selected for further study.

Most of the parallel based topologies with more than one converter are not suitable for the
application of PC power supply. As most of the auxiliary converters are on the secondary of the transformer and a PC power supply has multiple secondaries this option will be expensive due to a large increase in components. Also complexity is increased. The second bi-flyback was unfortunately proposed too late to be considered for study, but may still suffer from the same variable voltage on the bulk capacitor as the BIFRED does. The one converter that stands out in this group is the bi-forward shown in figures 3.17. The biforward does not suffer from load dependant voltage stress when the output is operating in CCM as the series PFC circuits do. The basic converter has a simple operation, only requiring the addition of an extra transformer winding and three diodes on the basic forward converter. It should also have no problems with multiple outputs. Even though the topology is only designed to meet class A in [92] it may be possible to redesign it for class D . If that is not possible the addition of inductor $L_{1}$ in figure 3.18 can be implemented with little detrimentral effect (it is claimed that adding $L_{1}$ in [95] will not cause the voltage on the bulk capacitor to change appreciably).

From the series PFC topologies it was decided to study the topology in figure 3.8 introduced in [37]. This topology is considered promising as it operates with the output inductor in CCM, but also as the input inductor operates in CCM for some of the time input filtering requirements are reduced. Also it was considered that this topology deals with the bulk capacitor voltage problem to a reasonable extent, allowing the use of the converter on the universal voltage range. Most of the other options do not deal with the voltage on the bulk capacitor satisfactorily. It is undesirable to operate with a variable frequency due to increased complexity or to operate the output inductor in DCM since the output currents are quite high. Other topologies were considered to be too complicated for this application.

## Chapter 4

## Bi-Forward Converter

### 4.1 Introduction

The simplest version of the bi-forward is presented in [92] and [93]. This version has a single transformer core wound with two primary windings as shown in figure 4.1. The converter can be made more compact by integrating the two primary windings into one with a centre tap as shown in figure 4.2. This version was presented in [95]. Converting the primary windings into a single winding with a centre tap does not change the basic operation of the converter. In the centre tapped version $N_{1 A}+N_{1 B}$ is equal to $N_{1 A}$ of the the version in figure 4.1.


Figure 4.1: Bi-Forward converter with two primary windings

The original bi-forward and bi-flyback presented in [92] were only designed to pass the class A part of IEC 61000-3-2. The version with the centre tapped transformer in [95] is claimed to pass the class $D$ regulations at low line with only a 60 W output. These statements indicate that the basic converter will find it very difficult to pass the class D regulations, but


Figure 4.2: Bi-Forward converter with centre-tapped primary winding
not necessarily impossible. If the basic bi-forward is shown to be unable to meet class D regulations then it can be modified along the lines in [95] with the addition of an inductor placed between the diode bridge and the $D_{1} D_{2}$ junction. The main reason that makes this topology worth investigating is that the bulk capacitor voltage is independent of the load, normally being charged to the peak of the mains input.

### 4.2 Operation

The converter operation of the circuit in figure 4.2 is simple; the output is supplied either from $C_{B}$ via $N_{1 A}+N_{1 B}$ when the input voltage is low or from the input voltage source $v_{s}(t)$ via $N_{1 A}$ when the input voltage is high. The bi-forward operates in the same fashion as an ordinary forward converter, which is either being fed from $C_{B}$ or $v_{s}(t)$ depending on the line voltage level. When operating from $v_{s}(t)$ the duty cycle has to alter to keep $V_{o}$ constant as $v_{s}(t)$ changes. The bulk capacitor is recharged by peak charging.

The change over between feeding the output from $C_{B}$ to $v_{s}(t)$ or vice versa is controlled by the primary of the transformer. When operating from $v_{s}(t)$ the instantaneous voltage of $v_{s}(t)$ is applied across $N_{1 A}$ when $S_{1}$ is turned on. A voltage is thus induced in winding $N_{1 B}$; if the voltage across $N_{1 A}+N_{1 B}$ is higher than the bulk capacitor voltage then diode $D_{3}$ is reverse biassed and the output is still supplied from $v_{s}(t)$ via $D_{2}$. If the voltage across $N_{1 A}+N_{1 B}$ is lower than $V_{B}$ then the output is supplied from $C_{B}$. When $C_{B}$ is supplying the load the voltage across $N_{1 A}$ will be higher than the input voltage $v_{s}(t)$, reverse biassing $D_{2}$. The diode $D_{1}$ only conducts during bulk capacitor recharge, and is there to disconnect $C_{B}$ from $N_{1 A}$ and prevent it from supplying the load via $N_{1 A}$ instead of $v_{s}(t)$. The typical
input current waveform is shown in figure 4.3.


Figure 4.3: Typical input current waveform for a half line period showing the conduction periods

### 4.3 Analysis And Design

The main parameter in the design of a basic bi-forward converter is the turns ratio between $N_{1 A}$ and $N_{1 B}$. This turns ratio has several important effects:

1. It determines the conduction angle of the input current (length of time $v_{s}(t)$ supplies the output directly).
2. Following on from the conduction angle, the turns ratio also determines the conduction angle of $C_{B}$. If the mains conduction angle is long then the bulk capacitor has to supply the output for a short time and the recharging current is low and vice versa.
3. It determines the current and voltage stress across $S_{1}$.

Points 1 and 2 affect the level of the input current harmonics which must meet the regulations, but point 3 should not be neglected.

To examine the bi-forward converter, a test circuit was designed and built.

### 4.3.1 Specification

The specification for the test circuit is a simplified representation of a PC power supply specification and is outlined below;

- Operate from $90-130 \mathrm{~V}_{R M S}$ and $180-265 \mathrm{~V}_{R M S}$ at $47-63 \mathrm{~Hz}$
- Output power of $0-148 \mathrm{~W}$ at $5 \mathrm{~V}, 0-20 \mathrm{~A}$ and $12 \mathrm{~V}, 0-4 \mathrm{~A}$
- Efficiency of over $65 \%$
- Meet IEC 61000-3-2 Class D and A at $100 V_{R M S}$ and $230 V_{R M S}$ at 50 Hz
- Switching frequency of about 100 kHz

The bi-forward is loosely based on a 150 W forward converter PC power supply designed and manufactured by Minebea Electronics (UK) Ltd. The bi-forward does not have a voltage doubler front end (a scheme was later suggested in [95] after the converter was built) so the converter must be designed to operate from $90 V_{R M S}$ to $265 V_{R M S}$ as a single range.

### 4.3.2 Assumptions

The following assumptions were made during the analysis and design of the bi-forward and are also used in chapters 5, 6 and 7:

1. Switching frequency is 100 kHz .
2. Semiconductors are ideal. That is, they have zero voltage drop and resistance when conducting, infinite resistance when off and instantaneous switching transitions.
3. Magnetising inductance is infinite so magnetising current is zero and leakage inductance is zero.
4. All inductances, capacitances and resistances are ideal with no parasitic elements .

### 4.3.3 Analysis

All the analysis and design calculations were carried out using MathCad 2000. The analysis carried out follows that presented in [92,93], so most of it is not presented.

The input voltage is defined as:

$$
\begin{equation*}
v_{s}(t)=V_{p k} \cdot \sin (\omega \cdot t) \tag{4.1}
\end{equation*}
$$

and the turns ratio between $N_{1 A}$ and $N_{1 A}+N_{1 B}$ is defined as:

$$
\begin{equation*}
n=\frac{N_{1 A}+N_{1 B}}{N_{1 A}} \tag{4.2}
\end{equation*}
$$

If power, $P_{o}$, is supplied, then the energy lost $\left(E_{c}\right)$ by $C_{B}$ supplying the load during the zero crossings is:

$$
\begin{equation*}
E_{c}=P_{o} \cdot\left(2 \cdot t_{1}\right) \tag{4.3}
\end{equation*}
$$

where $t_{1}$ is the time from the start or stop of conduction to the zero crossing point.

Considering the energy loss across $C_{B}$ in equation 4.4, the voltage $C_{B}$ falls to ( $V_{m i n}$ ) can be found.

$$
\begin{equation*}
E_{c}=\frac{1}{2} \cdot C_{B} \cdot\left(V_{p k}^{2}-V_{m i n}^{2}\right) \tag{4.4}
\end{equation*}
$$

The recharge current for $C_{B}$ is:

$$
\begin{equation*}
i_{c}(t)=C_{B} \cdot \frac{d v_{s}}{d t}=C_{B} \cdot V_{p k} \cdot \omega \cdot \cos (\omega \cdot t) \tag{4.5}
\end{equation*}
$$

The recharging of $C_{B}$ starts when $v_{s}(t)=V_{\min }$ which gives a recharge start time of $t_{r}$ (equation 4.6) after the zero crossing of the input voltage. $C_{B}$ has been chosen to be $165 \mu \mathrm{~F}$ formed from two $330 \mu \mathrm{~F}$ capacitors in series. This value was chosen since it is the com-
bination being used in the 150 W power supply produced by Minebea. When the design procedure was started $C_{B}$ was initially chosen to be $470 \mu \mathrm{~F}$, but this is large and expensive hence the change to $165 \mu \mathrm{~F}$. The implications of this change are mentioned in section 4.4.1.

$$
\begin{equation*}
t_{r}=\frac{\sin ^{-1}\left(\frac{V_{\min }}{V_{p k}}\right)}{\omega} \tag{4.6}
\end{equation*}
$$

The input current waveform can now be constructed. The current, $i_{\text {dir }}(t)$, supplied directly to the output from the input can be considered as:

$$
\begin{equation*}
i_{d i r}(t)=\frac{P_{o}}{v_{s}(t)} \tag{4.7}
\end{equation*}
$$

Using figure 4.3 the input current, $i_{s}(t)$, for a half period of the input voltage can be considered as:

$$
\begin{array}{rlr}
i_{s}(t)= & 0 & 0<t<t_{1} \\
t_{4}<t<t_{5}  \tag{4.8}\\
& i_{\text {dir }}(t) & t_{1}<t<t_{2} \\
& t_{3}<t<t_{4} \\
& i_{d i r}(t)+i_{c}(t) & t_{2}<t<t_{3}
\end{array}
$$

If the bi-forward is built with a tertiary transformer reset winding then $N_{3}$ has to at most, equal $N_{1 A}$ to ensure that the transformer will reset during the $S_{1}$ off time. The reset winding can only be placed across $C_{B}$, thus during transformer reset the voltage seen across $S_{1}, V_{S 1}$, is:

$$
\begin{equation*}
V_{S 1}=V_{B}+\frac{N_{1 A}+N_{1 B}}{N_{3}} \cdot V_{B} \tag{4.9}
\end{equation*}
$$

Since $N_{3}=N_{1 A}$, then

$$
\begin{equation*}
V_{S 1}=V_{B}+n \cdot V_{B} \tag{4.10}
\end{equation*}
$$

When operating from $265 \mathrm{~V}_{R M S}$ the peak voltage on $C_{B}$ is $375 \mathrm{~V} . S_{1}$ is realized as a MOSFET (normal practise in current PC power supplies), and MOSFETs are only produced up to a maximum voltage of 1500 V . At this voltage the devices are expensive and the range
limited. 1200 V devices are also manufactured and are slightly more common. It is thus desirable that the voltage on $S_{1}$ should be kept below 1200V. From equation 4.10, $n$ has to be kept below $n_{\max }=2.2$ to be able to build a prototype. n was chosen as $2,1.3,1.57$ and 1.16 so that design curves could be plotted.

The rms harmonic currents of the input current can be found from the Fourier series for $i_{s}(t)$.


Figure 4.4: RMS input current harmonics compared to class D ( $b_{\text {reg } 200}$ curve) for 230 V input with an input power of 200 W with n as $2,1.3,1.57$ and 1.16. Traces are listed by side of graph.

Shown in figures 4.4 and A. 1 (in appendix A as both the plots look similar) are the harmonic plots at 200 W (assuming about $70 \%$ efficiency) input power at 230 V and 100 V compared to the class D regulation values. Figures 4.4 and A. 1 show that all four of the design curves are exceeding the class D limits at 200 W at both 100 V and 230 V for a large number of the odd harmonics. Similar curves produced for 75 W input power show a similar behaviour. Figures 4.5 and A. 2 (in appendix A) show plots for harmonic levels to class A at 230 V and 100 V , but only at full expected input power. At 100 V in figure A. 2 all the design curves are below the regulation values. For 230 V in figure 4.5 the design curves are very close to the class A limit, but they are still just exceeding it, but are close enough to possibly pass in practice. The effect of the value of $C_{B}$ on the input current harmonics is shown in appendix


Figure 4.5: RMS input current compared to class A (curve $b_{A}$ ) for 230 V input with an input power of 200 W with $n$ as $2,1.3,1.57$ and 1.16 . Traces are listed by side of graph: 1st value is $n$, 2nd value is the input voltage and 3rd value is the power.
B.

From figures 4.5 and A. 2 values of n around 2 seem to produce realisable designs which has the best chance to meet class A. The 8th, 10 th, 12 th, 15 th, 17 th, 20 th, 22 nd, 32 th, 34 th, 35 th are the harmonics it fails on at 230 V . The even harmonics are expected to be low (see the simulation results in section 4.4.1). Thus $N_{1 A}=N_{1 B}$ appears to be the best design to pursue. It would appear to be impossible to meet class D with any value of n. Even though it is shown in figure 4.5 that some harmonics are just exceeding the limits, it is likely that in a prototype converter that they could meet the class A regulation as the current shape will not be as sharp as shown in figure 4.3.

## Design of Transformer Turns and Output Filter

It was decided to use the same output filter design for the bi-forward as is used in a Minebea 150W supply. That is

| $L_{2: 5 \mathrm{~V}}$ | $15.4 \mu \mathrm{H}$ |
| :--- | ---: | ---: |
| $L_{2: 12 \mathrm{~V}}$ | $64 \mu \mathrm{H}$ |
| $C_{1: 5 \mathrm{~V}}$ | $2200 \mu \mathrm{~F}$ (changed from $1800 \mu \mathrm{~F}$ as this is rare part to find) |
| $C_{1: 12 \mathrm{~V}}$ | $470 \mu \mathrm{~F}$ |

Since the transformer for the bi-forward has a different structure to a conventional forward converter transformer it was decided to design a completely new one. When the converter is supplying the output directly from the mains the minimum voltage across $N_{1 A}$ is 63.5 V when $n=2$, and when the converter is operating from $C_{B}$ via $N_{1 A}+N_{1 B}$ the minimum voltage is 86 V . When the converter is operating from $265 \mathrm{~V}_{R M S}$ the maximum voltage across $N_{1 A}+N_{1 B}$ or $N_{1 A}$ is only 375 V . Considering this, $N_{1 A}+N_{1 B}$ was chosen to be 44 turns, with $N_{1 A}$ and $N_{3}$ as 22 turns for $n=2$. The number of secondary turns were chosen to be 5 turns on the 5 V output and 11 turns on the 12 V output, which are just large enough to ensure that the secondary transformer voltage would be high enough to still produce the desired output voltages when running from $C_{B}$ at 127 V with the existing output LC filters. The transformer was designed and built for the case where $C_{B}$ is $470 \mu \mathrm{~F}$ and the drop in voltage is only to about 100 V . When $C_{B}$ was changed to $165 \mu \mathrm{~F}$ the voltage dropped to 86 V . This late design change is shown later to cause a slight problem with a loss of output voltage regulation at 90 V input voltage when suppling the output from $C_{B}$ and is discussed in section 4.4.1.

When operating from $C_{B}$ the duty cycle is given by

$$
\begin{equation*}
D=\frac{V_{o} \cdot N_{2}}{V_{B} \cdot\left(N_{1 A}+N_{1 B}\right)} \tag{4.11}
\end{equation*}
$$

and when operating from the input supply $v_{s}(t)$

$$
\begin{equation*}
D=\frac{V_{o} \cdot N_{2}}{v_{s}(t) \cdot N_{1 A}} \tag{4.12}
\end{equation*}
$$

Figure 4.6 shows how the duty ratio varies over a hall-mains period for 90 V and $265 \mathrm{~V}_{R M S}$. The duty ratio is below 0.5 for the $90 V_{R M S}$ and not too low at $265 V_{R M S}$ so that the control IC has problems turning $S_{1}$ on properly.


Figure 4.6: Variation of duty cycle over a line half period at 90 V and 265 V input with n as 2 . Traces are listed by side of graph, 1st value is $\mathrm{n}, 2$ nd value is the input voltage and 3rd value is the number of turns on $N_{1 A}$.

## Sizing of Semiconductors

Design equations are presented in general terms so that they can be used for different values of $n$. Devices used are heavily over-rated to reduce the risk of component failure on the prototype converter.

## $\operatorname{MOSFET}\left(\mathbf{S}_{1}\right)$

The voltage across the MOSFET for $n=2$ is 1125 V . Following the method outlined in [118] the RMS current through $S_{1}$ at 90 V is 2.73 A . The peak current from inspection in $S_{1}$ is 7.33 A , when the converter operates from 265 V input voltage. For this application the APT1201R2BLL, a 1200V 12A $1.2 \Omega \mathrm{R}_{\text {dson }}$ device was selected. A small 1200 V diode, the BYD33U, was chosen for the reset winding $N_{3}$.

## Secondary Diodes ( $\mathbf{D}_{4: 5 \mathrm{~V}}, \mathbf{D}_{5: 5 \mathrm{~V}}, \mathbf{D}_{4: 12 \mathrm{~V}}$ and $\mathbf{D}_{5: 12 \mathrm{~V}}$ )

The 5 V diodes have a total average current of 20 A through the pair $I_{D 4: 5 V}+I_{D 5: 5 \mathrm{~V}}$, so a 20 A (average) diode was used for each since the average current in each diode will be below 20A.

When operating from a 265 V mains input the voltage seen across the diode $D_{5: 5 \mathrm{~V}}, V_{D 5: 5 \mathrm{~V}}$,
is expressed in equation 4.13 and is calculated to be 86 V when $n=2$, and a BY51-200, a 200V 20A device was chosen. This means that ordinary diodes are used instead of Schottky diodes on the low voltage high current output which will have a noticeable effect on efficiency (voltage drop across ordinary diodes is approximately twice that of Schottky diodes).

$$
\begin{equation*}
V_{D 5: 5 V}=V_{p k} \cdot \frac{N_{2: 5 V}}{N_{1 A}} \tag{4.13}
\end{equation*}
$$

Applying equation 4.13 to the 12 V secondary the voltage across the diodes is expected to yield 188 V with $n=2$. The 12 V diodes have a total average current of 4 A through the pair $I_{D 4: 12 V}+I_{D 5: 12 V}$, so the BYT08P-400, an 8 A (average) diode was used for each ( 8 A diodes were the easiest/cheapest to use).

## Diodes $\mathbf{D}_{1}, \mathbf{D}_{2}$ and $\mathbf{D}_{3}$

The voltage seen across $D_{3}, V_{D 3}$, is expressed in equation 4.14. The worst condition is if $C_{B}$ is completely discharged and the input voltage is at its maximum of 375 V . This gives $V_{C B}$ as a possible 750 V with $n=2$. Again following the methods in [118] the average current in $D_{3}$ at 90 V is 0.378 A . From inspection of the current waveform the peak current through $D_{3}$ is 3.64 A at 265 V input.

$$
\begin{equation*}
V_{D 3}=v_{s}(t)\left(1-\frac{N_{1 B}}{N_{1 A}}\right)-V_{B} \tag{4.14}
\end{equation*}
$$

A similar procedure is used for $D_{2}$ and the average current is calculated to be 0.949 A with $n=2$ at 90 V input. The peak current for $D_{2}$ is the same as for $S_{1}$ when operating from $N_{1 A}$ which is 7.33 A for $n=2$. The voltage across $D_{2}, V_{D 2}$, can be deduced from equation 4.15. The worst case scenario for this diode is when the input voltage $v_{s}(t)$ is zero and the bulk capacitor voltage is at its maximum. This gives $V_{D 2}$ as 750 V when $n=2$.

$$
\begin{equation*}
V_{D 2}=V_{B} \cdot n-v_{s}(t) \tag{4.15}
\end{equation*}
$$

Diode $D_{1}$ only conducts when the bulk capacitor $C_{B}$ is being recharged and thus the average current through $D_{1}, I_{a v: D 1}$, is:

$$
\begin{equation*}
I_{a v: D 1}=\frac{1}{T} \cdot \int_{t_{r}}^{\frac{T}{2}} C_{B} \cdot V_{p k} \cdot w \cdot \cos (w \cdot t) d t \tag{4.16}
\end{equation*}
$$

This is calculated to be 0.439 A with $n=2$. The maximum voltage seen across $D_{1}$ is the bulk capacitor voltage which is 375 V .

## Diode Bridge

The voltage seen across the bridge diodes is $v_{s}(t)$, and the average current is the average of $i_{s}(t)$. These are calculated to be 375 V for $265 \mathrm{~V}_{R M S}$ input and 0.968 A when the input voltage is $90 \mathrm{~V}_{R M S}$. The GBU6J was chosen, which is a $600 \mathrm{~V}, 6 \mathrm{~A}$ device.

## Control Circuit

Single stage PFC topologies such as the bi-forward are designed to perform current shaping as part of regulating the output voltage (ie it is a by-product). Since this is the case, the simple method of output voltage regulation was chosen which is fixed frequency PWM with voltage mode control. The UC 3524 control IC was used.

### 4.4 Simulation of the Bi-Forward Converter

To confirm the operation, and to check that the design produced would work, the bi-forward was simulated using PSpice. As in this case simulation is only used as a confirmation tool and not a detailed design method, the models used in the simulation are the more basic ones. Figure 4.7 shows the circuit schematic entered into the schematic editor of PSpice.

To speed up simulation times the two outputs have been reduced to one 5 V output operating with the full output power (148W). The transformer is made up from inductances $L_{1}$ to $L_{4}$ which are coupled using linear coupling coefficients $K_{1}$ to $K_{6}$. The coupling coefficients of $K_{1}$ to $K_{6}$ are set to 1 which represents ideal coupling. For a SMPS transformer a typical coupling coefficient is 0.999 , since this is so close to 1 it was rounded up to make the simulations run more efficiently. The magnetising inductance of the primary is approximately the inductance value of the inductor $L_{1}$. The inductance value of $L_{1}$ is chosen as the value


Figure 4.7: PSpice circuit schematic
measured from a standard PC power supply transformer. The turns ratio is set by the inductance ratios as shown in equation 4.17. The diodes are the simple Dbreak models (with the area set to 500 for $D_{1}$ to $D_{5}$ ). The MOSFET $\left(S_{1}\right)$ is represented by a voltage controlled switch.

$$
\begin{equation*}
L_{2}=\left(\frac{N_{2}}{N_{1 A}}\right)^{2} \cdot L_{1} \tag{4.17}
\end{equation*}
$$



Figure 4.8: PSpice voltage mode controller

The bi-forward needs to have a feedback loop to keep the output voltage constant when operating directly from the line (an ordinary forward converter could be simulated with D set to a constant value and produce a constant voltage output). In figure 4.8 the feedback and gate driving pulse generator part of the simulation circuit is highlighted. The first EVALUE box $E_{1}$ is used as an error amplifier. The output voltage is fed back to the negative input and the positive is connected to the reference voltage, which in this case is set to be the required output voltage. The resistor and capacitor network ( $R_{2}$ and $C_{3}$ ) provides error compensation. The values of $R_{2}$ and $C_{3}$ were determined by trial and error. The limit term specifies the open loop gain of the amplifier ( 100 , set low to avoid convergence errors) and the maximum and minimum output voltages. The second EVALUE box $E_{2}$ is used as a comparator. The two inputs are the output of the error amplifier and a clock signal. The clock signal is a modified ramp from 0 to 5 V at 100 kHz . The signal ramps up for half of a cycle and then sits at 5 V until the start of the next cycle; this is used to limit the duty ratio to 0.5 . The limit term is set up in the same manner as for $E_{1}$. The output of $E_{2}$ is a square wave driving signal. The AND gate and voltage source V4 are included to avoid convergence problems when the simulation starts by delaying the application of the driving
signal to the voltage controlled switch.
The part of the schematic in figure 4.7 formed from $F_{2}, C_{12}$ and $R_{14}$ is used to produce an averaged version of the input current, as otherwise all that is seen is a set of high frequency DCM current pulses giving no clue to the overall waveform shape. The component $F_{1}$ is a current controlled current source and $C_{12}$ and $R_{14}$ form a filter.

The simulations are carried out with the accuracies in PSpice set as shown in table 4.1, so that the simulations are not too slow and can reach a steady state result in a reasonable time. The capacitors and inductors have been set with initial conditions close to expected operating conditions so that the simulation will quickly reach a steady state. This also reduces the transient effects of the first cycle which may have a bearing on the measured current harmonics. The simulations were carried out at $90 \mathrm{~V}, 100 \mathrm{~V}, 230 \mathrm{~V}$ and 265 V RMS. The simulations at 100 V and 230 V are to examine the input current, and the 90 V and 265 V simulations are to check current and voltage stresses. $10 \%$ or better agreement is hoped for between simulation results and analysis predictions.

| Setting Name | New Setting |
| :---: | :---: |
| ABSTOL | $10 \mu \mathrm{~A}$ |
| ITL2 | 50 |
| ITL4 | 500 |
| LIMPTS | 10 k |
| RELTOL | 0.005 |
| VNTOL | 0.1 mV |

Table 4.1: PSpice settings that have been changed

### 4.4.1 Simulation Results

Tables F. 1 and F. 2 in appendix F show the current harmonics for full power input at 230 V and 100 V compared to the regulation values for class D and A . The input power was calculated in PSpice. From table F.1, PSpice predicts that the topology at 230 V will only pass class D for the 3rd and 5th harmonic (Mathcad for 200W predicts passes at the 3rd, 5th, 7th, 9th, 11th, 25th, 27th, 29th, and 33rd), and fails class A at the 15th, 17th, 23rd, 31st and 37th harmonics (Mathcad predicts 8th 10th, 12th, 15th, 17th, 20th, 22nd, 32th, 34th, 35th). For 100V in table F. 2 Pspice predicts that the bi-forward will only pass the 3rd, 5th, 7th, 15th, 25th and 31st harmonics for class D (Mathcad predicts 3rd, 5th, 7th, 9th, 11th, 25th, 27th,

29th, and 33rd) and completely passes class A (as does Mathcad for 200W).
Table 4.2 shows the peak voltages and currents (ignoring spikes) for the semiconductors as predicted by PSpice with a $265 \mathrm{~V}_{\text {RMS }}$ input voltage. When comparing the average and RMS currents for $90 V_{R M S}$ input calculated in Mathcad in section 4.3 and predicted by PSpice, the difference between them was found to be above the desired $10 \%$. The calculations were redone, but considering diode voltage drops, switch losses, the same input power as PSpice and considering the discharging of the bulk capacitor $C_{B}$ while it was supplying the output, the results of which are shown in table 4.3, but not including the values calculated in section 4.3. These modifications brought the calculated values to within $10 \%$ of the simulated values. The diode voltage drops when conducting were measured to be 0.705 V for $D_{1}$ to $D_{5}$ in PSpice and $D_{7}$ to $D_{10}$ as 1.5 V . The voltage across $S_{1}$ was measured to be 3.3 V when $D_{3}$ was conducting and 6.8 V when $D_{2}$ was conducting in PSpice. These were the values used in the recalculation. The voltage on the capacitor was calculated to fall from 125.6 V to 84.8 V with a 90 V input. The peak voltages for $D_{1}$ to $D_{3}$ were recalculated for normal operating conditions. When simulating at 90 V the output voltage fell from 5 V to 4.7 V when the output was supplied from $C_{B}$. This is due to $C_{B}$ becoming discharged to below a voltage where the duty cycle cannot open up any more (duty is limited to 0.5 ), to maintain output voltage. This happens as the circuit was originally designed to operate with $C_{B}$ as $470 \mu \mathrm{~F}$ where $V_{C B}$ was only expected to fall to 110 V . The problem could be solved by reconnecting the two $330 \mu \mathrm{~F}$ capacitors in parallel when operating from the low line, but as this is only a minor defect they are left in series.

| Device | Peak Voltage/V |  | Peak Current/A |  |
| :---: | :---: | :---: | :---: | :---: |
|  | PSpice | Mathcad | PSpice | Mathcad |
| $S_{1}$ | 1183 | 1122 | 7.12 | 7.33 |
| $D_{1}$ | 213 | 375 | 3.87 | - |
| $D_{2}$ | 372 | 375 | 7.15 | 7.33 |
| $D_{3}$ | 363 | 375 | 3.55 | 3.64 |
| $D_{4: 5 \mathrm{~V}}$ | 84 | 86 | N/A | N/A |
| $D_{5: 5 \mathrm{~V}}$ | 84 | 86 | N/A | N/A |

Table 4.2: Peak voltage and current on key components at 265 V measured in PSpice compared to Mathcad predictions

| Device | Average or RMS <br> Current/A |  |
| :---: | :---: | :---: |
|  | PSpice | Mathcad |
| $S_{1}$ | $3.22 \mathrm{~A}_{R M S}$ | $3.11 \mathrm{~A}_{R M S}$ |
| $D_{1}$ | 0.491 A | 0.545 A |
| $D_{2}$ | 1.30 A | 1.21 A |
| $D_{3}$ | 0.490 A | 0.521 A |
| $D B$ | 0.853 A | 0.968 A |

Table 4.3: Average or RMS currents in key components at 90 V measured in PSpice compared to Mathcad predictions including device voltage drops


Figure 4.9: Line frequency waveforms produced by PSpice at 230 V input voltage and 150 W output power. Top trace) averaged input current seen as a voltage across $R_{14}$ and, bottom trace) unaveraged input current

### 4.4.2 Simulation Waveforms

Figure 4.9 shows the unfiltered input current at line frequency of the bi-forward for $n=2$ at $230 \mathrm{~V}_{R M S}$ input which is just 100 kHz current pulses superimposed onto the recharging of $C_{B}$ (the triangular section). The top trace is the averaged current displayed as the voltage across $R_{14}$. This is very similar in shape to the predicted shape from equation 4.8. The waveforms for 100 V and 75 W input are not shown as they are very similar.


Figure 4.10: Simulated line frequency current through diode $D_{3}$ (top trace), inductor $L_{1}$ and $S_{1}$ (middle trace) and diode $D_{2}$ (bottom trace) for 230 V and full load output at line frequency

Figure 4.10 shows the line frequency waveforms for the current through $D_{3}, L_{1}$ and $D_{2}$. They show $D_{3}$ only conducts during the zero crossings (the part between conduction periods is pulses which occur on the switching transitions). A similar effect can be seen for $D_{2}$ which is conducting when the input voltage is high. The current in $L_{1}$ and $S_{1}$ is a combination of both. The current waveforms for $D_{3}, L_{1}$ and $D_{2}$ at switching frequency are very similar to CCM current waveforms in a normal forward converter.

### 4.5 Experimental Results

The prototype circuit could be run from either an isolation transformer and variac or a transformer coupled AC source. When running via the isolation transformer and variac the input voltage waveform to the circuit had a flattened peak due to a distorted mains voltage waveform in the laboratory. Shown in figure 4.11 is the final circuit schematic for the circuit that was tested and in figure 5.20 is a photograph of the experimental circuit with an input inductor. Table G. 1 in appendix G lists the components.


Figure 4.11: Final and complete circuit schematic for the bi-forward converter

### 4.5.1 Changes to the Prototype

To improve the current waveform drawn by the converter a $1 \mu \mathrm{~F}$ capacitor, $C_{2}$ was placed across the diode bridge rectifier. This helps to stabilise the voltage on the DC side of the bridge. The other change was to place a RCD snubber across MOSFET $S_{1}$ to reduce turn off losses, as $S_{1}$ was suffering from thermal run away at high voltage and power. The snubber circuit is shown in figure 4.11. The snubber was designed following the procedure in [119].

### 4.5.2 Harmonic Tests

The harmonic tests were carried out at 75 W and full load input power, both at 100 V and 230 V , but not at 230 V and full load as the converter was operating incorrectly. The tests were carried out using a Hewlett Packard AC source and harmonic measuring program at Minebea Electronics. The results are shown in figures 4.12, 4.13 and 4.14. These figures show that the converter is unable to meet class D, particularly at 75 W where the converter fails at almost every odd harmonic apart from the 3rd and 5th at 230 V and a large number at 100 V . At full load the performance is better, only failing at the 11 th, 13 th, 15 th, 35 th and 37th at 100 V . Many of the class D harmonic limits are exceeded by a large margin. These results compare well with the PSpice results in table F. 2 and the results from the Mathcad analysis shown in figures A. 1 and A.2. At 100 V full load the converter passes the class A regulations. This is the same as predicted by both PSpice and the analysis.


Figure 4.12: Measured RMS input current harmonics at 100 V and full load compared to class D and A

### 4.5.3 Voltage Stress on MOSFET $\mathrm{S}_{1}$

The voltage on $S_{1}$ was measured to be 845 V at 265 V input. This is lower than expected from PSpice and the analysis, both of which predicted over 1100 V . The reason this voltage is lower is because the MOSFET snubber circuit is resetting the transformer instead of the


Figure 4.13: Measured RMS input current harmonics at 100 V and 75 W input power compared to class D


Figure 4.14: Measured RMS input current harmonics at 230 V and 75 W input power (77W) compared to class D
tertiary winding $N_{3}$. This was proven, since when the voltage across the reset winding diode $D_{6}$ was measured it never became forward biassed. This occured across the whole input voltage range. The snubber primary purpose is as a switching aid and not to reset the transformer. In [93] a RCD snubber is used to reset the transformer and the reset winding, $N_{3}$, is removed.

### 4.5.4 Efficiency

Efficiency readings taken during harmonic tests are given in table 4.4

| Input Voltage/V | Output Power/W | Input Power/W | Efficiency/\% |
| :---: | :---: | :---: | :---: |
| 100 V | 57.8 | 76 | 76 |
| 100 V | 143 | 214 | 66.8 |
| 230 V | 56.6 | 77.7 | 72.9 |

Table 4.4: Efficiency measurements for the bi-forward converter at 100 V and 230 V

### 4.6 Conclusion

This study shows that the bi-forward converter is not as attractive as was expected. It was not expected to pass the class $D$ regulations, but it was expected to meet the class A regulations, and was predicted to have difficulties at 230 V full load. The use of an RCD MOSFET snubber was found to be useful in that it was resetting the transformer at a lower voltage than expected, meaning that a lower voltage device could be used. Using an RCD snubber would also allow the duty cycle to extend beyond 0.5 . The efficiency reading at full load is dissapointing. This is due to the use of ordinary diodes on the 5 V output instead of Schottky diodes normally used in this sort of application.

In light of the fact that the basic bi-forward converter is not able to pass class D , and since it is class D which PC power supplies need to pass, it was decided not to do any more tests on this version and to work on the modified version to be described in the next chapter and showing more promise. The basic bi-forward is most likely ideal for use in low power applications (100W or less output) which only have to meet class A.

## Chapter 5

## Bi-Forward Converter with Input

## Inductor

### 5.1 Introduction

In chapter 4 the bi-forward converter was investigated. It was found to be unable to pass the class D regulations and only just meet the class A regulations at low powers ( 200 W at 100 V ). In spite of this the bi-forward converter in chapter 4 has a simple operation, and the voltage on the bulk capacitor does not rise above the peak voltage of the line. To improve the PFC performance of the bi-forward converter an inductor, $L_{1}$, was added to the converter as shown in figure 5.1, by Zhao in [95]. The inductor changes the current shape and increases the conduction period of the input current. With the addition of $L_{1}$ the converter in [95] was able to meet class D with ease and with little detriment to the voltage level on $C_{B}$ (it rises a small amount above the peak of the line).

### 5.2 Operation

In figure 5.2 the input current waveform is shown for a half line period: the dashed lines are transitions between different conduction methods that occur.


Figure 5.1: Bi-Forward converter with input inductor $L_{1}$


Figure 5.2: Typical input current waveform for a half line period showing the different conduction periods of $L_{1}$

## Period 1: $\mathfrak{t}_{a}$ to $\mathfrak{t}_{b}$ and $\mathbf{t}_{g}$ to $\boldsymbol{t}_{h}$

During the zero crossings from $t_{a}$ to $t_{b}$ and $t_{g}$ to $t_{h}$ the output is supplied entirely from $C_{B}$ and no current is flowing through the input part of the circuit.

Period 2: $\mathfrak{t}_{b}$ to $\mathbf{t}_{c}$ and $\mathbf{t}_{f}$ to $\mathbf{t}_{g}$



Figure 5.3: a: Current waveforms for $L_{1}, D_{3}$ and $L_{2}$ when input voltage is low between $t_{b}$ to $t_{c}$ and $t_{f}$ to $t_{g}$, b: Current waveforms for $L_{1}, D_{3}$ and $L_{2}$ when input voltage is higher between $t_{c}$ to $t_{d}$ and $t_{e}$ to $t_{f}$.

At low input voltages from $t_{b}$ to $t_{c}$ and $t_{f}$ and $t_{g}$ in figure 5.3a $L_{1}$ is in DCM. Shown in figure 5.3a are the key switching frequency waveforms for this period. The device $S_{1}$ is turned on at $t_{0}$ and the current in $L_{1}$ ramps up from zero. This current also flows in $N_{1 A}$ of the transformer supplying the output. This is topped up by supplying the remaining output power from the capacitor $C_{B}$ via diode $D_{3}$ and both parts of the transformer primary. The current in $L_{2}, I_{L 2}$, is formed from

$$
\begin{equation*}
I_{L 2}=\left(N_{1 A} / N_{2}\right) \cdot I_{L 1}+\left(\left(N_{1 A}+N_{1 B}\right) / N_{2}\right) \cdot I_{D 3} \tag{5.1}
\end{equation*}
$$

As the voltage across $L_{1}$ is small the current never rises high enough to supply the output on its own. At $t_{1}, S_{1}$ is turned off and the current in $L_{1}$ is discharged into $C_{B}$ until $t_{2}$. At
$t_{3}$ the cycle repeats.

## Period 3: $\mathbf{t}_{c}$ to $\mathbf{t}_{d}$ and $\mathbf{t}_{e}$ to $\mathbf{t}_{f}$

Further on in the cycle from $t_{c}$ to $t_{d}$ and $t_{e}$ to $t_{f}$ the switching frequency behaviour is now as shown in figure 5.3b. The current in $L_{1}$ ramps up quickly from $t_{0}$ when $S_{1}$ is turned on as the voltage across $L_{1}$ is higher. Again the output current is topped up by current from $C_{B}$. At $t_{1}$ the current in $L_{1}$ equals the current in $L_{2}$ (seen through the transformer by turns ratio $N_{2}: N_{1 A}$ ) and the two connect in series supplying the complete output power directly from the input. At $t_{2}, S_{1}$ is turned off and $L_{1}$ discharges into $C_{B}$ until $t_{3}$. At $t_{4}$ the cycle repeats.

## Period 4: $\mathbf{t}_{d}$ to $\mathbf{t}_{e}$




Figure 5.4: a: Current waveforms for $L_{1}, \quad D_{3}$ and $L_{2}$ when input voltage is high between $t_{d}$ to $t_{e}$, b: Current waveforms for $L_{1}, D_{3}$ and $L_{2}$ when converter enters period 2A.

Across the peak of the line from $t_{d}$ to $t_{e}$ the converter enters a fourth operating condition where the current in $L_{1}$ is in CCM. The switching frequency waveforms are shown in figure 5.4a. When $S_{1}$ turns on at $t_{0}$ there is already current flowing in $L_{1}$. The current in $L_{1}$ now starts to ramp up. The current is topped up by current from $C_{B}$. At $t_{1}$ the current in
$L_{1}$ equals the current in $L_{2}$ (seen through the transformer) and the two connect in series supplying the complete output power directly from the input. At $t_{2} S_{1}$ turns off and the current in $L_{1}$ discharges into $C_{B}$ until $t_{3}$ when $S_{1}$ is turned on again for the next cycle.

## Period 2A

While carrying out the analysis it was found that there was another possible operating mode for $L_{1}$ during period 2 . This is where $L_{1}$ goes into CCM, but the current has not reached the reflected secondary current, so the output is also supplied from $C_{B}$ for the whole of the on period. Shown in figure 5.4 b is the switching frequency waveforms for this period. It is possible from this period to enter period 4 directly.

At $t_{0} S_{1}$ is turned on. The current in $L_{1}$ is already flowing and will now start to ramp up. At $t_{1} S_{1}$ will turn off and the current in $L_{1}$ will ramp down until $t_{3}$ when the cycle repeats itself. The current in $L_{1}$ never reaches the reflected secondary current so the output is also supplied from $C_{B}$ for the whole period. If the current in $L_{1}$ reaches the reflected secondary current during the on time of $S_{1}$ then the converter will enter period 4.

### 5.3 Analysis

All the analysis and design calculations were carried out using MathCad 2000.

### 5.3.1 Assumptions

In addition to the assumptions in section 4.3.2 the following assumptions were made:

1. The secondary current is assumed to be a constant dc value without any inductor ripple on $L_{2}$ when seen from the primary side of the transformer. This makes the equations developed solvable for the period $t_{c}$ to $t_{h}$, which they are not if the inductor $L_{2}$ current ripple is considered.
2. The voltage on the bulk capacitor is constant during a line cycle.
3. During a switching cycle the input voltage is constant.

### 5.3.2 Analysis at Switching Frequency

The input voltage is defined as:

$$
\begin{equation*}
v_{s}(t)=V_{p k} \cdot \sin (\omega \cdot t) \tag{5.2}
\end{equation*}
$$

Period 1: $\mathfrak{t}_{a}$ to $t_{b}$ and $\mathbf{t}_{e}$ to $t_{f}$

The output is supplied completely from $C_{B}$ and the input current is zero. The converter is operating just like an ordinary forward converter.

## Period 2: $\mathbf{t}_{b}$ to $\mathbf{t}_{c}$ and $\mathbf{t}_{f}$ to $\mathbf{t}_{g}$

During this period the output is supplied by both the input and $C_{B}$ jointly for the complete duty cycle as shown in figure 5.3 a. The duty ratio, $D_{2}$, is set by the bulk capacitor, $C_{B}$, where the voltage on $C_{B}$ is $V_{B}$.

$$
\begin{equation*}
D_{2}=\frac{\left(N_{1 A}+N_{1 B}\right) \cdot V_{o}}{N_{2} \cdot V_{B}} \tag{5.3}
\end{equation*}
$$

The inductor $L_{1}$ is operating in DCM. Applying $v=L \cdot \frac{d i}{d t}$ during the on time of $S_{1}$ gives:

$$
\begin{equation*}
v_{s}(t)-\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}=\frac{L_{1} \cdot I_{p k 2} \cdot f_{s}}{D_{2}} \tag{5.4}
\end{equation*}
$$

where $f_{s}$ is the switching frequency.

When $S_{1}$ turns off $L_{1}$ discharges into $C_{B}$ until the current reaches zero and is blocked by diode $D_{1}$. The discharge equation for $L_{1}$ is

$$
\begin{equation*}
V_{B}-v_{s}(t)=\frac{L_{1} \cdot I_{p k 2} \cdot f_{s}}{D_{f 2}} \tag{5.5}
\end{equation*}
$$

Equating 5.4 and 5.5 the fall time duty ratio, $D_{f 2}$, can be found:

$$
\begin{equation*}
D_{f 2}=\frac{\left(v_{s}(t)-\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}\right) \cdot D_{2}}{V_{B}-v_{s}(t)} \tag{5.6}
\end{equation*}
$$

The peak current, $I_{p k 2}$, in $L_{1}$ for one switching cycle is:

$$
\begin{equation*}
I_{p k 2}=\frac{\left(v_{s}(t)-\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}\right) \cdot D_{2}}{L_{1} \cdot f_{s}} \tag{5.7}
\end{equation*}
$$

The average current, $I_{a v 2}$, in $L_{1}$ during one switching cycle of this period is:

$$
\begin{equation*}
I_{a v 2}=\frac{D_{2}+D_{f 2}}{2} \cdot I_{p k 2} \tag{5.8}
\end{equation*}
$$

This period will begin when the input voltage $v_{s}(t)$ is higher than the voltage at the centre tap of the transformer primary windings:

$$
\begin{equation*}
v_{s}(t)>\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B} \tag{5.9}
\end{equation*}
$$

## Period 3: $\mathbf{t}_{c}$ to $t_{d}$ and $t_{g}$ to $t_{h}$

This period is when $L_{1}$ is still operating in DCM, but the current in $L_{1}$ reaches the reflected load current and takes the complete throughput load current causing $C_{B}$ to stop conducting (see figure 5.3b).

The period will start and end when the current ramping up in $L_{1}$ reaches the reflected current in $L_{2}$ (current in $L_{2}$ is $I_{o}$ ) seen through winding $N_{1 A}$ at time $t_{1}$ (figure 5.3a). Rearranging equation 5.4 and solving for $t$ when $I_{p k 2}$ is the reflected average current in $L_{2}$ gives:

$$
\begin{equation*}
t_{c}=\frac{\sin ^{-1}\left[\frac{\frac{N_{2}}{N_{1 A}} \cdot I_{o} \cdot L_{1} \cdot f_{s}}{D \cdot V_{p k}}+\frac{N_{1 A} \cdot V_{B}}{\left(N_{1 A}+N_{1 B}\right) \cdot V_{p k}}\right]}{\omega} \tag{5.10}
\end{equation*}
$$

From figure 5.3b the current in $L_{1}$ will ramp up from zero to the reflected current of $L_{2}$ through $N_{2} / N_{1 A}$ from $t_{0}$ to $t_{1}$. This period is considered as a small part of the duty cycle $\Delta D_{3}$. Taking account of assumption 1 (section 5.3.1), $\Delta D_{3}$ is calculated to be:

$$
\begin{equation*}
\Delta D_{3}=\frac{\frac{N_{2}}{N_{1 A}} \cdot I_{o} \cdot L_{1} \cdot f_{s}}{v_{s}(t)-\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}} \tag{5.11}
\end{equation*}
$$

Following the same assumption the duty $D_{f 3}$ for the discharge of $L_{1}$ into $C_{B}$ during the switch $S_{1}$ off period is calculated to be:

$$
\begin{equation*}
D_{f 3}=\frac{\frac{N_{2}}{N_{1 A}} \cdot I_{o} \cdot L_{1} \cdot f_{s}}{V_{B}-v_{s}(t)} \tag{5.12}
\end{equation*}
$$

Equations 5.11 and 5.12 are formed from applying $v=L \frac{d i}{d t}$ to $L_{1}$ over the relevant period. During the remaining conduction period between $t_{1}$ and $t_{2}\left(\left(D_{3}-\Delta D_{3}\right)\right.$ expressed as a duty) the current in $L_{1}$ is considered constant as:

$$
\begin{equation*}
I_{L 1}=\frac{N_{2}}{N_{1 A}} \cdot I_{o} \tag{5.13}
\end{equation*}
$$

The overall duty cycle $D_{3}$ for $S_{1}$ during this period can be calculated from the flux balance for $L_{2}$ shown in equation 5.14:

$$
\begin{equation*}
\frac{V_{o}\left(1-D_{3}\right)}{L_{2}}=\frac{\left(\frac{N_{2}}{N_{1 A}} \cdot v_{s}(t)-V_{o}\right) \cdot\left(D_{3}-\Delta D_{3}\right)}{\left(\frac{N_{1 A}}{N_{2}}\right)^{2} \cdot L_{1}+L_{2}}+\frac{\left(\frac{N_{2}}{N_{1 A}+N_{1 B}} \cdot V_{B}-V_{o}\right) \cdot \Delta D_{3}}{L_{2}} \tag{5.14}
\end{equation*}
$$

Equation 5.14 is rearranged to give $D_{3}$,

$$
\begin{equation*}
D_{3}=\frac{\frac{V_{o}+\left(V_{o}-\frac{N_{2}}{N_{1 A}+N_{1 B}}\right) \cdot \Delta D_{3}}{L_{2}}+\frac{\left(\frac{N_{2}}{N_{1 A}} \cdot v_{s}(t)-V_{o}\right) \cdot \Delta D_{3}}{\left(\frac{N_{2}}{N_{1 A}}\right)^{2} \cdot L_{1}+L_{2}}}{\frac{\frac{N_{2}}{N_{1 A}} \cdot v_{s}(t)-V_{o}}{\left(\frac{N_{2}}{N_{1 A}}\right)^{2} \cdot L_{1}+L_{2}}+\frac{V_{o}}{L_{2}}} \tag{5.15}
\end{equation*}
$$

The average current, $I_{a v 3}$, in $L_{1}$ during this period is calculated to be:

$$
\begin{equation*}
I_{a v 3}=\frac{N_{2}}{N_{1 A}} \cdot I_{o} \cdot\left(2 \cdot D_{3}+D_{f 3}-\Delta D_{3}\right) \tag{5.16}
\end{equation*}
$$

## Period 4: $\mathbf{t}_{\boldsymbol{d}}$ to $\mathbf{t}_{\boldsymbol{e}}$

Period 4 will be entered if:

$$
\begin{equation*}
1=D_{3}+D_{f 3} \tag{5.17}
\end{equation*}
$$

This equation can be solved to give the time after the zero crossing that period 4 is entered by substituting from equations $5.15,5.12$ and 5.11 for $D_{3}, D_{f 3}$ and $\Delta D_{3}$. During this period assumption 1 (section 5.3.1) is still valid. The current rise, $\Delta I_{4}$, in $L_{1}$ will be from a non zero value to the reflected secondary current. This is expressed in equation 5.18 where assumption 1 is still valid. This is shown in equation 5.18:

$$
\begin{equation*}
\Delta I_{4}=\frac{\left(v_{s}(t)-\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}\right) \cdot \Delta D_{4}}{L_{1} \cdot f_{s}} \tag{5.18}
\end{equation*}
$$

where $\Delta D_{4}$ is the duty ratio for the rise of current in $L_{1}$ from the turn on of $S_{1}$ to the reflected secondary current from $t_{0}$ to $t_{1}$ in figure 5.4a.

The current fall in $L_{1}$ during the off time $\left(t_{2}\right.$ to $\left.t_{3}\right)$ is similarly expressed in equation 5.19:

$$
\begin{equation*}
\Delta I_{4 F}=\frac{\left(V_{B}-v_{s}(t)\right) \cdot\left(1-D_{4}\right)}{L_{1} \cdot f_{s}} \tag{5.19}
\end{equation*}
$$

It is assumed that during one switching cycle the current in $L_{1}$ will make one full excursion and return to the current at the start of the cycle, ie the flux balances. Duty cycle $D_{4}$, the overall duty ratio for $S_{1}$, can be expressed in the same way as the duty $D_{3}$ in equation 5.15. Equations 5.18 and 5.19 can be equated to give $D_{4}$, as in equation 5.20.

$$
\begin{equation*}
D_{4}=\frac{\left(v_{s}(t)-\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}\right) \cdot \Delta D_{2}+v_{s}(t)-V_{B}}{v_{s}(t)-V_{B}} \tag{5.20}
\end{equation*}
$$

Equating equations 5.15 and 5.20 gives $\Delta D_{4}$ to be:

$$
\begin{align*}
\Delta D_{4}= & \frac{\frac{\left(v_{s}(t)-V_{B}\right) \cdot\left(\frac{N_{2}}{N_{1 A}} \cdot v_{s}(t)-V_{o}\right)}{\left(\frac{N_{2}}{N_{1 A}}\right)^{2} \cdot L_{1}+L_{2}}}{\frac{1}{L_{2}} \cdot\left(\left(V_{o}-\frac{N_{2}}{N_{1 A}+N_{1 B}} \cdot V_{B}\right) \cdot\left(v_{s}(t)-V_{B}\right)-V_{o} \cdot\left(v_{s}(t)-\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}\right)\right)}+ \\
& \frac{\left(v_{s}(t)-V_{B}\right) \cdot\left(\frac{N_{2}}{N_{1 A}} \cdot v_{s}(t)-V_{o}\right)}{\left(\frac{N_{2}}{N_{1 A}}\right)^{2} \cdot L_{1}+L_{2}}  \tag{5.21}\\
& \frac{\frac{N_{2}}{N_{1 A} \cdot v_{s}(t)-V_{o}}\left(\frac{N_{2}}{N_{1 A}}\right)^{2} \cdot L_{1}+L_{2}}{} \cdot\left(1-v_{s}(t)+\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}\right)
\end{align*}
$$

$\Delta D_{4}$ can then be substituted to give $D_{4}$ in equation 5.15. The current in $L_{1}$ at the beginning ( $I_{4 \min }$ ) and end ( $I_{4 \max }$ ) of the switching cycle is:

$$
\begin{equation*}
I_{4 \min }=\frac{N_{2}}{N_{1 A}} \cdot I_{o}-\Delta I_{4} \tag{5.22}
\end{equation*}
$$

The average current, $I_{a v 4}$ in $L_{1}$ during a switching cycle for period 4 is:

$$
\begin{equation*}
I_{a v 4}=\frac{N_{2}}{N_{1 A}} \cdot I_{o}-\frac{\Delta I_{4}}{2} \cdot\left(1-\Delta D_{4}+D_{4}\right) \tag{5.23}
\end{equation*}
$$

## Period 2A

This is when $L_{1}$ is operating in CCM but the current in $L_{1}$ has not reached the reflected secondary current. This operation mode will occur when the duty cycle, $D_{2}$ (set by $C_{B}$ ), and the fall duty cycle, $D_{f 2}$, together are greater than 1 . From equation 5.24 the time $t_{2 A}$ after the zero crossing that period 2 A occurs is;

$$
\begin{equation*}
t_{2 a}=\frac{\sin ^{-1}\left(\frac{V_{B}}{V_{p k}} \cdot\left(1-D_{2}+\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot D_{2}\right)\right)}{w} \tag{5.24}
\end{equation*}
$$

where $D_{2}$ is as expressed in equation 5.3. During the on time the current in $L_{1}$ will rise by:

$$
\begin{equation*}
\Delta I_{2 A r}=\frac{\left(v_{s}(t)-\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}\right)}{L_{1} \cdot f_{s}} \tag{5.25}
\end{equation*}
$$

The current in $L_{1}$ during the off time will fall by:

$$
\begin{equation*}
\Delta I_{2 A f}=\frac{\left(V_{B}-v_{s}(t)\right) \cdot(1-D)}{L_{1} \cdot f_{s}} \tag{5.26}
\end{equation*}
$$

The current rise $\Delta I_{2 A r}$ and fall $\Delta I_{2 A f}$ are not equal since the duty cycle is set by the flux balance on $L_{2}$ and not $L_{1}$. This means that the current in $L_{1}$ at the end of a switching cycle is not the same as at the beginning. The difference between the two is

$$
\begin{equation*}
I_{2 A d i f}=\Delta I_{2 A r}-\Delta I_{2 A f} \tag{5.27}
\end{equation*}
$$

The peak current, $I_{p k 2 A}$, during a switching cycle in $L_{1}$ will be:

$$
\begin{equation*}
I_{p k 2 A}=2 \cdot \Delta I_{2 A r}-\Delta I_{2 A f} \tag{5.28}
\end{equation*}
$$

The average current, $I_{a v 2 A}$, for a switching cycle during this period in $L_{1}$ is approximated by:

$$
\begin{equation*}
I_{a v 2 A}=I_{2 A d i f}+\frac{\Delta I_{2 A r}}{2} \tag{5.29}
\end{equation*}
$$

## Period 4A

The period 4 style conduction following period 2 A is considered slightly differently to period 4 when entered from period 3 . Because of this it is renamed period 4A.

Period 4A conduction will be entered when the current in $L_{1}$ reaches the reflected secondary current which is as assumed in assumption 1 in section 5.3.1. From equation 5.28 solved for when the peak current in $L_{1}$ is $\frac{N 2}{N 1 A} \cdot I_{o}$, this occurs at $t_{3 A}$ after the zero crossing and is as showñ in equation 5.30:

$$
\begin{equation*}
t_{3 A}=\frac{\sin ^{-1}\left(\frac{L_{1} \cdot f_{s} \cdot I_{o} \cdot \frac{N_{2}}{N_{1 A}}+V_{B} \cdot\left(2 \cdot D_{2} \cdot \frac{N_{1 A}}{N_{1 A}+N_{1 B}}-D_{2}+1\right)}{\left(1-D_{2}\right) \cdot V_{p k}}\right)}{\omega} \tag{5.30}
\end{equation*}
$$

As for period 2A, period 4 A is considered to not have the flux on $L_{1}$ balance during a switching cycle as the the duty cycle is again set by the flux balance of $L_{2}$ and the current in $L_{2}$ at the end of the cycle will not be the same as at the start. Using the minimum value of the current in $L_{1}$ calculated for period 2A, the duty ratio for the rise in current in $L_{1}$ up to the reflected load current is $\Delta D_{4 A}$ and is expressed as:

$$
\begin{equation*}
\Delta D_{4 A}=\frac{\left(\frac{N_{2}}{N_{1 A}} \cdot I_{o}-I_{2 A m i n}\right) \cdot L_{1} \cdot f_{s}}{v_{s}(t)-\frac{N_{1 A}}{N_{1 A}+N_{1 B}} \cdot V_{B}} \tag{5.31}
\end{equation*}
$$

where

$$
\begin{equation*}
I_{2 A \min }=I_{p k 2 A}-\Delta I_{2 A f} \tag{5.32}
\end{equation*}
$$

This value of $\Delta D_{4 A}$ can be substituted into equation 5.15 to give the on time duty cycle $D_{4 A}$. During the off period the current in $L_{1}$ is assumed to fall back to $I_{2 A \min }$.

The average current in $L_{1}$ during this period is approximated to:

$$
\begin{equation*}
I_{a v 4 A}=\frac{\frac{N_{2}}{N_{1 A}} \cdot I_{o}+I_{2 A \min }}{2} \cdot\left(1+\Delta D_{4 A}-D_{4 A}\right)+\frac{N_{2}}{N_{1 A}} \cdot\left(D_{4 A}-\Delta D_{4 A}\right) \tag{5.33}
\end{equation*}
$$

### 5.3.3 Analysis over a Half Line Period

Depending on the output power and the size of $L_{1}$ the converter will not necessarily work in all the four periods. If the current in $L_{1}$ is unable to meet the reflected load current at all during the on time of $S_{1}$ during a half mains cycle, the converter will only operate in periods 1 and 2 , and the input current, $i_{s}(t)$ is defined as:

$$
\begin{align*}
& i_{s}(t)= 0  \tag{5.34}\\
& t_{a}<t<t_{b} \quad t_{g}<t<t_{h} \\
& I_{a v 2}(t) \\
& t_{b}<t<t_{g}
\end{align*}
$$

If the current in $L_{1}$ is able to meet the reflected secondary then the converter will also operate in period 3 as well, but if the current in $L_{1}$ always falls to zero before the start of
the next switching cycle it will not enter period 4 . The input current for this operation state is:

$$
\begin{array}{rll}
i_{s}(t)= & 0 & t_{a}<t<t_{b} \\
& t_{g}<t<t_{h}  \tag{5.35}\\
& I_{a v 2}(t) & t_{b}<t<t_{c}
\end{array} t_{f}<t<t_{g} .
$$

All four periods will occur if $L_{1}$ enters CCM. The input current will then be defined as:

$$
\begin{array}{rll}
i_{s}(t)= & 0 & t_{a}<t<t_{b} \\
t_{g}<t<t_{h}  \tag{5.36}\\
& I_{a v 2}(t) & t_{b}<t<t_{c} \\
& t_{f}<t<t_{g} \\
& I_{a v 3}(t) & t_{c}<t<t_{d} \\
& t_{e}<t<t_{f} \\
& I_{a v 4}(t) & t_{d}<t<t_{e}
\end{array}
$$

If the converter does enter period 2 A conduction, but not period 4 A conduction, then the input current is:

$$
\begin{align*}
& i_{s}(t)= 0 \\
& t_{a}<t<t_{b} \quad t_{e}<t<t_{f}  \tag{5.37}\\
& I_{a v 2}(t) \\
& t_{b}<t<t_{c} \quad t_{d}<t<t_{e} \\
& I_{a v 2 A}(t) \\
& t_{c}<t<t_{d}
\end{align*}
$$

If the converter enters periods 2 A and 4 A the input current is expressed as:

$$
\begin{array}{rll}
i_{s}(t)= & 0 & t_{a}<t<t_{b} \\
t_{g}<t<t_{h}  \tag{5.38}\\
& I_{a v 2}(t) & t_{b}<t<t_{c} \\
t_{f}<t<t_{g} \\
& I_{a v 2 A}(t) & t_{c}<t<t_{d} \\
& t_{e}<t<t_{f} \\
& I_{a v 4 A}(t) & t_{d}<t<t_{e}
\end{array}
$$

The input power to the converter can also be expressed in five different ways depending on the number of operation periods the converter is operating in.

For operation in periods 1 and 2.

$$
\begin{equation*}
P_{i n}=\frac{2}{T} \cdot \int_{t_{b}}^{\frac{T}{2}} I_{a v 2}(t) \cdot v_{s}(t) d t \tag{5.39}
\end{equation*}
$$

where $T$ is the half line period.

For operation in periods 1, 2 and 3 .

$$
\begin{equation*}
P_{\text {in }}=\frac{2}{T} \cdot \int_{t_{b}}^{t_{c}} I_{a v 2}(t) \cdot v_{s}(t) d t+\frac{2}{T} \cdot \int_{t_{c}}^{\frac{T}{2}} I_{a v 3}(t) \cdot v_{s}(t) d t \tag{5.40}
\end{equation*}
$$

For operation in periods 1, 2, 3 and 4.
$P_{i n}=\frac{2}{T} \cdot \int_{t_{b}}^{t_{c}} I_{a v 2}(t) \cdot v_{s}(t) d t+\frac{2}{T} \cdot \int_{t_{c}}^{t_{d}} I_{a v 3}(t) \cdot v_{s}(t) d t+\frac{2}{T} \cdot \int_{t_{d}}^{\frac{T}{2}} I_{a v 4}(t) \cdot v_{s}(t) d t$

For operation in periods 1, 2 and 2A.

$$
\begin{equation*}
P_{i n}=\frac{2}{T} \cdot \int_{t_{b}}^{t_{c}} I_{a v 2}(t) \cdot v_{s}(t) d t+\frac{2}{T} \cdot \int_{t_{c}}^{\frac{T}{2}} I_{a v 2 a}(t) \cdot v_{s}(t) d t \tag{5.42}
\end{equation*}
$$

For operation in periods 1, 2, 2A and 4A.

$$
\begin{equation*}
P_{i n}=\frac{2}{T} \cdot \int_{t_{b}}^{t_{c}} I_{a v 2}(t) \cdot v_{s}(t) d t+\frac{2}{T} \cdot \int_{t_{c}}^{t_{d}} I_{a v 2 a}(t) \cdot v_{s}(t) d t+\frac{2}{T} \cdot \int_{t_{d}}^{\frac{T}{2}} I_{a v 4 a}(t) \cdot v_{s}(t) d t \tag{5.43}
\end{equation*}
$$

The RMS current harmonic levels can be calculated from the Fourier series for the waveform and compared to the IEC 61000-3-2 regulation values.

### 5.4 Converter Design

This version of the bi-forward (with input inductor $L_{1}$ ) is a modified version of the basic bi-forward converter of chapter 4 with the addition of input inductor $L_{1}$. This reduces the number of design parameters to just one, which is the inductance value of $L_{1}$ (the only additional component). If the converter was being designed from scratch then the important design parameters would be

- The value of $L_{1}$
- Transformer turns ratio - in particular between $N_{1 A}$ and $N_{1 B}$
- The value of $L_{2}$

The specification for this circuit is the same as in section 4.3.1.

### 5.4.1 Effect of Inductance Value of $\mathbf{L}_{1}$ on Input Current RMS Harmonics

In [95] the value of inductance for $L_{1}$ is low at only $20 \mu \mathrm{H}$, hence low values of $L_{1}$ around that area are investigated. An efficiency of about $70 \%$ is assumed so when the converter is working at full output power the input power will be about 200 W . $L_{1}$ was set to be 10,20 , 50 , and $100 \mu \mathrm{H}$.

Shown in figure 5.5 is the odd harmonic spectrum for 230 V and 200 W input power. Harmonic 27 for $20 \mu \mathrm{H}$ is very large (exceeding the regulations) and is most likely just an anomaly due to the current waveform being too ideal, or a Mathcad calculation error. $50 \mu \mathrm{H}$ just exceeds the regulations at the 9th and 11th harmonics. All the rest of the current harmonics are below the class $D$ regulation values for all values of $L_{1}$. The plot for $10 \mu \mathrm{H}$ is operating in periods 1,2 and 3 , the plot for $20 \mu \mathrm{H}$ is operating in just periods 1 and 2 and the plots for $50 \mu \mathrm{H}$ and $100 \mu \mathrm{H}$ are both operating in periods 1,2 and 2 A . Similar curves for 75W input power show all the current harmonics are below the class D regulation values for all values of $L_{1}$, but have not been included in the thesis. At 75 W the curves for 10 and $20 \mu \mathrm{H}$ are operating in periods 1,2 and 3 , the curve for $50 \mu \mathrm{H}$ is operating in just periods 1 and 2 and the curve for $100 \mu \mathrm{H}$ is operating in periods 1,2 and 2A.

Shown in figure 5.6 is the odd harmonic spectrum for 100 V and 200 W input power. All three values of $L_{1}(10,20$ and $50 \mu \mathrm{H})$ shown pass the class D regulation. The plot for $10 \mu \mathrm{H}$ is operating in periods 1,2 and 3 , the plot for $20 \mu \mathrm{H}$ is operating in periods $1,2,2 \mathrm{~A}$ and 4 A and the plot for $50 \mu \mathrm{H}$ is operating in periods 1,2 and 2 A . The plot for $100 \mu \mathrm{H}$ is not shown as the voltage on the bulk capacitor $C_{B}$ was calculated to be less than the peak of the line which would cause $C_{B}$ to peak charge and distort the current waveform. A similar set of curves for 75 W indicated that all values of $L_{1}(10,20,50$ and $100 \mu \mathrm{H})$ passed the class D regulation. The curves observed for 10 and $20 \mu \mathrm{H}$ are operating in periods 1,2 and 3 , the


Figure 5.5: Input current class D (trace $b_{\text {reg } 200}$ ) harmonics for 230 V input with an input power of 200W with $L_{1}$ as $10,20,50$ and $100 \mu \mathrm{H}$. Traces are listed by side of graph, 1st value is the voltage on $C_{B}$ and the 2 nd value is the value of $L_{1}$.
curve for $50 \mu \mathrm{H}$ is operating in periods $1,2,2 \mathrm{~A}$ and 4 A and the curve for $100 \mu \mathrm{H}$ is operating in periods 1,2 and 2 A .

Shown in figures 5.7, 5.8, 5.9, 5.10 and 5.11 are predicted (filtered) current waveforms for the different possible conduction periods the converter operates in. These figures show the variety of different current waveform shapes the converter could draw depending on the power, input voltage and size of $L_{1}$. Figures 5.7 (operation in periods 1,2 and 3), 5.8 (operation in periods 1 and 2) and 5.9 (operation in periods 1,2 and 2 a ) are all at 230 V and 200W input and show the different current waveforms possible depending on the size of $L_{1}$. Figures 5.10 and 5.11 are included to illustrate the current waveform in the remaining two periods 4 and 4A. When the converter enters period 3 (in figures 5.7 and 5.10) the current waveform takes on a much shallower slope due to the output current being fed from the input. In 5.10 the slope of the current increases again when period 4 is entered.


Figure 5.6: Input current class D (trace $b_{\text {reg } 200100}$ ) harmonics for 100 V input with an input power of 200 W with $L_{1}$ as 10,20 and $50 \mu \mathrm{H}$. Traces are listed by side of graph, 1 st value is the voltage on $C_{B}$ and the 2 nd value is the value of $L_{1}$.


Figure 5.7: Predicted input current waveform at 200 W input power at 230 V with $L_{1}$ as $10 \mu \mathrm{H}$. The current is flowing in periods 1,2 and $3 . V_{B}$ is 360 V .


Figure 5.8: Predicted input current waveform at 200 W input power at 230 V with $L_{1}$ as $20 \mu \mathrm{H}$. The current is flowing in periods 1 and $2 . V_{B}$ is 365 V .


Figure 5.9: Predicted input current waveform at 200 W input power at 230 V with $L_{1}$ as $50 \mu \mathrm{H}$. The current is flowing in period 1,2 and $2 \mathrm{a} . V_{B}$ is 341 V .


Figure 5.10: Predicted input current waveform at 25 W input power at 90 V with $L_{1}$ as $10 \mu \mathrm{H}$. The current is flowing in period $1,2,3$ and $4 . V_{B}$ is 128 V .


Figure 5.11: Predicted input current waveform at 25 W input power at 100 V with $L_{1}$ as $20 \mu \mathrm{H}$. The current is flowing in period $1,2,2 \mathrm{a}$ and $4 \mathrm{a} . V_{B}$ is 159 V .

### 5.4.2 Effect of Inductance Value of $\mathbf{L}_{1}$ on the Bulk Capacitor Voltage

Figures 5.12, 5.13, 5.14 and 5.15 show how the bulk capacitor voltage varies with power for $L_{1}$ equal to $10,20,50$ and $100 \mu \mathrm{H}$ with input voltages of $90 \mathrm{~V}, 115 \mathrm{~V}, 230 \mathrm{~V}$ and 265 V respectively. The way the bulk capacitor voltage varies is different for each value of $L_{1}$ because of the different periods the converter operates in.

In all four figures $(5.12,5.13,5.14$ and 5.15$)$, when $L_{1}$ is $10 \mu \mathrm{H}$ the voltage on $V_{B}$ rises as the throughput power rises. When $L_{1}$ is $10 \mu \mathrm{H}, L_{1}$ is operating in conduction periods 1,2 , and 3, except at 90 V and 25 W input where $L_{1}$ just enters period 4 as well. The voltage on bulk capacitor $C_{B}$ is rising so as to keep the input and output charge from $C_{B}$ equal during the line cycle. Charge is taken from $C_{B}$ during the whole line period. This charge is replaced by an equal amount from $L_{1}$ discharging during the off periods. At light loads most of the charge to the output is delivered directly from the input, $L_{1}$ is in period 2 for a short period and $\Delta D$ is also short, but $C_{B}$ is still supplying the output completely during period 1. To balance the input and output charge from $C_{B}$, the voltage on $C_{B}$ at low powers falls to give $L_{1}$ a long discharge time ( $D_{f}$ and $D_{f 2}$ ), as the peak current level is low. At higher powers the reflected output current flowing in $L_{1}$ is much higher. Therefore to deliver the charge $C_{B}$ needs to keep the output supplied, a shorter discharge time is possible as the current starts much higher, so the overall charge delivered to $C_{B}$ is much more than at low power. The only way then to balance the charge in and out of $C_{B}$ over a line cycle is for the voltage on $C_{B}$ to rise as power increases.

When $L_{1}$ is 20 and $50 \mu \mathrm{H}$ the voltage on $C_{B}$ rises as power increases and then falls again
at higher power. At low power they are operating in periods 1,2 and 3 so the voltage is rising when the power goes up. When $L_{1}$ is at $50 \mu \mathrm{H}$ it leaves conduction period 3 at about 50W and just operates in periods 1 and 2, plus sometimes 2 A and possibly 4A. At this point the voltage will level off and start to fall as power goes up. When $L_{1}$ is $20 \mu \mathrm{H}$ operation in period 3 is lost much higher in the power range and a drop in voltage only starts to appear around 200 W .


Figure 5.12: Predicted voltage on bulk capacitor $C_{B}$ at 90 V input for $L_{1}=10,20$, 50 and $100 \mu \mathrm{H}$. Traces are listed by side of graph. 1st value is the input voltage and the 2 nd value the value of $L_{1}$.


Figure 5.13: Predicted voltage on bulk capacitor $C_{B}$ at 115 V input for $L_{1}=10,20$, 50 and $100 \mu \mathrm{H}$. Traces are listed by side of graph. 1st value is the input voltage and the 2 nd value the value of $L_{1}$.

When direct conduction from the input to the output occurs, the charge balance on $C_{B}$


Figure 5.14: Predicted voltage on bulk capacitor $C_{B}$ at 230 V input for $L_{1}=10,20$, 50 and $100 \mu \mathrm{H}$. Traces are listed by side of graph. 1st value is the input voltage and the 2 nd value the value of $L_{1}$.


Figure 5.15: Predicted voltage on bulk capacitor $C_{B}$ at 265 V input for $L_{1}=10,20$, 50 and $100 \mu \mathrm{H}$. Traces are listed by side of graph. 1st value is the input voltage and the 2 nd value the value of $L_{1}$.
causes voltage to rise as power goes up. When direct conduction does not occur it causes the voltage on $C_{B}$ to fall as power goes up. When direct conduction occurs the duty cycle is only affected by the voltage on $C_{B}$ by a small amount, hence the only way to control the charge balance on $C_{B}$ is with the discharge of $L_{1}$. When $C_{B}$ is conducting significantly during a line cycle, duty cycle can be used to balance the charge in and out of $C_{B}$. This causes the voltage on $C_{B}$ to fall as power goes up to deliver the required charge to the output, or to cause the voltage to rise at low power to reduce charge taken from $C_{B}$.

The voltage on $C_{B}$ when is $L_{1}$ equal to $100 \mu \mathrm{H}$ is falling across the whole power range, as the converter is operating almost all the time in periods 1,2 and 2 A , where there is no direct conduction between the input and output.

### 5.4.3 Duty Cycle Variation



Figure 5.16: Predicted duty cycle variation for 100 V 200W input over a half line cycle. Red trace is $D_{2}$ the duty cycle when supplied from $C_{B}$, blue dot trace is $D_{3}$ the on duty cycle for $S_{1}$, green dash trace is $\Delta D_{3}$ the duty of the period where $L_{1}$ is charged up to the load current, lilac dash-dot trace is $D_{f 3}$ the duty for the fall of current in $L_{1}$ to zero and light blue trace is $D_{1}+D_{f 2}$ the overall condution duty for $L_{1}$ with $V_{B}$ at 361 V and $L_{1}$ equal to $10 \mu \mathrm{H}$.

Shown in figure 5.16 is the plot of the different duty ratios that occur when operating in periods 1 to 3 plotted to show how they vary over a half line cycle. The three most important
lines are the red line for duty cycle for $D_{2}$ (duty cycle when the output is supplied from $C_{B}$ for the whole of the on time), the blue dot curve for $D_{3}$ (duty cycle when operating in period 3) and the green dash curve for $\Delta D_{3}$ (the duty for the rise of current in $L_{1}$ in period 3). The converter will operate with duty $D_{2}$ until the point where the curves for $D_{2}, D_{3}$ and $\Delta D_{3}$ all intersect. In figure 5.16 this occurs after about 0.002 s where $D_{3}$ and $\Delta D_{3}$ gently fall through $D_{2}$ : from this point the converter will operate with duty cycle $D_{3}$ and is in period 3. At the same intersection $\Delta D_{3}$ falls below $D_{3} . \Delta D_{3}$ is the charging up duty cycle for $L_{1}$ and has to be below $D_{3}$ when in period 3. At the similar crossing point just before 0.008 s the converter again reverts to operating with $D_{2} . D_{f 3}$ is shown for completeness. $D_{3}+D_{f 3}$ is shown to check if the converter will enter period 4: this occurs when the curve exceeds 1. If the $D_{3}$ and $\Delta D_{3}$ curves do not fall below the $D_{3}$ curve the converter will not enter period 3.

### 5.4.4 Selection of $\mathbf{L}_{1}$

From the harmonic plots and voltage on $C_{B}$ plots it was decided to set $L_{1}$ to be 10 or $20 \mu \mathrm{H}$. When operating in the low voltage range of 90 V to 130 V the $100 \mu \mathrm{H}$ inductance produced a voltage on $C_{B}$ lower than the peak of the mains at 200 W which will cause peak charging, and distort the input current waveform. Also the converter does not enter period 3 very often as it should do. Because of these two reasons $100 \mu \mathrm{H}$ was considered to be too high. With $L_{1}$ at $50 \mu \mathrm{H}$ the class D regulation was exceeded at 230 V 200 W . Looking at the bulk capacitor voltage figures 5.15 and 5.14 , the voltage goes very high to 423 V with a 265 V input (it does with all the other values of $L_{1}$, but it also goes that high (421V) when operating from 230 V input, whereas it does not with the other values). Due to these two reasons a value for $L_{1}$ of $50 \mu \mathrm{H}$ was also considered too high.

It was decided to test the prototype using $L_{1}$ set to 10 or $20 \mu \mathrm{H}$ (it only requires the removal of a couple of turns of the $L_{1}$ inductor to change its value from 20 to $10 \mu \mathrm{H}$ ). These two values were considered to give the best design based on what had been investigated because

- It would appear that they will pass class D regulations from 75 W to 200 W at both 100 V and 230 V .
- They both operate mainly with period 3 type conduction.

All four values for $L_{1}$ have very high peak voltages shown in table 5.4.4 and figure 5.15 There is very little difference between them, all being around 420 V , but $L_{1}$ equal to $10 \mu \mathrm{H}$ gives the lowest at 415 V . Since they are all similarly high this has very little effect on which value to use, but there is a slight benefit of using $L_{1}$ equal to $10 \mu \mathrm{H}$.

| Inductance $/ \mu \mathrm{H}$ | Voltage $/ \mathrm{V}$ |
| :---: | :---: |
| 10 | 415 |
| 20 | 425 |
| 50 | 423 |
| 100 | 423 |

Table 5.1: Peak voltage seen on the bulk capacitor $C_{B}$ with 265 V input

### 5.4.5 Sizing of Semiconductors

It is expected that the current stresses in this version of the bi-forward will be about the same as in the bi-forward converter in chapter 4. The only concern converting from the bi-forward converter to this version with input inductor $L_{1}$ is the voltage seen across certain components due to the increase of peak voltage on $C_{B}$ from 375 V to 425 V .

The diodes $D_{1}$ to $D_{3}$ are already rated for 1000 V , so the slight increase in bulk capacitor voltage will not affect these three devices. The voltages across the MOSFET $S_{1}$ and the secondary diodes $D_{4: 5 \mathrm{~V}}, D_{5: 5 \mathrm{~V}}, D_{4: 12 \mathrm{~V}}$ and $D_{5: 12 \mathrm{~V}}$ are the ones that need checking.

## MOSFET $_{1}$

Using equation 4.10 the voltage across $S_{1}$ (when there is no snubber across $S_{1}$ ) is 1275 V when $V_{B}$ is at its peak of $425 \mathrm{~V}\left(L_{1}\right.$ is $20 \mu \mathrm{H}$ ), which is 75 V higher than what the MOSFET for $S_{1}$ is rated for. The snubber which is fitted to the bi-forward converter in chapter 4 must therefore, be left across $S_{1}$ to reduce the reset voltage of the transformer. In chapter 4 it reduced the voltage across $S_{1}$ from an expected 1120 V to 845 V and it was expected to have a similar effect on this variation of the topology. It was measured as 830 V .

## Secondary Diodes

Using equation 4.13 the voltage across the secondary diodes without a snubber across $S_{1}$ was calculated to be:

$$
\begin{array}{cc}
D_{4: 5 \mathrm{~V}}, D_{5: 5 \mathrm{~V}} & 96 \mathrm{~V} \\
D_{4: 12 \mathrm{~V}}, D_{5: 12 \mathrm{~V}} & 213 \mathrm{~V}
\end{array}
$$

The diodes used for the 5 V output are already rated for 200 V and for the 12 V output they are rated for 400 V . There should be no danger of these voltage ratings being exceeded.

### 5.5 Simulation

Figure 4.7 shows the simulation schematic used in PSpice, with an inductor called $L_{12}$ added between $F_{2}$ and the $D_{1}$ and $D_{2}$ junction. The simulation was carried out in the same manner as in chapter 4. Again the output voltage is 5 V and the transformer was made up of coupled inductors with values set to give the correct turns ratio. The network formed from $F_{2}, C_{12}$ and $R_{14}$ was used to see the averaged input current shape as in section 4.4.

### 5.5.1 Simulation Results

In tables F. 3 and F.4, in appendix F, are the RMS harmonic currents measured in PSpice for a 150 W output power at 100 V and 230 V respectively. For $L_{1}$ equal to 10 and $20 \mu \mathrm{H}$ the simulation results at full output power show the converter passing class D at both 100 V and 230 V . The class D harmonics shown are for the simulation with lowest input power. This does not change any harmonic that would have passed into one that fails for the other simulations, as the measured RMS harmonic currents are far smaller than the regulation's values. There is only a couple of watts between the higher powered simulation and lower power simulation. This is a similar prediction to the Mathcad analysis of the two designs passing class D (without the large harmonic current seen for the 27th harmonic in some of the analysis).

The simulations were also run at 265 V input with 150 W output to find the capacitor bulk voltage and the voltages across $S_{1}, D_{4}$ and $D_{5}$ without a MOSFET snubber. The results are shown in table 5.2. These results confirm that the snubber across the MOSFET will be
required to keep the transformer reset voltage below 1200 V .

| Device | Voltage/ V |
| :---: | :---: |
| $L_{1}=10 \mu \mathrm{H}$ |  |
| $C_{B}$ | 413 |
| $S_{1}$ | 1238 |
| $D_{4}$ | 93 |
| $D_{5}$ | 65.6 |
| $L_{1}=20 \mu \mathrm{H}$ |  |
| $C_{B}$ | 432 |
| $S_{1}$ | 1298 |
| $D_{4}$ | 97.6 |
| $D_{5}$ | 56.5 |

Table 5.2: Simulated voltage on key components with 265 V input and 150 W output

### 5.5.2 Simulation Waveforms

In figure 5.17 are shown the waveforms of the input current for an output of 150 W with a 100 V input and $L_{1}$ equal to $10 \mu \mathrm{H}$. The "averaged current" seen across resistor $R_{14}$ is similar in shape to the predicted averaged current in figure 5.7. The slight lean to the left of the waveform is due to the voltage on the bulk capacitor changing during the line cycle (charging up). The current in $L_{1}$ is entering period 3. The lower trace shows how the current will look before filtering. It is noted that the switching frequency current always returns to zero.

In figure 5.18 is the same set of waveforms but for $L_{1}$ equal to $20 \mu \mathrm{H}$. In this case the converter is only operating in periods 1 and 2 . Due to this the averaged waveform is slightly different, but is still similar in shape to the predicted waveform in figure 5.8. Again the unfiltered switching waveform is returns to zero.

Figure 5.19 shows the switching frequency waveforms for operation in period 3 when operating at 100 V with $L_{1}$ as $10 \mu \mathrm{H}$. The bottom trace is the current in $L_{1}$ and shows the current ramping up from zero to the reflected secondary current where the up-slope changes and then the discharge into $C_{B}$; the top trace shows the current in $N_{1 B}$, the current supplied from $C_{B}$ : this is a falling ramp as $L_{1}$ takes more of the output current. This current stops flowing when the current in $L_{1}$ reaches the reflected secondary current. The middle trace shows both currents added together flowing through $S_{1}$. Simulating at 230 V and


Figure 5.17: Simulated averaged and non average input current waveforms for 230 V and $L_{1}=10 \mu \mathrm{H}$. The converter is operating in periods 1 to 3 . The top trace is the averaged current shown as a voltage across $R_{14}$ and the bottom trace is the non averaged current shown as a current.


Figure 5.18: Simulated averaged and non averaged input current waveforms for 230 V and $L_{1}=20 \mu \mathrm{H}$. The converter is operating in periods 1 and 2 . The top trace is the averaged current shown as a voltage across $R_{14}$ and the bottom trace is the non averaged current shown as a current.
$L_{1}=20 \mu \mathrm{H}$, period 2 switching frequency waveforms were observed as was period 4 A switching frequency waveforms when simulating at 100 V and $L_{1}=20 \mu \mathrm{H}$.


Figure 5.19: Switching frequency simulation results showing period 3 conduction for 100 V and $L_{1}=10 \mu \mathrm{H}$. Top trace is the current in $N_{1 B}$ (or $L_{2}$ in the simulation), the centre trace is the current in $S_{1}$ and the bottom trace is the current in $L_{1}$.

The switching frequency current waveforms seen in the simulations are of the expected amplitude for a 150 W output, as are the voltages measured at 265 V . The voltages on the bulk capacitor are also similar to the predicted values as in table 5.3. Since the predicted voltages are for $100 \%$ efficiency and the simulation is not $100 \%$ efficient, the predicted values will be slightly different (but still within $10 \%$ ) to those shown as the predicted values for 150 W input and output power.

| Through power/W | PSpice input power/W | $\begin{gathered} \text { Voltage } \\ \text { MathCad/V } \end{gathered}$ | Voltage Pspice/V |
| :---: | :---: | :---: | :---: |
| $L_{1}=10 \mu \mathrm{H}$ |  |  |  |
| 150W | 168 | 353 | 354 |
| $L_{1}=20 \mu \mathrm{H}$ |  |  |  |
| 150W | 170 | 369 | 369 |

Table 5.3: Predicted and simulated bulk capacitor voltages for 150 W throughput power at 230 V

### 5.6 Experimental Results

Figure 4.11 shows the final and complete circuit schematic tested, inductor $L_{1}$ is added between $C_{2}$ and the $D_{1} D_{2}$ junction. The actual components used are listed in table G. 1 in appendix G except $L_{1}$ which is $20 \mu \mathrm{H}$, and a photograph of the final circuit is shown in figure 5.20


Figure 5.20: Photograph of the bi-forward converter with $L_{1}$

### 5.6.1 Changes Made to the Prototype Circuit

To see if the voltage seen across $S_{1}$ could be lowered a second transformer was wound during testing, after the design work was done, with $N_{1 A}=32$ and $N_{1 B}=12\left(N_{1 A}+N_{1 B}\right.$ is still 44 turns in total). The voltage expected across $S_{1}$ with this transformer would be lower as the total primary turns are only 12 turns more than the tertiary reset winding $N_{3}$. With the voltage on $C_{B}$ going up to 425 V this reduces the voltage seen on $S_{1}$ without a snubber to 1009 V (which is below the MOSFET rating). Design curves are shown in appendix C .

### 5.6.2 Harmonic Tests

Shown in figures $5.21,5.22,5.23$ and 5.24 are the harmonic plots compared to the class D regulations. The three different designs, $L_{1}$ equal to $10 \mu \mathrm{H}$ and $20 \mu \mathrm{H}$ as well as $20 \mu \mathrm{H}$ with the alternative transformer design are all plotted together. The class D regulation values are compared to the values calculated for the converter with $L_{1}=20 \mu \mathrm{H}$ and $N_{1 A}=N_{1 B}=22$ turns. It was checked that doing this would not alter a pass or fail reading for the other two variations.


Figure 5.21: Measured RMS current harmonic levels for 230 V and full load output compared to class D

At 230 V and full load ( 150 W output power) all three design variations are below the class D harmonic levels. At 230 V and 75 W input power (figure 5.22 ) with $L_{1}$ as $10 \mu \mathrm{H}$ the class D level for the 9 th harmonic is exceeded by 0.0188 A (class D is 0.039 ). The version with $N_{1 A}=32$ turns failed on the 9th, 11th and 13th harmonics by a considerable amount. The version with $L_{1}$ as $20 \mu \mathrm{H}$ was below all the class D levels.

In figure 5.23 the versions with $L_{1}$ as 10 and $20 \mu \mathrm{H}$ at 100 V and full load, the measured harmonics are below the class D values. With the transformer changed to $N_{1 A}=32$ turns the converter failed on the 9th, 11th, 13th and 15th harmonics.

In figure 5.24 for 100 V and 75 W input power all three variations were below the class D


Figure 5.22: Measured RMS current harmonic levels for 230 V and 75 W input power compared to class D


Figure 5.23: Measured RMS current harmonic levels for 100 V and full load output compared to class D
regulation values.


Figure 5.24: Measured RMS current harmonic levels for 100 V and 75 W input power compared to class D

The version with $N_{1 A}=32$ turns and $N_{1 B}=12$ turns failed the harmonic tests. This was because the conduction period of the input current is shorter since the input voltage at which period 2 starts is higher due to the turns ratio between $N_{1 A}$ and $N_{1 A}+N_{1 B}$ decreasing.

The only design that passes at both 75 W and full load input power at both 100 V and 230 V is $L_{1}$ equal to $20 \mu \mathrm{H}$ with $N_{1 A}$ and $N_{1 B}$ equal to 22 . Since this was the only version that passed the harmonic testing completely, it was decided to only test this design completely, even though the version with $L_{1}$ as $10 \mu \mathrm{H}$ only failed on one harmonic at 230 V 75 W input power. All 3 versions pass class $A$.

### 5.6.3 Input Current Waveform

Shown in figure 5.25 are the input current waveforms for $L_{1}$ equal to $20 \mu \mathrm{H}$ at 100 V and 230 V input voltage. The input current has had the switching frequency currents filtered out by the output transformer of the AC source, leaving only the line frequency current showing. In 5.25 a is the input current at full load output power and 230 V . From inspection of the current in $L_{1}$ (this is shown in figure 5.26a) the converter is operating only in periods

1 and 2. This is the same behaviour predicted in the simulation and the analysis. In 5.25b the input voltage is 230 V with 75 W input power. The shape of the current waveform (figure 5.25 b) suggests the converter operated in periods 1,2 and 3 : this would also back up the analysis in section 5.4 , which predicts the converter operating in these three periods with a 75 W input power. Inspection of the current in $L_{1}$ at 83 W confirmed operation in periods 1,2 and 3 . In 5.25 c is shown the input current at full load and 100 V input voltage. Investigating the $L_{1}$ current at 115 V (not shown) shows the converter operating in periods 1,2 and 2 A modes. The waveform was similar in shape to that predicted by simulation and analysis for operation up to period 2 A or 4 A . The waveform leans to the left due to the bulk capacitor charging up. Figure 5.25 d shows the input current at 100 V with 75 W input power. The waveform shape suggests operation in periods 1,2 and 3 , which the analysis backs up. Looking at the current in $L_{1}$, but at 115 V , confirms that the converter is operating with period 3 conduction, but not period 4 .

In figure 5.26 are shown switching frequency waveforms taken over the peak of the input voltage. In 5.26 a (taken at full load and 230 V ) the current in $L_{1}$ can be seen to rise during the on time (shown in the top trace for $V_{d s}$ ) and then fall back to zero, before the next switching cycle starts. This shows that the converter is operating in period 2 and will not enter period 3. In 5.26 b are the same waveforms but for a 75 W input at 115 V . In this case the current in $L_{1}$ is seen to rise from zero, until about halfway through the on period (shown in the top trace for $V_{d s}$ ) when it reaches the reflected load current and the slope becomes less steep. After turn off of $S_{1}$ the current in $L_{1}$ falls back to zero long before the next cycle starts. The converter is then operating in period 3 . When the current in $L_{1}$ reaches the reflected load current, the current in $L_{1}$ actually falls for $3.96 \mu \mathrm{~s}$, before it starts rising for 960ns when in series with $L_{2}$. Looking at the voltage waveform for $D_{1}$ (trace 3) it seems that $D_{1}$ becomes forward biassed (raising the voltage at that end of $L_{1}$ to the bulk capacitor voltage, hence current starts to fall) and on checking the current in $D_{1}$ (not shown), there is a small amount of current flowing through it (small ramp down from about 0.78 A ). This could be a resonance.

### 5.6.4 Voltage on the Bulk Capacitor $C_{B}$ and Efficiency

In table H .1 in appendix H are the measured input and output powers, efficiency and bulk capacitor voltages. The efficiency and bulk capacitor voltage are plotted in figures 5.27 and


Figure 5.25: Measured a) filtered input current at full load and 230V, b) filtered input current at 75 W and 230 V , c) filtered input current at full load and 100 V and d) filtered input current at 75 W and 100 V for $L_{1}$ as $20 \mu \mathrm{H}$. Top trace input voltage, 2nd trace down input current (except a) where it is the voltage on $C_{B}$ ), 3rd trace down voltage across $D_{6}$ (except a) where it is input current) and bottom trace voltage across $S_{1}$.


Figure 5.26: Measured a) Current in $L_{1}$ at full load and 230V, b) Current in $L_{1}$ at 75 W and 115 V taken over the peak of input voltage. Top trace: $V_{d s}$ of $S_{1}$, 2nd trace down: $I_{L 1}$, 3rd trace down: $V_{D 1}$ and the bottom: $V_{D 2}$.

### 5.28 respectively.



Figure 5.27: Efficiency of the bi-forward converter with input inductor $L_{1}$

At 90 V input the efficiency falls from about $76 \%$ at 37 W output to about $63 \%$ at 138 W output. The final output power at 90 V is low as the converter loses output regulation (duty cycle hits 0.5 ) towards the end of period 1 when $C_{B}$ has been discharged. This can be solved by increasing the bulk capacitor value up from $165 \mu \mathrm{~F}$ (two $330 \mu \mathrm{~F}$ in series). Changing the bulk capacitor capacitance will not have a large effect on the average voltage seen across the bulk capacitor, as the voltage is determined by the balance of energy in and out of the capacitor, not its capacitance. A similar behaviour is seen at 115 V and 130 V where the
efficiency falls from about $75 \%$ at 37 W output to $68 \%$ at 144 W output. At 100 V input and above the voltage on $C_{B}$ does not fall sufficently low for the converter to lose regulation. When operating in the high voltage range the efficiency of the converter is just above 70\%, being slightly lower at high output power and low output power. The efficency is acceptable, but a little low as ordinary fast recovery diodes have been used on the 5 V output, instead of Schottky diodes which are normally used, due to the need to withstand higher voltages than in a normal forward converter.


Figure 5.28: Variation of bulk capacitor voltage with output power at various voltages

The bulk capacitor voltage shown in figure 5.28 rises with input voltage, as expected. The peak value measured was 430 V at 109 W output at 265 V input. The trend for variation of bulk capacitor voltage with power is a rise from low power and then a drop at full output power (about 144 W ). The reason for this is explained in section 5.4.3.

In figures 5.29 and 5.30 the measured bulk capacitor voltage is compared to the predicted voltage from MathCad. From 5.29 the predicted values are higher than the measured values for both 90 V and 115 V , with the difference increasing as the input power goes up. The difference between the predicted values and measured values is less than $10 \%$, except for full input power at 115 V where it is $11 \%$. This is considered to be reasonable estimation of the bulk capacitor voltage on the low input voltage range. Shown on 5.30 the predicted values are lower at high input power (about 200W) and low input power (about 50W). In


Figure 5.29: Variation of bulk capacitor voltage with input power on the low voltage range compared to predicted bulk capacitor voltage


Figure 5.30: Variation of bulk capacitor voltage with input power on the high voltage range compared to predicted bulk capacitor voltage
the middle of the power range the predicted voltage values are higher than the measured values. The shape of the predicted voltage and measured voltage curves are similar. The difference between predicted bulk capacitor voltage and measured bulk capacitor voltage is less than $3 \%$, which is again considered acceptable.

In table 5.4 are the voltages measured on $C_{B}$ for $L_{1}=10 \mu \mathrm{H}$ and $N_{1 A}=32$ turns taken while carrying out the harmonic level measurements. These measurements are to show that the other two designs, while not passing all the current harmonic tests, could have lower voltage stress on the bulk capacitor and hence other components in the circuit. For $L_{1}$ equal to $10 \mu \mathrm{H}$ the voltage for full load at 230 V is actually higher than for $L_{1}$ equal to $20 \mu \mathrm{H}$ by about 13 V . If the graph in figure 5.14 is extended, it would predict a similar result. At about 75 W input the voltage on $C_{B}$ is lower (this is also seen in figure 5.14).

For the version with $N_{1 A}$ equal to 32 turns the voltage seen on $C_{B}$ is lower than that with $N_{1 A}$ equal to 22 turns by about 20 V to 30 V . In the version with $N_{1 A}=32$ turns the reflected secondary current is lower so the converter is more likely to operate in period 3 and a lower amount of energy is delivered to $C_{B}$ during the off periods since the current is not so high.

| Setting | Voltage/ V |
| :---: | :---: |
| $L_{1}=10 \mu \mathrm{H}$ |  |
| 100 V 72.98 W in | 149 |
| 100 V 211 W in | 150 |
| 230 V 75.7 W in | 338 |
| 230 V 212 W in | 376 |
| $L_{1}=20 \mu \mathrm{H} N_{1 A}$ |  |
| 100 V 75.3 W in | 136 V |
| 100 V 192 W in | 131 V |
| 230 V 82 W in | 322 V |
| 230 V 188.7 W in | 332 V |

Table 5.4: Voltage measured across bulk capacitor $C_{B}$ with $L_{1}=10 \mu \mathrm{H}$ and with $L_{1}=20 \mu \mathrm{H}$ and $N_{1 A}=32$

### 5.6.5 Hold Up Time and Output Voltage Ripple

## Hold Up Time

Hold up time is how long the converter can operate until the loss of output voltage regulation after the loss of the input voltage. This was measured from the loss of the input supply until
the point that the 5 V output voltage started to drop at full output load of 5 V 20 A and 12 V 4A. It was not possible to control the precise point that the input voltage was lost so these numbers are approximate. The ideal test point for this is just before the bulk capacitor starts recharging. Hold up time is normally at least 10 ms for a PC power supply.

| Input Voltage/V | Hold up time $/ \mathrm{ms}$ |
| :---: | :---: |
| 115 | 8.6 |
| 230 | 48.6 |

Table 5.5: Hold up times for 115 V and 230 V

Hold up time is short at 8.6 ms for 115 V input as the voltage on $C_{B}$ does not have to fall far before regulation is lost. The opposite is true for the 230 V reading. Increasing the size of the bulk capacitor will improve the hold up time for low line.

## Output Voltage Ripple

The output voltage ripple was measured on both the 5 V and 12 V output at both 75 W output load and full output load (150W) at the same input voltages as for the efficiency measurements.

The output voltage ripple seen on the two outputs are shown in table 5.6. Some are higher than normally specified for a PC power supply ( 50 mV peak to peak maximum on the 5 V output and 120 mV peak to peak on the 12 V output), but then this was not an important design consideration for the prototype converter. The 100 kHz ripple on the 5 V output ranges from about 45 mV to 65 mV on the 5 V output and from 109 mV to 165 mV on the 12 V output. This is not the only ripple seen at the output of the converter as there is also a 100 Hz ripple ranging from about 15 mV to 50 mV on the 5 V output and 47 mV to 115 mV on the 12 V output. This ripple appears partly from the control loop being overdamped and partly from having the two different voltage sources, $v_{s}(t)$ and $C_{B}$.

### 5.6.6 Voltage seen on key devices

The voltages on $S_{1}$ and the various diodes are shown in table 5.7, measured at 265 V .

The voltage seen across $S_{1}$ is only 830 V , much lower than the possible 1275 V that could

| Output Combination | $\begin{gathered} 5 \mathrm{~V} \text { 100kHz } \\ \text { p-p Ripple } \\ \text { /mV } \\ \hline \end{gathered}$ | $\begin{gathered} 5 \mathrm{~V} 100 \mathrm{~Hz} \\ \text { p-p Ripple } \\ / \mathrm{mV} \end{gathered}$ | $\begin{gathered} 12 \mathrm{~V} 100 \mathrm{KHz} \\ \text { p-p ripple } \\ / \mathrm{mV} \end{gathered}$ | $\begin{gathered} 12 \mathrm{~V} 100 \mathrm{~Hz} \\ \text { p-p Ripple } \\ \text { /mV } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| Input Voltage: 90 V |  |  |  |  |
| $5.17 \mathrm{~V} 10.2 \mathrm{~A}, 11.54 \mathrm{~V} 1.9 \mathrm{~A}$ | 45 | 50 | 109 | 115 |
| 4.96 V 19.9A, 11.78 V 3.9 A | 33 | 938 | 90.6 | 2.18 |
| Input Voltage: 115 V |  |  |  |  |
| 5.17V 10.4A, 11.57V 2A | 62 | 45.3 | 109 | 87.5 |
| 5.05 V 19.4A, 12.02 V 3.9 A | 45.3 | 28.1 | 112 | 75 |
| Input Voltage: 130 V |  |  |  |  |
| $5.17 \mathrm{~V} 10.2 \mathrm{~A}, 11.56 \mathrm{~V}$ 1.9A | 42.2 | 40.6 | 103 | 87.5 |
| $5.05 \mathrm{~V} 19.4 \mathrm{~A}, 11.56 \mathrm{~V} 1.9 \mathrm{~A}$ | 50 | 29.7 | 112 | 59.4 |
| Input Voltage: 180 V |  |  |  |  |
| $5.16 \mathrm{~V} 10.2 \mathrm{~A}, 11.54 \mathrm{~V} 2 \mathrm{~A}$ | 68.8 | 50 | 116 | 100 |
| $5.01 \mathrm{~V} 20.4 \mathrm{~A}, 11.97 \mathrm{~V} 3.9 \mathrm{~A}$ | 48.4 | 31.3 | 115 | 59.4 |
| Input Voltage: 230 V |  |  |  |  |
| $5.15 \mathrm{~V} 10.2 \mathrm{~A}, 11.51 \mathrm{~V} 2 \mathrm{~A}$ | 48.4 | 35.9 | 115 | 78.1 |
| $5.04 \mathrm{~V} 20.4 \mathrm{~A}, 12.00 \mathrm{~V} 3.9 \mathrm{~A}$ | 90 | 15.6 | 165 | 46.9 |
| Input Voltage: 265 V |  |  |  |  |
| $5.14 \mathrm{~V} 10.2 \mathrm{~A}, 11.52 \mathrm{~V} 2 \mathrm{~A}$ | 53.1 | 28.1 | 109 | 53.1 |
| 5.04 20.4A, 11.99V 3.8A | 65.6 | 15.6 | 156 | 56.3 |

Table 5.6: Peak to peak ripple voltage on output voltages

| Device | Voltage/V |
| :---: | :---: |
| $S_{1}$ | 830 |
| $D_{1}$ | 188 |
| $D_{2}$ | 438 |
| $D_{3}$ | 469 |
| $D_{4: 5 \mathrm{~V}}$ | 25 |
| $D_{5: 5 \mathrm{~V}}$ | 89 |
| $D_{5: 12 \mathrm{~V}}$ | 222 |

Table 5.7: Voltage measured across key semiconductor components with 265 V input voltage
occur. This is due to the MOSFET snubber (figure 4.11) resetting the transformer instead of the tertiary winding $N_{3}$. At low voltages of around 100 V input and higher power ( 144 W output) the reset winding is still resetting the transformer instead of the snubber. The voltage seen across $D_{5: 5 \mathrm{~V}}$ at 89 V is lower than the predicted 96 V and across $D_{5: 12 \mathrm{~V}}$ at 222 V is higher than the predicted 213 V , but both are within $10 \%$ of the predicted value. $D_{4: 5 \mathrm{~V}}$ has only 25 V across it (maybe allowing the use of a Schottky diode). The blocking voltages for $D_{1}$ to $D_{3}$ were not calculated for this version of the bi-forward as 1000 V diodes were already being used, and the voltage was never expected to go that high.

### 5.7 Conclusions

Analysis has been produced that predicts the bulk capacitor voltage, input current shape and input current harmonics reasonably well. It can be used to test designs with different values of $L_{1}$, different turns ratios and any power where $L_{2}$ is in CCM. PSpice simulation of the circuit has been carried out, to confirm the analysis.

A prototype converter has been built with $L_{1}$ as $20 \mu \mathrm{H}$ that passes class D with acceptable efficiency. However $V_{C B}$ is very high and the circuit will not operate in all the conduction modes mentioned in [95]. The same prototype, but with $L_{1}$ as $10 \mu \mathrm{H}$ produced a more satisfactory input current waveform with more consistent operation periods, but failed on just one harmonic setting at 100 V and 75 W input power. A final design to see if bulk capacitor voltage could be lower with $N_{1 A}$ as 32 and $N_{1 B}$ as 12 performed badly on the harmonics but had a lower bulk capacitor voltage. The design with $L_{1}$ as $20 \mu \mathrm{H}$ and $N_{1 A}=$ $N_{1 B}=22$ was investigated further and voltage on the bulk capacitor was found to rise to 430 V and the voltage across $S_{1}$ was $830 \mathrm{~V}, D_{5: 5 \mathrm{~V}}$ was 89 V and $D_{5: 12 \mathrm{~V}}$ was 222 V . The efficiency was found to be above $68 \%$ when operating properly. It was also found that 100 Hz ripple appeared on the output voltage. To meet hold up time requirements and to operate correctly at 90 V the size of the bulk capacitor needs to be increased.

When power is increased it is difficult to produce a design that has low voltage on $C_{B}$ and will operate in period 4 in the way [95] intended and meet IEC 61000-3-2 class D. Due to this the behaviour of the circuit, when operating in particular combinations of conduction of $L_{1}$, has been investigated and the effects on current harmonics and bulk capacitor voltage shown. In particular it is noted that when not operating in period 4 the voltage on the bulk
capacitor rises to a very high level.
The use of snubber transformer reset, instead of a tertiary winding, where the voltage seen by $S_{1}$ is up to three times $V_{C B}$, is advised as this allows the use of a lower voltage MOSFET for $S_{1}$ even when the bulk capacitor voltage is high.

## Chapter 6

## High Frequency Current Source Single-Stage PFC Converter (CS $\mathbf{S}^{2} \mathbf{P F C}$ )

### 6.1 Development of the High Frequency Current Source SingleStage Converter

In an attempt to produce an off-line converter with low cost and high efficiency with an input current harmonic content which can meet IEC 61000-3-2, Sebastian et al in [120] introduced a single stage PFC converter based on the concept of the series connection of a loss free resistor and a voltage source.

### 6.1.1 The Series Connection of a Loss Free Resistor and a Voltage Source Concept

In figure 6.1 is shown the concept of a Loss Free Resistor (LFR) in series with a voltage source. If the input voltage $v_{s}(t)<V_{B}-V_{S S}$, which will occur around the zero crossing area, then the diode bridge $D B$ will be reverse biased and no input current will flow. When $v_{s}(t)$ has risen to $v_{s}(t)=V_{B}-V_{S S}$ the diode will just be able to start conducting. When $v_{s}(t)>V_{B}-V_{S S}$ the diode bridge is conducting and the input current is:


Figure 6.1: Loss free resistor and voltage source PFC converter
$i_{s}(t)=\left(v_{s}(t)+V_{S S}-V_{B}\right) / R_{L F}$.

### 6.1.2 The Practical Implementation of the Series Connection Loss Free Resistor and a Voltage Source

The practical implementation of the series connection of a loss free resistor and a voltage source applied to the forward converter is shown in figure 6.2. It is basically a forward output stage operating mainly in CCM with an additional inductor $L_{D}$ in series with the forward diode $D_{4}$ placed on the input of the converter. The inductor $L_{D}$ is used to extend the freewheeling time of diode $D_{4}$. This configuration produces an input current similar to that of the LFR.


Figure 6.2: Loss free resistor and voltage source PFC converter or Current Source Single Stage PFC Converter (CS S ${ }^{2}$ PFC)

The CS S ${ }^{2}$ PFC converter proposed in [120] is designed to operate with the input and output inductors $L_{1}$ and $L_{2}$ in CCM. This means that the voltage on $C_{B}$ is expected to rise as the input voltage goes up and as the load goes down, but it does appear the voltage on $C_{B}$ can be maintained at a reasonable level.

### 6.1.3 Application of a Voltage Doubler Scheme

A voltage doubler is considered desirable as this gives a smaller voltage range across the bulk capacitors when operating from 115V range. This means the transformer can be designed to operate over a smaller voltage range leading to a more optimised design with smaller duty cycle range. An advantage for the PFC circuit is that a doubler circuit can be included, thus it will be able to perform reasonably well on both input voltage ranges.

In [120] to enable the converter to operate from both the $90 \mathrm{~V}-130 \mathrm{~V}$ and $180 \mathrm{~V}-265 \mathrm{~V}$ ranges and still have an input current that meets IEC 61000-3-2, the switching frequency is halved on the high line range.


Figure 6.3: $\operatorname{CS~}^{2} \mathbf{P F C}$ converter with voltage doubler

Based on the scheme presented in [121], [122] produced the version of the converter seen in figure 6.3. When the switch is open the converter is operated from the high voltage range of 180 V to 265 V . The A and B sides of the PFC circuit connect in series and operate together. As the A and B side inductors are coupled the inductance of the complete winding is four times higher than either $L_{1 A}$ or $L_{1 B}$ or $L_{D A}$ or $L_{D B}$. When the switch is closed the A and B side inductors work independently. When the line voltage is positive the A side functions delivering energy to just $C_{B 1}$. When the line voltage is negative the B side functions delivering charge to $C_{B 2}$.

It was decided to investigate and build the voltage doubler version of the CS $\mathbf{S}^{2} \mathrm{PFC}$ converter. This version was chosen as it is more likely to meet the harmonic regulations at both 100 V and 230 V and because of the advantages of the voltage doubler mentioned above.

### 6.2 Operation of the High Frequency Current Source SingleStage Converter

### 6.2.1 Operation at Line Frequency

Shown in figure 6.4 is a conceptual average input current waveform over a half line cycle drawn by the circuit in figures 6.2 (or 6.3 ). The waveform shown is produced whether the converter is operating in voltage doubler mode or normal mode.


Figure 6.4: Conceptual average input current

From $t_{0}$ to $t_{1}$ and $t_{4}$ to $t_{5}$ the current in $L_{1}$ is zero and hence the input current is also zero. Inspecting figure 6.2 the current in $L_{1}$ can only rise when the voltage at the $D_{4}$ end of $N_{4}$ in figure 6.2 (when $S_{1}$ is turned on) is lower than the input voltage $v_{s}(t)$. During the zero crossing area the input voltage $v_{s}(t)$ is lower than that at the $D_{4} N_{4}$ point. From $t_{1}$ to $t_{2}$ and $t_{3}$ to $t_{4}$ the current in $L_{1}$ is operating in DCM. $v_{s}(t)$ is now higher than the voltage at the $D_{4} N_{4}$ point so current in $L_{1}$ (and $L_{D}$ ) can rise, but since the voltage across the inductors is low the current does not rise very far and can reset before the next switching cycle. From $t_{2}$ to $t_{3}$ the current in $L_{1}$ is operating in CCM. Now $v_{s}(t)$ and the load are high enough so, that the current in $L_{1}$ cannot fall to zero in a switching cycle. Operation in the DCM and CCM periods is described in detail in the next section.

### 6.2.2 Operation at Switching Frequency

## DCM

Shown in figure 6.5 are important waveforms for when the input current shaper is operating in DCM .


Figure 6.5: Waveforms in the current shaper at switching frequency when operating in DCM
$t_{a}$ to $t_{b}$

At $t_{a} S_{1}$ is turned on. The secondary and the load are supplied from $C_{B}$ via $N_{1}$. A negative voltage is applied across $N_{4}$ reducing the voltage at the $D_{4}$ end to $V_{B}-V_{N 4}$. The input voltage $v_{s}(t)$ is higher than this, so current in $L_{1}$ and $L_{D}$ in series ramps up from zero.
$\mathbf{t}_{b}$ to $\mathbf{t}_{c}$ or $\mathbf{t}_{d}$

At $t_{b} S_{1}$ is turned off. The current in the secondary now freewheels.
$\mathbf{t}_{d}$ to $\mathbf{t}_{e}$

All the primary current has reset to zero. Only the secondary freewheeling current is flowing.

## CCM

Shown in figure 6.6 are important waveforms for the input current shaper when operating in CCM.

## $\mathbf{t}_{a}$ to $\mathbf{t}_{b}$

At $t_{a}, S_{1}$ is turned on. The secondary and the load are supplied from $C_{B}$ via $N_{1}$. A negative voltage is applied across $N_{4}$ reducing the voltage at the $D_{4}$ end to $V_{B}-V_{N 4}$. The current in $L_{1}$ is freewheeling (decreasing) via $D_{5}$ to $C_{B}$, hence the voltage at the $L_{1}$ and $L_{D}$ junction is at $V_{B}$. Current in $L_{D}$ starts to ramp up from zero. The current flowing in $D_{5}$ starts to commutate to the $D_{4}$ branch as the current in $L_{D}$ increases.
$\mathbf{t}_{b}$ to $\mathbf{t}_{c}$

At $t_{b}$ the current in $L_{D}$ has risen to that in $L_{1}$ and $D_{5}$ stops conducting. $L_{1}$ and $L_{D}$ connect in series and the current in the pair now ramps up. The charging current in $L_{1}$ has effectively shortened the "on" time of $L_{1}$ by $t_{b}-t_{a}$.


Figure 6.6: Waveforms in the Current Shaper at Switching Frequency when operating in CCM

At $t_{c} S_{1}$ is turned off. The secondary current is now freewheeling. An opposite voltage is induced across $N_{4}$ as the transformer resets, raising the voltage at $D_{4}$ above the capacitor voltage $V_{B}$. This voltage is also higher than $v_{s}(t)$ and the current in $L_{1}$ and $L_{D}$ starts to ramp down, but at a different rate. $D_{5}$ has now become forward biassed: the voltage across $L_{1}$ is $v_{s}(t)-V_{B}$ and that across $L_{D}$ is $V_{N 4}$. The current in $L_{1}$ is split between the $D_{5}$ and $D_{4}$ paths. $L_{D}$ reaches zero at $t_{d}$ and stops conducting. The current in $L_{1}$ keeps on freewheeling via $D_{5}$.

## $\mathbf{t}_{d}$ to $\mathbf{t}_{e}$

The current in $L_{1}$ and on the secondary keep on freewheeling. At $t_{e}$ the next cycle starts when $S_{1}$ is turned on again and the process repeats.

## $L_{1}$ and $L_{D}$ in CCM

If $L_{D}$ is too large it will enter CCM over the peak of the mains. It is undesirable to operate the converter in this condition as the current waveform becomes distorted and reduces its chance of passing the class $D$ harmonics. The design should avoid this if possible.

### 6.3 Analysis

In [120] and [39] analysis was carried out by Sebastian based on the loss free resistor and voltage source, but when this method was attempted, it was not able to produce the design shown in the later work of Zhang in [122]. The loss free resistor method was producing designs with values of inductance in mH , not in $\mu \mathrm{H}$ which the work in [122] was using. Because of this the following analysis was carried out.

To further understanding, and to assist with the design of a prototype of the circuit, a detailed analysis was carried out. When carrying out the analysis for operation in normal mode (switch open, high voltage range) the A and B PFC cells can be combined and considered as a single unit. Hence the inductances $L_{D A}$ and $L_{D B}, L_{1 A}$ and $L_{1 B}$ and the turns on the
transformer $N_{4 A}$ and $N_{4 B}$ can be combined into single values. In voltage doubler mode, when the A and B cells operate alternately on either the positive or negative part of the cycle, only a single cell needs considering. The analysis only considers the converter with a single output. In this topology this does not matter as the PFC current and the output current do not interact.

In addition to the assumptions made in section 4.3.2 the following assumptions are made:

1. Bulk capacitor voltage is constant over a mains cycle.
2. The input voltage is constant over a switching cycle.

For the analysis when operating in normal mode with the switch open, the inductances $L_{D}$ and $L_{1}$ can be considered to be as in equations 6.1 and 6.2. The times four factor is due to the $A$ and $B$ inductances being coupled. The $A$ and $B$ turns add up as in equation 6.3.

$$
\begin{equation*}
L_{D}=4 \cdot L_{D A}=4 \cdot L_{D B} \tag{6.1}
\end{equation*}
$$

$$
\begin{equation*}
L_{1}=4 \cdot L_{1 A}=4 \cdot L_{1 B} \tag{6.2}
\end{equation*}
$$

$$
\begin{equation*}
N_{4}=2 \cdot N_{4 A}=2 \cdot N_{4 B} \tag{6.3}
\end{equation*}
$$

When operating in voltage doubler mode $L_{1}, L_{D}$ and $N_{4}$ are:

$$
\begin{equation*}
L_{D}=L_{D A}=L_{D B} \tag{6.4}
\end{equation*}
$$

$$
L_{1}=L_{1 A}=L_{1 B}
$$

$$
\begin{equation*}
N_{4}=N_{4 A}=N_{4 B} \tag{6.6}
\end{equation*}
$$

Since the CS S ${ }^{2}$ PFC is a forward converter and it is the capacitor voltage $V_{B}$ that is seen across the transformer primary, the duty ratio $D$ is:

$$
\begin{equation*}
D=\frac{N_{1}}{N_{2}} \cdot \frac{V_{o}}{V_{B}} \tag{6.7}
\end{equation*}
$$

where $V_{B}$ is the bulk capacitor voltage.
The input voltage $v_{s}(t)$ is assumed to be sinusoidal and is expressed in equation 6.8.

$$
\begin{equation*}
v_{s}(t)=V_{p k} \cdot \sin (\omega \cdot t) \tag{6.8}
\end{equation*}
$$

where

$$
\begin{equation*}
\omega=2 \cdot \pi \cdot F \tag{6.9}
\end{equation*}
$$

and $F$ is the line frequency.

### 6.3.1 Analysis when Operating in DCM for One Switching Cycle

From examining figure 6.4 , the current in $L_{1}$ (unfiltered input current) is discontinuous from $t_{1}$ to $t_{2}$ and $t_{3}$ to $t_{4}$. If the input current is low (ie low power throughput) then $L_{1}$ will not enter CCM. Looking at figures 6.5 and 6.2 when $S_{1}$ is on ( $t_{a}$ to $t_{b}$ ), applying the inductor equation ( $v=L \cdot \frac{d i}{d t}$ ) to $L_{1}$ yields:

$$
\begin{equation*}
v_{s}(t)-\left[1-\frac{N_{4}}{N_{1}}\right] \cdot V_{B}=\frac{\left(L_{1}+L_{D}\right) \cdot I_{p k d} \cdot f_{s}}{D} \tag{6.10}
\end{equation*}
$$

Rearranging equation 6.10 to give the peak current, $I_{p k d}$, in $L_{1}$ gives:

$$
\begin{equation*}
I_{p k d}=\frac{\left[v_{s}(t)-\left(1-\frac{N_{4}}{N_{1}}\right) \cdot V_{B}\right] \cdot D}{\left(L_{1}+L_{D}\right) \cdot f_{s}} \tag{6.11}
\end{equation*}
$$

When $S_{1}$ turns off the current in $L_{1}$ and $L_{D}$ falls to zero. Considering the inductor equation for $L_{1}$

$$
\begin{equation*}
v_{s}(t)-V_{B}=\frac{-I_{p k d} \cdot L_{1} \cdot f_{s}}{D_{f}} \tag{6.12}
\end{equation*}
$$

where $f_{s}$ is the switching frequency.
Rearranging 6.12 to give the current fall duty ratio $D_{f}$ for $L_{1}$ :

$$
\begin{equation*}
D_{f}=\frac{L_{1} \cdot I_{p k d} \cdot f_{s}}{V_{B}-v_{s}(t)} \tag{6.13}
\end{equation*}
$$

The average current in $L_{1}, I_{\text {avd }}$, during DCM is:

$$
\begin{equation*}
I_{a v d}=\frac{D+D_{F}}{2} \cdot I_{p k d} \tag{6.14}
\end{equation*}
$$

The DCM period starts at $t_{1}$ after a period of no conduction during the zero crossing. The period of no conduction occurs while:

$$
\begin{equation*}
v_{s}(t) \geq\left(1-\frac{N_{4}}{N_{1}}\right) \cdot V_{B} \tag{6.15}
\end{equation*}
$$

The moment $v_{s}(t)$ rises above $\left(1-\frac{N_{4}}{N_{1}}\right) \cdot V_{B}$ the DCM period can start, hence the time $t_{1}$ can be found from:

$$
\begin{equation*}
t_{1}=\frac{\sin ^{-1}\left[\frac{V_{B}}{V_{p k}} \cdot\left(1-\frac{N_{4}}{N_{1}}\right)\right]}{w} \tag{6.16}
\end{equation*}
$$

### 6.3.2 Analysis when Operating in CCM For one Switching Cycle

In figure 6.4 the current in $L_{1}$ enters the CCM stage at $t_{2}$. Looking at figures 6.6 and 6.2 the current in $L_{1}$ keeps falling until the current in $L_{D}$ ramps up to meet it. From $t a$ to $t_{b}$ the inductor equation for $L_{D}$ is expressed in equation 6.17. $\Delta D$ is the ratio of $\left(t_{b}-t_{a}\right) /\left(t_{e}-t_{a}\right)$ or the duty cycle of that part of the cycle.

$$
\begin{equation*}
\frac{N_{4}}{N_{1}} \cdot V_{B}=\frac{I_{c} \cdot L_{D} \cdot f_{s}}{\Delta D} \tag{6.17}
\end{equation*}
$$

Rearranging this gives the current, $I_{c}$, at which $L_{1}$ and $L_{D}$ have the same current flowing in them:

$$
\begin{equation*}
I_{c}=\frac{N_{4} \cdot V_{B} \cdot \Delta D}{N_{1} \cdot L_{D} \cdot f_{s}} \tag{6.18}
\end{equation*}
$$

At $t_{b} L_{1}$ and $L_{D}$ connect in series and the overall inductor equation is:

$$
\begin{equation*}
v_{s}(t)-\left(1-\frac{N_{4}}{N_{1}}\right) \cdot V_{B}=\frac{\left(L_{1}+L_{D}\right) \cdot \Delta I_{c} \cdot f_{s}}{D-\Delta D} \tag{6.19}
\end{equation*}
$$

Rearranging gives $\Delta I_{c}$, the current rise in $L_{1}$ from $t_{b}$ to $t_{c}$ :

$$
\begin{equation*}
\Delta I_{c}=\frac{\left[v_{s}(t)-\left(1-\frac{N_{4}}{N_{1}}\right) \cdot V_{B}\right] \cdot(D-\Delta D)}{\left(L_{1}+L_{D}\right) \cdot f_{s}} \tag{6.20}
\end{equation*}
$$

From $t_{c}$ to $t_{b}$ on the next cycle the current in $L_{1}$ is freewheeling and this is governed by the inductor equation:

$$
\begin{equation*}
v_{s}(t)-V_{B}=\frac{-\Delta I_{c} \cdot L_{1} \cdot f_{s}}{1-D+\Delta D} \tag{6.21}
\end{equation*}
$$

If 6.19 and 6.21 are equated then $\Delta D$ can be found.

$$
\begin{equation*}
\frac{\left[v_{s}(t)-\left(1-\frac{N_{4}}{N_{1}}\right) \cdot V_{B}\right] \cdot(D-\Delta D)}{L_{1}+L_{D}}=\frac{\left(V_{B}-v_{s}(t)\right) \cdot(1-D+\Delta D)}{L_{1}} \tag{6.22}
\end{equation*}
$$

Rearranging 6.22:
$\Delta D=\frac{D \cdot L_{1} \cdot\left[v_{s}(t)-\left(1-\frac{N_{4}}{N_{1}}\right) \cdot V_{B}\right]+\left(L_{1}+L_{D}\right) \cdot\left[v_{s}(t)-V_{B}+D \cdot\left(V_{B}-v_{s}(t)\right)\right]}{\left[v_{s}(t)-\left(1-\frac{N_{4}}{N_{1}}\right) \cdot V_{B}\right] \cdot L_{1}+\left(L_{1}+L_{D}\right) \cdot\left(V_{B}-v_{s}(t)\right)}$

For $L_{1}$ to enter CCM, $\Delta D$ has to be greater than zero. This condition is fulfilled when the numerator of 6.23 is greater than zero. Rearranging the numerator of 6.23 gives:

$$
\begin{equation*}
v_{s}(t) \geq \frac{V_{B} \cdot\left[D \cdot L_{1} \cdot\left(1-\frac{N_{4}}{N_{1}}\right)+\left(L_{1}+L_{D}\right) \cdot(1-D)\right]}{\left(L_{1}+L_{D}\right)-D \cdot L_{D}} \tag{6.24}
\end{equation*}
$$

This equation can then be solved to give $t_{2}$ (figure 6.4):

$$
\begin{equation*}
t_{2}=\frac{\sin ^{-1}\left[\frac{V_{B}}{V_{p k}} \cdot \frac{D \cdot L_{1} \cdot\left(1-\frac{N_{A}}{N_{1}}\right)+\left(L_{1}+L_{D}\right) \cdot(1-D)}{\left(L_{1}+L_{D}\right)-D \cdot L_{D}}\right]}{w} \tag{6.25}
\end{equation*}
$$

The average current in $L_{1}, I_{a v c}$, for one switching cycle is:

$$
\begin{equation*}
I_{a v c}=I_{c}+\frac{\Delta I_{c}}{2} \tag{6.26}
\end{equation*}
$$

### 6.3.3 Analysis at Line Frequency

At line frequency the input power and input current of the converter needs to be considered. The input power, $P_{\text {in }}$, is:

$$
\begin{equation*}
P_{i n}=\frac{2}{T} \cdot \int_{t_{1}}^{t_{2}} I_{a v d}(t) \cdot v_{s}(t) d t+\frac{2}{T} \cdot \int_{t_{2}}^{\frac{T}{2}} I_{a v c}(t) \cdot v_{s}(t) d t \tag{6.27}
\end{equation*}
$$

where $T$ is the half line period.
When the input power is low $L_{1}$ only operates in DCM, and the input power can be expressed by:

$$
\begin{equation*}
P_{i n}=\frac{2}{T} \cdot \int_{t_{1}}^{\frac{T}{2}} I_{a v d}(t) \cdot v_{s}(t) d t \tag{6.28}
\end{equation*}
$$

The input current can be formed piecewise from the various current modes of $L_{1}$. For a half cycle of the mains the input current is defined in equation 6.29 and in equation 6.30 for operation in just DCM.

$$
\begin{array}{lll}
i_{s}(t)= & 0 & 0<t<t_{1} \\
& t_{4}<t<t_{5} \\
& I_{\text {avd }}(t) & t_{1}<t<t_{2} \\
& I_{3}<t<t_{4}  \tag{6.30}\\
\text { avc }(t) & t_{2}<t<t_{3} \\
& \\
i_{s}(t)= & 0 & 0<t<t_{1} \quad t_{4}<t<t_{5} \\
& I_{\text {avd }}(t) & t_{1}<t<t_{4}
\end{array}
$$

The RMS current harmonics can be found by analysing the Fourier series for $i_{s}(t)$.

### 6.4 Design Procedure

The specification for this converter is the same as for the bi-forward converter specified in section 4.3.1.

### 6.4.1 Converter Design

It was decided to keep the primary turns on the transformer the same as the total number of primary turns (44) for the bi-forward converters.

## Design of the PFC Stage

The key design parameters are $L_{1 A}$ and $L_{1 B}, L_{D A}$ and $L_{D B}$ as well as the number of turns on $N_{4 A}$ and $N_{4 B}$. These need to be determined for the best design compromise which will meet IEC 61000-3-2 and keep the bulk capacitor voltage reasonable at below 500 V , but preferably closer to 400 V . The diodes $D_{4 A}, D_{4 B}, D_{5 A}$ and $D_{5 B}$ can then be sized. For design purposes the converter is assumed to be about $75 \%$ efficient, hence the maximum input power will be about 200W. Before the PFC stage can be designed the turns ratio $N_{2}: N_{1}$ - should be chosen, as this determines the duty cycle of the converter (equation 6.7) and it also affects the operation of the PFC stage. The converter in [122] has transformer turns as $N_{1}=52$ and $N_{2}=3$ ( 5 V output) which gives a lower turns ratio than normal for this sort of design where $N_{1}=34$ is common. The primary turns have been increased so as to increase the duty ratio of the converter and give a longer period for the processes shown
in figure 6.6 to occur. Following on from this example the number of secondary turns (as used in the other converters) was reduced from 5 to 3 for $N_{2: 5 \mathrm{~V}}$ and from 11 to 7 for $N_{2: 12 \mathrm{~V}}$.
[122] shows that the value of $L_{1 A}$ and $L_{1 B}$ does not affect the level of the input current harmonics, particularly when they test a 200 W output CS S ${ }^{2}$ PFC circuit with $L_{1 A}$ set at values between $45 \mu \mathrm{H}$ and $190 \mu \mathrm{H}$. The same paper shows that higher values of $L_{1 A}$ produce converters with lower levels of $V_{B}$, but $V_{B}$ is only reduced by 10 V between $L_{1 A}$ equal to $78 \mu \mathrm{H}$ and $178 \mu \mathrm{H}$. As $L_{1 A}$ and $L_{1 B}$ have only a minor effect on the converter performance, it was decided to set them to $100 \mu \mathrm{H}$. The value of $L_{1}$ will determine how much switching frequency ripple will need to be filtered on the input of the converter, but this not a concern for this study.

Evaluating equation 6.27, it is possible to plot power against bulk capacitor voltage for different values of $L_{D A}$ and $L_{D B}$, and $N_{4 A}$ and $N_{4 B}$. Initially considering the input voltage as $230 V_{R M S}$, power vs $V_{B}$ plots were produced for:

$$
\begin{array}{lr}
L_{D A} / L_{D B} & 10,30,50,70 \mu \mathrm{H} \\
N_{4 A} / N_{4 B} & 6,12,18 \text { turns } \\
\frac{N_{4 A}}{N_{1}} & 0.136,0.27,0.41
\end{array}
$$

These particular values were chosen based on the work in [122]. The plots are displayed in figure 6.7. Other designs can be deduced from these curves.

The point where slope of the curves changes dramatically is where the input power has dropped low enough for $L_{1}$ to operate only in DCM. From figure 6.7 it is possible to see that curves around $N_{4 A}$ and $N_{4 B}=6$, with $L_{D A}$ and $L_{D B}$ at $30-70 \mu \mathrm{H}$, as well as $N_{4 A}$ and $N_{4 B}=12$ with $L_{D A} / L_{D B}$ at $50-70 \mu \mathrm{H}$ are not acceptable, as the voltage $V_{B}$ is too low at high power (below the peak of the supply voltage). The voltage on $C_{B}$ should be above the peak of the mains ( 325 V with $230 \mathrm{~V}_{R M S}$ input) at full load input power, as otherwise the action of the PFC stage is lost and the bulk capacitors peak charge via $L_{1}$ distorting the current shape (the peak charging was not predicted in the analysis carried out, but a lower average voltage was). At low power the bulk capacitor voltage was high so as to limit the amount of energy being taken to and from the bulk capacitors. As the voltage rises the duty cycle becomes narrower, reducing the amount of energy taken from $C_{B}$ as the output power reduces. The narrowing of the duty cycle also reduces the amount of energy delivered to $C_{B}$ via $L_{1}$ so balancing the energy in and out of $C_{B}$. At high output power a large amount


Figure 6.7: Graphs showing power against bulk capacitor voltage for $230 \mathrm{~V}_{R M S}$ input for $L_{D A} / L_{D B}=10,30,50,70 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}$ as either 6,12 , or 18 Turns. Traces are listed by side of graph, 1st value is the value of $L_{D A}$ and $L_{D B}$ and 2 nd value is the number of turns on $N_{4 A}$ and $N_{4 B}$.
of energy needs delivering to the output: to get an equivalent amount of energy into the bulk capacitor the duty cycle needs to be wider to get the energy through the PFC network. To balance the input and output energy from $C_{B}$ the duty cycle needs to be wider to get the required energy in and out of $C_{B}$; this can only occur if the bulk voltage is low.

The input current $i_{s}(t)$ can be constructed as in equation 6.29 and can be evaluated to see if they meet IEC $61000-3-2$ class D at 200 W and 75 W .

Figure 6.8 shows the odd harmonic spectrum for the remaining design curves at 200 W input power. Figure 6.8 shows that the curves for $L_{D A}$ and $L_{D B}=10 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}=6$, 12 or 18 all exceed the class D regulation for 230 V 200 W input by a considerable margin. The other curves for $L_{D A}$ and $L_{D B}=30,50$ or $70 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}=12$ or 18 (only one for 12 ) are either very close to the regulation curve or below it. A similar set of curves for 75 W input power showed that all the design curves are exceeding the class D regulation at 75 W with the two curves for $L_{D A}$ and $L_{D B}=10 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}=6$ or 12 being the worst. From figure 6.8 and its 75 W counterpart it was decided that curves for $L_{D A}$ and $L_{D B}=10 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}=6,12$ or 18 all exceeded the regulation curves by far too


Figure 6.8: Odd harmonic spectrum for input power and voltage of $200 \mathrm{~W} 230 \mathrm{~V}_{R M S}$ for the remaining curves (only odd harmonics are plotted). The red trace ( $b_{\text {reg } 200}$ ) is the class D limits for 200 W . Traces are listed by side of graph: 1st value is the voltage on $C_{B}, 2$ nd value is the value of $L_{D A}$ and $L_{D B}$ and 3 rd value is the number of turns on $N_{4 A}$ and $N_{4 B}$.
large a margin to be considered and were thus rejected. The other designs were considered close enough to the design curve (even if they exceeded it by a small amount) that if they were built it is likely that they would meet the class D regulations at least at full input power (about 200W).

The remaining design possibilities (4) were checked at $265 \mathrm{~V}_{R M S}$ input to see how high the bulk capacitor voltage would go. The plot of power against $V_{B}$ for $265 \mathrm{~V}_{R M S}$ input is shown in figure 6.9. The line $P_{o d}$ is a plot of the CCM/DCM boundary for the output inductors $L_{2: 5 \mathrm{~V}}$ and $L_{2: 12 \mathrm{~V}}$ and is defined by equation 6.31.

$$
\begin{equation*}
P_{o d}=\frac{0.5 \cdot V_{o: 5 V^{2}} \cdot\left(1-D\left(V_{B}\right)\right)}{L_{2: 5 V} \cdot f_{s}}+\frac{0.5 \cdot V_{o: 12 V^{2}} \cdot\left(1-D\left(V_{B}\right)\right)}{L_{2: 12 V} \cdot f_{s}} \tag{6.31}
\end{equation*}
$$

Where this curve intersects the design curves is the highest bulk capacitor voltage that the design will experience. At this point the output inductor is in DCM and the bulk capacitor voltage is no longer dependent on power. The curve for $L_{D A}$ and $L_{D B}$ as $30 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 12 has a peak voltage of about 438 V which is under a desired maximum voltage


Figure 6.9: Graphs showing power against bulk capacitor voltage for $265 \mathrm{~V}_{R M S}$ input for $L_{D A}$ and $L_{D B}=30 \mu \mathrm{H}$ with $N_{4 A} / N_{4 B}$ as 12 and $L_{D A}$ and $L_{D B}=$ 30,50 and $70 \mu \mathrm{H}$ with $N_{4 A} / N_{4 B}$. Traces are listed by side of graph: 1st value is the value of $L_{D A}$ and $L_{D B}$ and 2 nd value is the number of turns on $N_{4 A}$ and $N_{4 B}$.
of 450 V . The other remaining design curves have a higher peak voltage, but $L_{D A}$ and $L_{D B}$ as $70 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 18 gives about 486 V , which is still acceptable if two 250 V capacitors are used. With $L_{D A}$ and $L_{D B}$ as $30 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 18 the peak voltage expected is 538 V , and for $L_{D A}$ and $L_{D B}$ as $50 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 18 the peak voltage is 511 V , both of which are too high if two 250 V capacitors are to be used. If the output filter inductors $L_{2: 5 \mathrm{~V}}$ and $L_{2: 12 \mathrm{~V}}$ were redesigned so that they entered DCM at a higher current, then designs based on other curves would be possible (in this case they are not redesigned as they were kept the same as the other converters). It was decided that the two design curves with the bulk capacitor below 500 V (that is $L_{D A}$ and $L_{D B}$ as $30 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 12 , and $L_{D A}$ and $L_{D B}$ as $70 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 18 ), were the most likely to be worth pursuing, but the other two could not be neglected at this stage. These remaining designs were checked to see if they meet the regulation at $100 \mathrm{~V}_{R M S}$ input voltage in the same manner as for 230 V . The graphs are shown in figures 6.10 and 6.11.

Figure 6.10 shows the variation of bulk capacitor voltage with power for one bulk capacitor and for 100 V input voltage. It is noticed that all four design curves have an average bulk capacitor voltage below the peak of the line voltage (141V) at full load input power of 200W. To see how a curve which does have a bulk capacitor at full power above the line


Figure 6.10: Graphs showing power against bulk capacitor voltage for $100 \mathrm{~V}_{R M S}$ input for $L_{D A}$ and $L_{D B}=30 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}$ as 12 and $L_{D A}$ and $L_{D B}=30,50$ and $70 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}$. Traces are listed by side of graph: 1st value is the value of $L_{D A}$ and $L_{D B}$ and 2 nd value is the number of turns on $N_{4 A}$ and $N_{4 B}$.


Figure 6.11: Odd harmonic spectrum for input power and voltage of $200 \mathrm{~W} 100 \mathrm{~V}_{R M S}$ for the remaining curves (only odd harmonics are plotted). The red trace ( $b_{\text {reg } 200100}$ ) is the class D limits for 200W. Traces are listed by side of graph: 1st value is the voltage on a single $C_{B}, 2$ nd value is the value of $L_{D A}$ and $L_{D B}$ and 3 rd value is the number of turns on $N_{4 A}$ and $N_{4 B}$.
voltage peak, a fifth design curve has been iterated and is $L_{D A}$ and $L_{D B}$ as $12 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 12. Figure 6.11 shows the RMS current harmonics compared to class D at 200W input, and again four of the curves are very close to the class $D$ limits, the exception being $L_{D A}$ and $L_{D B}$ as $12 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 12 . A similar plot for 75 W input power showed all the design curves are above the class D limit (most are just above) for the low harmonics below about the 11th harmonic. The worst offender is $L_{D A}$ and $L_{D B}$ as $12 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 12.

From the final five design curves left it was decided to construct a prototype converter based around the $L_{D A}$ and $L_{D B}$ as $30 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 12 curve. $L_{D A}$ and $L_{D B}$ as 30 and $50 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 18 have already been shown to have a peak bulk capacitor voltage in excess of 500 V , which is far too high. $L_{D A}$ and $L_{D B}$ at $12 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ at 12 would most likely not have any chance of meeting the regulations at any power or voltage. $L_{D A}$ and $L_{D B}$ at $70 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ at 18 has a bulk capacitor voltage which is too low at 100 V input for the converter to operate in the proper and expected manner, even when considering that the calculated figures for bulk capacitor voltage should be within $10 \%$ of the values seen on a prototype. It is felt a design around $L_{D A}$ and $L_{D B}$ as $30 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 12 gave the best compromise in ability to meet the class D harmonic regulations and for voltage seen across the bulk capacitor. The RMS current harmonics calculated were close to the class D regulation curves. The peak voltage at 265 V input was the lowest, and the average voltage at 100 V was below the peak of the line voltage but it was higher than $L_{D A}$ and $L_{D B}$ as $70 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}$ as 18 , and voltages within $10 \%$ of these would be above the peak of the line voltage. Figure 6.12 shows the predicted input current at 230 V and 100 V .

The final choice was:

- $L_{D A} / L_{D B} 33 \mu \mathrm{H}$, later changed to $43 \mu \mathrm{H}$ during testing.
- $N_{4 A} / N_{4 B} 11$ turns


### 6.4.2 Sizing of Semiconductor Components

The average or RMS current through the components cannot yet be calculated, as at 90 V input voltage the analysis predicts the bulk capacitor voltage to be below the peak of the line


Figure 6.12: Predicted input current waveforms for 200 W input power at a) 230 V and b) 100 V input voltage with $L_{D A}$ and $L_{D B}=33 \mu \mathrm{H}$ and $N_{4 A}$ and $N_{4 B}=$ 11
voltage. This causes some of the current change to slope in the wrong direction. Instead the currents predicted by PSpice in table 6.2 are used. The analysis was only written for when the bulk capacitor voltage is above the peak of the line voltage.

When operating at 265 V input voltage the peak bulk capacitor voltage was measured in figure D. 3 as 423.76 V when the output inductors $L_{2: 5 \mathrm{~V}}$ and $L_{2: 12 \mathrm{~V}}$ go into DCM.

## Switch $\mathbf{S}_{1}$ and Reset Winding Diode $\mathbf{D}_{1}$

When the transformer is being reset the voltage seen across $S_{1}, V_{S 1}$, is

$$
\begin{equation*}
V_{S 1}=V_{B}+\frac{N_{1}}{N_{2}} \cdot V_{B} \tag{6.32}
\end{equation*}
$$

Since $N_{1}$ and $N_{2}$ are the same the peak voltage seen across $S_{1}$ is 847 V : to provide a reasonable safety margin a 1000 V MOSFET is used. Heavily over-designing for survivability the IXFH12N100, a 1000 V 12A device, was used.

The same voltage is seen across diode $D_{1}$ when $S_{1}$ is on. In the bi-forward of chapters 4 and 5 the BYD33U diode was used, but this only has an average current rating of 1.26A. In this topology the tertiary winding $N_{3}$ will carry more than just magnetising current, as transformer windings $N_{4 A}$ or $N_{4 B}$ will also be carrying current during the off-time of $S_{1}$, and this current will be transferred to the tertiary winding $N_{3}$ while the transformer is
resetting. Due to this, $D_{1}$ is replaced by the plentiful and over-rated BY329-1000 $(1000 \mathrm{~V}$ 8A diode).

Secondary Diodes $\mathbf{D}_{2: 5 \mathrm{~V}}, \mathbf{D}_{3: 5 \mathrm{~V}}, \mathbf{D}_{2: 12 \mathrm{~V}}$ and $\mathbf{D}_{3: 12 \mathrm{~V}}$

The peak voltage seen across the secondary diodes, $V_{D 2}$, is:

$$
\begin{equation*}
V_{D 2}=\frac{N_{2}}{N_{1}} \cdot V_{B} \tag{6.33}
\end{equation*}
$$

For the 5 V output ( $N_{2}=3$ ) this is calculated to be 28.9 V and for the 12 V output ( $N_{2: 12 \mathrm{~V}}=$ 7) this is calculated to be 67.4 V . The total average current in the 5 V diodes is 20 A and the total average current in the 12 V diodes is 4 A . For the 12 V output, where diode losses are not so severe, the BYT08P-400 ( 400 V 8 A device) is used. For the 5 V output where the losses are higher, 20A Schottky diodes are used to reduce losses, as the voltage is now low enough to allow their use. The device chosen was a STPS20H100CT (100V 20A).

Diodes $\mathbf{D}_{4 A}, \mathbf{D}_{4 B}, \mathbf{D}_{5 A}$ and $\mathbf{D}_{5 B}$

During normal operation the peak voltage seen across $D_{4 A}$ or $D_{4 B}, V_{D 4}$, is:

$$
\begin{equation*}
V_{D 4}=\frac{V_{B}+\frac{2 \cdot N_{4 A}}{N_{3}} \cdot V_{B}-V_{c i n}}{2} \tag{6.34}
\end{equation*}
$$

This situation occurs across the zero crossing. The voltage $V_{\text {cin }}$ is the voltage across capacitors $C_{2 A}$ and $C_{2 B}$ in figure 6.16 that are fitted across the DC side of the diode bridge rectifier. During the time when current is flowing through the input of the circuit these capacitors have the input voltage across them. However, during the zero crossing when no current is flowing through the input of the converter the voltage on the capacitors remains at the instantaneous supply voltage that $L_{1 A}$ or $L_{1 B}$ stopped conducting, this the input voltage ( $V_{\text {cin }}$ ) at time $t_{1} . V_{\text {cin }}$ for this case is 212 V when the input voltage is 265 V . This gives a normal operating peak voltage across $D_{4 A}$ or $D_{4 B}$ of 212 V . To cover for the situation where there is no voltage at the input and if one of the diodes $D_{4 A}$ or $D_{4 B}$ turns off slower than the other, then the voltage, $V_{D 4 E}$, across the diode will be:

$$
\begin{equation*}
V_{D 4 E}=V_{B}+\frac{N_{4 A}}{N_{3}} \cdot V_{B} \tag{6.35}
\end{equation*}
$$

In this situation the voltage across $D_{4 A}$ or $D_{4 B}$ is 530 V .

During normal operation the voltage, $V_{D 5}$ seen across $D_{5 A}$ or $D_{5 B}$ is

$$
\begin{equation*}
V_{D 5}=\frac{V_{B}-V_{c i n}}{2} \tag{6.36}
\end{equation*}
$$

This calculates to be 106 V . Again, to cover the same situation as mentioned for $D_{4 A}$ or $D_{4 B}$ the maximum possible voltage is the bulk capacitor voltage of 424 V .

The diode used for $D_{4 A}, D_{4 B}, D_{5 A}$ and $D_{5 B}$ is the BY329-1000 as there was a plentiful supply and they had ratings well in excess of what was required, again building in survivability.

### 6.5 Simulation

In figure 6.13 is the PSpice simulation schematic. The simulation settings are the same as used for the bi-forward converters in chapters 4 and 5 . The averaging circuit shown in figure 4.7 is not included in this simulation as the input current is mainly in CCM and the filtered (averaged) shape of the input current can be seen without it. To convert the schematic for simulation on the 90 to 130 V input voltage range an additional bulk capacitor is added in series with $C_{B}$ and their values are changed to $330 \mu \mathrm{~F}$. Also a connection is made between the bulk capacitors and diodes $D_{7}$ and $D_{8}$. When simulating at 265 V input voltage, to find the voltage across the semiconductors a capacitance of $1 \mu \mathrm{~F}$ is put across the DC side of the diode bridge to stabilize the voltage when the diode bridge is not conducting (this capacitor is fitted to the prototype converters at all voltages). This capacitor does not effect the working of the rest of the simulation. The simulation was run in the same way as in chapters 4 and 5.


Figure 6.13: PSpice schematic for simulation on the 180 to 265 V Range

### 6.5.1 Simulation Results

Table F. 5 in appendix F shows the input current harmonics for 230 V input voltage and 150 W output power (174W input power) compared to class $D$. The simulation waveform fails on the 5th and 7th harmonics, by a small amount, which is the same two harmonics predicted by Mathcad in figure D.1.

Table F. 6 in appendix F shows the input current harmonics for 100 V input voltage and 150 W output power (174W input power) compared to class D. The simulation waveform passes on all the odd harmonics, whereas the Mathcad prediction in figure D. 2 shows that the waveform just exceeds the class D regulation for 200 W on the 3rd and 5th harmonics; again they are close.

Table 6.1 shows the voltage across the semiconductors measured in PSpice. They are slightly lower (but within 10\%), than that predicted in the analysis, as the bulk capacitor voltage is lower at 400 V instead of 424 V .

The average current in the semiconductor components is shown in table 6.2. These are sensible values for a converter with a 150 W ouput power and for the particular transformer

| Device | Voltage/V |
| :---: | :---: |
| $S_{1}$ | 802 |
| $D_{1}$ | 26.6 |
| $D_{2}$ | 26.5 |
| $D_{4 A} / D_{4 B}$ | 199 |
| $D_{5 A} / D_{5 B}$ | 97.3 |
| $D_{6}$ | 800 |
| $D_{B}$ | 374 |

Table 6.1: Peak voltage across key semiconductors at 265 V input and 40 W output measured in PSpice. Average voltage across $C_{B 1}$ and $C_{B 2}$ was 400 V .
turns ratios used.

| Device | Average or RMS <br> Current/A |
| :---: | :---: |
| $S_{1} \mathrm{RMS}$ | 1.44 |
| $S_{1} \mathrm{AV}$ | 0.84 |
| $D_{4 A} / D_{4 B}$ per diode | 0.306 |
| $D_{5 A} / D_{5 B}$ per diode | 0.509 |
| $D_{6}$ | 0.00926 |
| $D_{B}$ per diode | 0.811 |

Table 6.2: RMS or average current through key semiconductors at 90 V input and 150W output (176W input) measured in PSpice

### 6.5.2 Simulation Waveforms

The lower trace in figure 6.14 shows the input current waveform predicted by PSpice at 100 V input voltage. The shape is similar to that predicted in analysis shown in figure 6.12 b , but the PSpice waveform has a slight lean to the left due to the charging and discharging of the bulk capacitor causing its voltage to change. The top trace shows the current in $L_{1 A}$ (this current only flows every other half line cycle due to the voltage doubler switch being closed). The inductor $L_{1 B}$ is conducting during the half line periods that $L_{1 A}$ is not. The peak of the input current is just under 6A. The waveform predicted by the analysis in figure 6.12b has a peak of 6.77 A . They are different to the analysis above, as the power used in Mathcad was 200W.

Figure 6.15 shows switching frequency current waveforms for $L_{1 A}, D_{4 A}$ and $D_{5 A}$ at 230 V input voltage and 150 W output when $L_{1 A}$ is operating in CCM. It can be seen that at turn


Figure 6.14: Input current at 150 W output and 100 V input measured in PSpice (bottom trace) and current in $L_{1 A}$ (top trace). The input power is 177 W .
on of $S_{1}$ the current in $D_{4 A}$ (and $L_{D A}$ ) ramps up from zero and the current in $D_{5 A}$ is commutating to $D_{4 A}$; at the same time the current in $L_{1 A}$ is still falling as the voltage across $L_{1 A}$ has not changed. The current in $L_{1 A}$ starts rising when the current in $D_{4 A}$ reaches that in $D_{5 A}$, and $D_{5 A}$ stops conducting. The voltage across $L_{1 A}$ is now positive so current rises. At turn off of $S_{1}$ the current in $D_{4 A}$ slowly commutates to $D_{5 A}$ and the current in $L_{1 A}$ starts falling again. This is most obvious in the last cycle shown.

### 6.6 Experimental Results

Figure 6.16 shows the final and complete circuit schematic tested. The components used are listed in table $G .2$ in appendix $G$ and a photograph of the final circuit is shown in figure 6.17 .


Figure 6.15: Switching frequency current in inductor $L_{1 A}$ (bottom trace), $D_{4 A}$ (middle trace) and $D_{5 A}$ (top trace) across the peak of the line input voltage at 230 V input measured in PSpice


Figure 6.16: Final and complete circuit schematic for the CS S ${ }^{2}$ PFC converter


Figure 6.17: Photograph of the $\mathrm{CS} \mathrm{S}^{2} \mathrm{PFC}$ converter

### 6.6.1 Changes Made to Prototype Circuit

The value of $L_{D}$ was varied to try and make the converter pass the class D harmonic regulations at 75 W input power. The values tried were $33,22,43,37 \mu \mathrm{H}$.

All values of $L_{D}$ tried failed class D at 75 W input power at both voltages. In the end $43 \mu \mathrm{H}$ was used because it produced a lower bulk capacitor voltage.

A MOSFET turn-off snubber shown in figure 6.16 was fitted early during testing.

### 6.6.2 Harmonic Tests

Figures $6.18,6.19,6.20$ and 6.21 show the measured input RMS current harmonics compared to class D. In figures 6.18 and 6.20 the converter is shown to meet class D at full power at 100 V and 230 V . This is better than that predicted by PSpice and in the analysis, both of which predicted slight failure at 230 V on the low harmonics. At 100 V PSpice predicted a pass and the analysis a slight failure at the low harmonics. At 75 W input power the converter failed to meet the regulation for the 7th, 9th, 11th and 13th harmonics at 230 V (figure 6.19) and for the 7th and 9th harmonics at 100 V (figure 6.21). Further testing found that the lowest power that the converter would comply with the class D limits was at 97 W
for both 100 V and 230 V input voltage. The converter passes class A.


Figure 6.18: Measured RMS current harmonic levels for 230 V and full load output power with $L_{D}$ as $43 \mu \mathrm{H}$ compared to class D: input power is 197 W

### 6.6.3 Input Current Waveform

Figure 6.22 shows the input current waveform at: a) 230 V full load where the converter meets class D, b) 230 V 75 W input where the converter failed class D, c) 100 V 97 W input where the converter started to meet class D and d) 100 V full load where the converter meets class D. In 6.22 a and c , with the two waveforms at full power, it is noticeable that the peak of the current waveform is flattened. Otherwise their basic shapes are very similar to each other. It is possible to see the DCM part of the waveform at the beginning and end of the current waveforms, where the slope is shallow.

There is possibly some distortion in figure 6.22 c due to peak charging of $C_{B 2}$ during the negative parts of the cycle (this is hard to see). This does not seem to have affected the current harmonics much.

It is not possible to show switching frequency waveforms which clearly show the operation of the converter as resonances were present on the waveforms, hiding the actual power transfer voltages and currents. The resonances did not seem to hinder or change the operation of


Figure 6.19: Measured RMS current harmonic levels for 230 V and 75 W input power with $L_{D}$ as $43 \mu \mathrm{H}$ compared to class D : input power is 74 W


Figure 6.20: Measured RMS current harmonic levels for 100 V and full load output power with $L_{D}$ as $43 \mu \mathrm{H}$ compared to class D: input power is 199 W


Figure 6.21: Measured RMS current harmonic levels for 100 V and 75 W input power with $L_{D}$ as $43 \mu \mathrm{H}$ compared to class D : input power is 76 W
the converter.

### 6.6.4 Efficiency and Voltage Across the Bulk Capacitors, $\mathbf{C}_{B 1}$ and $\mathrm{C}_{B 2}$

In table H .2 in appendix H are presented the measured input and output powers, efficiency and bulk capacitor voltages. The efficiency and bulk capacitor voltages are plotted in figures 6.23 and 6.24. The efficiency is very good, ranging from $72 \%$ at about 40 W output power with 265 V input voltage to $78 \%$ at 74 W output power at 180 V input voltage. Most of the efficiency readings are in the mid-70s. When dividing the low line bulk capacitor voltages by two to give an indication of the voltage across a single capacitor, the voltage given is below the peak of the line voltage and checking the waveforms recorded for when the output was 150 W for all three voltages $(90 \mathrm{~V}, 115 \mathrm{~V}$ and 130 V$)$ peak charging is observed, but different amounts are occurring on the positive and negative parts of the cycle.

The voltage across both bulk capacitors is shown in figure 6.24 ranging from 230 V to 408 V . The range is narrower than the line voltage range due to the voltage doubler. This can be seen since the bulk capacitor voltage at 130 V is close to that seen at 265 V , the 115 V bulk capacitor voltage is close to that of 230 V , and the 90 V bulk capacitor voltage is close to


Figure 6.22: Measured a) Input current at 230 V and full load, b) Input current at 230 Vand 75 W input power, c) Input current at 100 V and full load and d) Input current at 100 V and 97 W input power. All have $L_{D}$ as $43 \mu \mathrm{H}$. Top trace is input voltage, middle trace is input current and the bottom trace is the drain-source voltage of $S_{1}$.


Figure 6.23: Efficiency of the $\mathrm{CS} \mathrm{S}^{2} \mathrm{PFC}$ across the input voltage range
that of 180 V . Figure 6.25 compares the bulk capacitor voltage measured at 265 V with that predicted for 265 V . The measured voltage is higher than the predicted voltage for the same input power by about 20 V , but it is following the same shape, except when the input power is low (at 8 W ). Even with a 10 V difference predicted voltages are still within $10 \%$ of the measured voltages.

### 6.6.5 Hold Up Time and Output Voltage Ripple

## Hold Up Time

Hold up is measured in the same way as in section 5.6 .5 . The results for 115 V and 230 V are shown in table 6.3 and both are acceptable, being above 10 ms .

| Input Voltage/V | Hold up time/ms |
| :---: | :---: |
| 115 | 18.4 |
| 230 | 27.6 |

Table 6.3: Hold up time for 115 V and 230 V


Figure 6.24: Variation of bulk capacitor voltage with output power across the input voltage range


Figure 6.25: Variation of bulk capacitor voltage with input power at 265 V (dot trace) compared to the Mathcad prediction

## Output Voltage Ripple

Table 6.4 shows the 100 kHz and 100 Hz ripple on both outputs at 75 W and full load output power. The 100 kHz ripple on the 5 V output ranges from 12.1 mV to 20.3 mV and on the 12 V output from 81.3 mV to 181 mV . The 12 V ripple voltages are higher than that normally specified for a PC power supply ( 50 mV on the 5 V output and 120 mV on 12 V output). The 100 Hz ripple on the 5 V output ranges from 28 mV to 40.6 mV and from 93 mV to 131 mV on the 12 V output.

| Output Combination | $\begin{gathered} \hline 5 \mathrm{~V} 100 \mathrm{kHz} \\ \text { p-p } \\ \text { Ripple/mV } \end{gathered}$ | $\begin{aligned} & 5 \mathrm{~V} \mathrm{100Hz} \\ & \text { p-p } \\ & \text { Ripple/mV } \end{aligned}$ | $\begin{gathered} 12 \mathrm{~V} 100 \mathrm{kHz} \\ \text { p-p } \\ \text { Ripple/mV } \end{gathered}$ | $\begin{gathered} 12 \mathrm{~V} 100 \mathrm{~Hz} \\ \text { p-p } \\ \text { Ripple/mV } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| Input Voltage: 90 V |  |  |  |  |
| $5.05 \mathrm{~V} 10 \mathrm{~A}, 12.71 \mathrm{~V} 2.1 \mathrm{~A}$ | 15.6 | 28 | 125 | 106 |
| Input Voltage: 115 V |  |  |  |  |
| $5.07 \mathrm{~V} 10.1 \mathrm{~A}, 12.75$ 2.1A | 15.6 | 35.9 | 112 | 112 |
| 4.98 V 19A, 13.19V 4.2A | 18.8 | 31.3 | 156 | 118 |
| Input Voltage: 130 V |  |  |  |  |
| 5.06 V 10A, 12.73V 2.15A | 14.1 | 34.4 | 118 | 100 |
| 4.98 V 19A, 13.17V, 4.2A | 17.2 | 40.6 | 168 | 131 |
| Input Voltage: 180 V |  |  |  |  |
| $5.06 \mathrm{~V} 10.2 \mathrm{~A}, 12.78 \mathrm{~V} 2.1 \mathrm{~A}$ | 20.3 | 29.7 | 137 | 106 |
| $4.99 \mathrm{~V} 19 \mathrm{~A}, 13.2 \mathrm{~V} 4.2 \mathrm{~A}$ | 18.8 | 26.6 | 181 | 93 |
| Input Voltage: 230 V |  |  |  |  |
| 5.08 V 10A, 12.71V 2.15A | 15.6 | 34.4 | 81.3 | 103 |
| $4.98 \mathrm{~V} 19.1 \mathrm{~A}, 13.2 \mathrm{~V} 4.2 \mathrm{~A}$ | 20.3 | 34.4 | 121 | 112 |
| Input Voltage: 265 V |  |  |  |  |
| 5.07V 10.2A, 12.73V 2.15A | 12.1 | 35.9 | 87.5 | 103 |
| 4.99 V 19.2A, 13.17V 4.2A | 20.3 | 34.4 | 140 | 109 |

Table 6.4: Ripple voltage seen on the 5 V and 12 V outputs at 100 kHz and 100 Hz across the input voltage range

### 6.6.6 Voltage seen on Key Devices

Measured at 265 V input, the voltages on $S_{1}$ and the diodes are shown in table 6.5.
The voltage measured across $S_{1}$ was about 813 V , which is about the expected value for a bulk capacitor of 408 V . The 5 V diodes at 25 V are close to their expected voltages of 28 V for a bulk capacitor voltage of 408 V , as are the 12 V diodes at about 57 V when their expected voltage is 65 V (more than $10 \%$ ). The voltage measured across $D_{4 A}$ or $D_{4 B}$ and $D_{5 A}$ or

| Device | Voltage/V |
| :---: | :---: |
| $S_{1}$ | 813 |
| $D_{2: 5 V}$ | 25.6 |
| $D_{3: 5 \mathrm{~V}}$ | 25 |
| $D_{2: 12 \mathrm{~V}}$ | 57.8 |
| $D_{3: 12 \mathrm{~V}}$ | 56.3 |
| $D_{4 A} / D_{4 B}$ | 312 |
| $D_{5 A} / D_{5 B}$ | 231 |

Table 6.5: Voltage measured across key semiconductor components with 265 V input voltage
$D_{5 B}$ is about 100 V higher than what would be expected ( 202 V for $D_{4}$ and 100 V for $D_{5}$ ) due to the resonance on the voltage seen across them.

### 6.7 Conclusion

Analysis has been produced that predicts bulk capacitor voltage, and input RMS current harmonics at an acceptable level. The analysis can be used to test designs with different values of inductances and turns ratios. The analysis needs further work to add an improved method of calculating current when the bulk capacitor voltage is below the line voltage peak, when the bulk capacitors may be peak charged.

The converter was simulated at 100 V and 230 V with a 150 W 5 V output to check the harmonics. At 90 V the converter was simulated to find the RMS or average current in the semiconductor devices and at 265 V to find the peak voltage across the devices.

A prototype converter was built and tested. This converter has good efficiency percentage around the mid 70s. The converter passed class D at full load ( 150 W output) at 100 V and 230 V , but not down at 75 W input power. The lowest input power that it passed at was 97 W . The bulk capacitor voltage rises to 408 V . This has the knock-on effect, requiring a 1000 V MOSFET to be used, which is expensive.

## Chapter 7

## Forward Converter with Low Frequency Switch - LFSPFC

### 7.1 Introduction

The bi-forward converter in both forms (with and without input inductor) and the CS S ${ }^{2}$ PFC converter have a number of undesirable characteristics which have been highlighted in the previous three chapters. The bi-forward suffers from:

- Variable and high voltage on the bulk capacitor when operated with the input inductor
- High voltage stress across MOSFET $S_{1}$ (up to 1100 V ) and the secondary diodes due to the centre tapped primary winding on the transformer
- High current stress in the MOSFET $S_{1}$ when operating via the lower tap of the primary winding

Due to these three problems the bi-forward has low conversion efficiency and a high cost. The CS S ${ }^{2}$ PFC suffers from:

- Variable and high voltage on the bulk capacitor
- High voltage stress across MOSFET $S_{1}$ (up to 1000 V )
- Does not meet IEC 61000-3-2 at lower powers
- High cost

It would be advantageous if a $800 \mathrm{~V} / 900 \mathrm{~V}$ MOSFET could be used for $S_{1}$ : this would reduce both cost and losses. Further benefit could be gained by the use of Schottky diodes on the 5 V output (bi-forward), giving a much needed increase in efficiency.

The main cause for the problems in the bi-forward is the centre tapped primary transformer winding, but this winding is important as it performs most of the current shaping and power management. It would be useful if there was some other method of performing exactly the same task as the centre tapped primary winding (as in the bi-forward without $L_{1}$ ), but allowing the primary winding of the transformer to reduce back to its usual forward converter form. This would reduce the current and voltage stress on the power MOSFET.

### 7.2 The LFSPFC Converter

In figure 7.1 is shown the schematic for the LFSPFC converter. This converter was developed in this project as an attempt to solve the problems of the bi-forward and CS $S^{2} \mathrm{PFC}$ dicussed above. A converter based on the flyback topology with a similar switch and diode arrangement has just been presented in [123], but this converter is operating in a very different manner to the one proposed here.


Figure 7.1: Forward converter with auxiliary switch and diode in series with the bulk capacitor $C_{B}$

### 7.2.1 Operation

The switch $S_{1}$, transformer and secondary side form an ordinary forward converter that operates in the normal manner, such as voltage mode control with fixed frequency PWM
with duty adjusted to keep the output voltage $V_{o}$ constant. When the input voltage is high the auxiliary switch $S_{2}$ is turned off and the output is supplied directly from the converter's input at the main high switching frequency of $S_{1}$, in the same manner as the bi-forward in chapter 4 does. The duty cycle is adjusted to keep the output voltage $V_{o}$ constant as the input voltage $v_{s}(t)$ changes. When the input voltage is low $S_{2}$ is on and the output is supplied from $C_{B}$ via $S_{2}$ in the ordinary manner of a forward converter fed from a capacitor. $S_{2}$ is left on all the time when the voltage is low. The bulk capacitor $C_{B}$ is peak charged through $D_{1}$. All that has happened is that the power processing function of the centre tapped primary winding of the bi-forward is now done by switch $S_{2}$.

### 7.2.2 Input Current Waveform

The input current waveform is exactly the same as in the bi-forward converter discussed in chapter 4 ( and which is shown in figure 4.3) because the converter is drawing current directly from the supply in the same manner as the bi-forward converter. This means that the converter as it stands should not pass class D and should only just meet class A.

### 7.2.3 Advantages and Disadvantages of the LFSPFC

The advantages over the bi-forward are:

- The voltage seen across $S_{1}$ is only twice the bulk capacitor voltage as in a conventional forward converter.
- The current stress in $S_{1}$ is similar to that of a conventional forward converter and not double as in the bi-forward when operating from just the lower tap.
- These two points allow the use of a $800 \mathrm{~V} / 900 \mathrm{~V}$ MOSFET for $S_{1}$ giving a significant reduction in overall cost (including the auxiliary switch and its control and drive circuitry).
- A probable increase in efficiency over the bi-forward.

The disadvantages of this converter are:

- It draws the same shape current as the conventional bi-forward converter which will not meet class D (but will meet class A).
- It still has a sharp change in input current, which is still discontinuous.
- There is a step change in duty cycle.


### 7.2.4 Operation of the Auxiliary Switch $\mathbf{S}_{2}$

Figure 7.2 shows a method of controlling switch $S_{2}$. This is based on a simple comparator (eg LM311) which compares the input voltage seen through the voltage divider $R_{1}$ and $R_{2}$ at the negative input of the comparator, with the reference voltage set by voltage divider $R_{3}$ and $R_{4}$ from the control IC and gate drive supply for $S_{1}$. When the input voltage seen at the negative input falls below the voltage at the positive input of the comparator, $S_{2}$ is turned on. When the input voltage seen at the negative terminal rises above that at the positive terminal then $S_{2}$ will turn off.


Figure 7.2: Comparator control of auxiliary switch $S_{2}$

This arrangement will also turn $S_{2}$ on if there is a loss of line voltage, allowing the output to be supplied from $C_{B}$. The input voltage at which $S_{2}$ turns on and off can be adjusted so as to give the best current harmonics once a circuit is built by making, say, $R_{4}$ a variable resistor.

The gate drive for the auxiliary switch $S_{2}$ can be implemented using several methods such as a gate drive transformer or a level shift gate drive IC. If the topology is used in an application such as a PC power supply there is an auxiliary converter supplying isolated outputs to the drive circuitry and to the PC. An extra winding on this converter could be used to supply power for the gate drive of $S_{2}$ and an opto-coupler, or level shift IC, could be used to level
shift the gate drive signal.

### 7.3 The LFSPFC Converter with Input Inductor

To try and improve the input current shape and ability of the circuit to meet class D regulations the familiar technique of adding an input inductor is used, as shown in figure 7.3. This looks similar to the circuit in [123], but it operates differently with auxiliary switch $S_{2}$ operating at a low frequency unlike the same switch in [123] which operates at a high frequency (the same as $S_{1}$ ).


Figure 7.3: Forward converter with auxiliary switch and diode in series with the bulk capacitor $C_{B}$ with input boost type inductor $L_{1}$

### 7.3.1 Operation

The switch $S_{2}$ is operated in the same way as described in section 7.2.4. When the input voltage is low the forward part of the converter is fed from $C_{B}$ and operates just like an ordinary forward converter as described in section 7.2.1.

Shown in figure 7.4 are the switching frequency waveforms for the current in $L_{1}, S_{1}$ and $D_{1}$ when $S_{2}$ is off. The current in $L_{2}$ is operating in CCM and in $L_{1}$ it is DCM. When $S_{1}$ is turned on at $t_{0}$ the inductor $L_{1}$ has applied across it the full line voltage, as turning on $S_{1}$ connects the right hand end of $L_{1}$ to zero voltage. The current in $L_{1}$ starts to ramp up from zero to the reflected load current as seen through the transformer. While the current in $L_{1}$ is ramping up the current in $L_{2}$ will keep on free wheeling via diode $D_{3}$. At $t_{1}$ the current in $L_{1}$ has ramped up to the current in $L_{2}$ seen through the transformer and the current in $L_{2}$ stops free wheeling and starts to rise via diode $D_{2}$. At this point $L_{1}$ and $L_{2}$ also connect in


Figure 7.4: Switching frequency waveforms for when $S_{2}$ is off
series through the transformer and the current in the pair rises together supplied from the input source $v_{s}(t)$. At $t_{2}$ switch $S_{1}$ is turned off. The current in $L_{2}$ again freewheels via diode $D_{3}$. The current in $L_{1}$ is discharged into $C_{B}$ via diode $D_{1}$. At $t_{3}$ the current in $L_{1}$ reaches zero and stops flowing. At $t_{4}$ the cycle is repeated.

### 7.4 Development of a Prototype Converter

To test if the basic concept of the LFSPFC converter and the LFSPFC converter with input inductor work in practice a test circuit was built which could operate with or without the input inductor $L_{1}$. The specifications are;

- Up to 100 W output at 5 V and 0 A to 20 A
- Input voltage is $180 \mathrm{~V}_{R M S}$ to $265 \mathrm{~V}_{R M S}$
- Conform to EN 61000-3-2 class A at full load
- Conform to EN 61000-3-2 class D at full load
- Switching frequency of 100 kHz

The converter is based on the normal forward converter built for the comparison in chapter 8. The basic details are;

- Transformer turns; $N_{1}, N_{3}: 44$ turns, $N_{2}: 5$ turns
- Secondary filter $L_{2}: 15.4 \mu \mathrm{H}$ and $C_{1}: 1800 \mu \mathrm{~F} 16 \mathrm{~V}$ electrolytic
- Voltage mode control using the UC3524 IC
- $D_{2}$ and $D_{3}$ are STPS 20 H 100 CT , 20A Schottky diodes with a forward voltage drop of 0.71 V
- $S_{1}$ is the 2 SK2611 and is a 900 V 9 A device with an $\mathrm{R}_{d s o n}$ of $1.1 \Omega$
- $D_{4}$ is a BYD33U 1200 V diode and $D B$ is the GBU6J

As for the other single stage topologies built there was a RCD snubber across the MOSFET $S_{1}$ to the design shown in figure 7.19.

The drive and control for $S_{2}$ is shown in figure 7.19 and was implemented using the common LM311 comparator and a signal level shift IC.

The two main design parameters left were the input voltage at which $S_{2}$ is turned on and off at and the inductance of $L_{1}$ (for the version with input inductor). Another parameter to consider if the converter is designed from scratch and not adapted from an existing design would be the transformer turns ratio, as this determines the amplitude of the reflected secondary current and the charging up time of $L_{1}$ and the amount of energy transferred to $C_{B}$ when $L_{1}$ is discharged.

### 7.5 Analysis

### 7.5.1 Assumptions

The following assumptions are made in addition to those made in section 4.3.2:

1. During a switching cycle the input voltage is assumed constant.
2. Bulk capacitor voltage for the LFSPFC with input inductor is constant over a half line cycle.

### 7.5.2 Basic LFSPFC

The input voltage is defined as:

$$
\begin{equation*}
v_{s}(t)=V_{p k} \cdot \sin (\omega \cdot t) \tag{7.1}
\end{equation*}
$$

## Turn On and Turn Off Voltage of Switch $\mathbf{S}_{2}$ for the Basic LFSPFC

The lowest voltage at which $S_{2}$ can be turned on or off, $V_{\text {inmin }}$, is determined by the maximum duty ratio possible, $D_{\max }$, and can be expressed as:

$$
\begin{equation*}
V_{i n \min }=\frac{N_{1} \cdot V_{o}}{N_{2} \cdot D_{\max }} \tag{7.2}
\end{equation*}
$$

For the UC3524 the maximum duty is 0.45 , so the lowest voltage at which $S_{2}$ can be turned on and off is 98 V rising to the peak of the line voltage.

For a particular turn on/off voltage, $V_{S 2}$, the time after input voltage zero crossing that $S_{2}$ turns off is:

$$
\begin{equation*}
t_{o f f}=\frac{\sin ^{-1}\left(\frac{V_{S 2}}{V_{p k}}\right)}{\omega} \tag{7.3}
\end{equation*}
$$

and it turns back on again at:

$$
\begin{equation*}
t_{o n}=\frac{T}{2}-t_{o f f} \tag{7.4}
\end{equation*}
$$

where $T$ is a half line period

The conduction angle of the input current is expressed (in degrees) as:

$$
\begin{equation*}
A_{c}=\left(\frac{T}{2}-t_{o f f}\right) \cdot \frac{180 \cdot \omega}{\pi} \tag{7.5}
\end{equation*}
$$

Equation 7.5 is plotted in figure 7.5 for 230 V input for different values of turn on/off voltage down to 98 V where the converter would lose regulation of the output voltage.


Figure 7.5: Graph of conduction angle of input current against switch $S_{2}$ turn on/off voltage

## Duty Cycle Variation

When operating from $C_{B}$ when $S_{2}$ is on, the duty cycle is:

$$
\begin{equation*}
D_{1}=\frac{N_{1} \cdot V_{o}}{N_{2} \cdot V_{B}} \tag{7.6}
\end{equation*}
$$

where $V_{B}$ is $V_{p k}$.
When the converter is operating directly from the line the duty cycle is:

$$
\begin{equation*}
D_{2}=\frac{N_{1} \cdot V_{o}}{N_{2} \cdot\left|v_{s}(t)\right|} \tag{7.7}
\end{equation*}
$$

For a half line period the duty can be defined as:

$$
\begin{align*}
D= & D_{1} \quad 0<t<t_{o f f} \quad t_{o n}<t<T  \tag{7.8}\\
& D_{2} \quad t_{o f f}<t<t_{o n}
\end{align*}
$$

Equation 7.8 is plotted in figure 7.6 for 230 V . This plot is slightly different to that for the bi-forward converter shown in figure 4.6 where the duty change between operating from $C_{B}$ and $v_{s}(t)$ is smooth: in this converter it is a step change. This is due to there only being one primary winding from which both conduction paths supply the output.


Figure 7.6: Variation of duty cycle over a line half cycle for 230 V

## Bulk Capacitor Recharge

This is exactly the same as for the bi-forward converter discussed in section 4.3.3.

## Overall Input Current

The averaged switching frequency current drawn by the converter from the line can be assumed to be:

$$
\begin{equation*}
i_{f}(t)=\frac{P_{o}}{v_{s}(t)} \tag{7.9}
\end{equation*}
$$

and the input current for a half line period is:

$$
\begin{array}{rr}
i_{s}(t)= & 0 \\
& i_{f}(t)  \tag{7.10}\\
& i_{f}(t)+i_{c}(t) \\
t_{o f f}<t<t_{r} \quad & t_{r}<t<\frac{T}{4}<t<t_{o n}
\end{array}
$$

Figure 7.7 shows the current waveform produced by equation 7.10. Comparing it to the waveforms shown in figure 4.3, the shape is identical to that drawn by the bi-forward converter. Changing the size of the bulk capacitor will change the height of the recharging peak, as will changing the turn on or turn off voltage of $S_{2}$ (as was the case for the bi-forward in appendix B).


Figure 7.7: Predicted input current waveform for 150 W input power at 230 V with $C_{B}$ as $165 \mu \mathrm{H}$ and turn on/off of $S_{2}$ at 140 V

From equation 7.10 the RMS current harmonics can be calculated from the Fourier series.

## Input Current Harmonics to Class A

For this converter the only variable is the turn on/off voltage of $S_{2}$. The bulk capacitor capacitance is left at $165 \mu \mathrm{~F}$, the same as is used in the bi-forward and forward converter used elsewhere, but this would be another possible variable when trying to reduce the converter's harmonics below the regulation values. Since the converter will draw the same current shape as the bi-forward converter it is pointless looking at class D as it has already been shown in figure 4.4 as well as in the simulation results shown in table F. 1 that the current waveform will not meet class D. Since the other converters (the passively filtered forward converter, the two stage cascaded boost and forward converters, the SS S ${ }^{2}$ PFC converter and
bi-forward converters) have already been tested, it was decided to assume an efficiency of $75 \%$ giving an input power of 133 W . Figure 7.8 shows various turn on/off voltage designs compared to the class A limit.


Figure 7.8: RMS input current harmonics compared to the class A (trace $b_{A}$ ) limits for 230 V input with the turn on/off voltage of $S_{2}$ as $140,160,180,200$ and 220 V . Traces are listed by side of graph: 1 st value is power and 2 nd value is the turn on/off voltage for $S_{2}$.

Since the input power is lower, this converter is better able to meet the class A regulation than the bi-forward shown in figure 4.5 All five of the different values of $S_{2}$ turn on/off voltage just exceed the regulations a little (barely noticeable) from above the 17 th harmonic. If the input power of the converter was a little lower, at about 100 W , then it will pass class A with ease for all five values. It is likely that when a prototype converter is tested it will pass class A with a 100 W output, since the bulk capacitor recharging current will be more smooth, as will the smaller peaks at the start and end of the waveform. The input power may also be lower (similar to the bi-forward of chapter 4). It was decided to turn $S_{2}$ on/off at 140 V . This value has the lowest harmonic levels with only the 21 st harmonic exceeding the class A limit and will give the best chance of meeting the class A limits in practice. If 140 V exceeds the limits it will be easy to change the voltage at which $S_{2}$ turns on/off by fitting a variable resistor in the voltage divider on the reference leg of the comparator.

## Component Stress

The method used was similar to that used in chapters 4,5 and 6 . The predicted values are shown in tables 7.1 and 7.2 on pages 164 and 165 together with simulation values for component stress.

### 7.5.3 LFSPFC with Input Inductor $\mathbf{L}_{1}$

The analysis for the turn on and off for $S_{2}$ is the same as in section 7.5.2.

## Operation of Converter During $S_{2}$ off time

From figure 7.4 and applying $v=L \cdot \frac{d i}{d t}$ the inductor equation for the time $t_{0}$ to $t_{1}$ is:

$$
\begin{equation*}
v_{s}(t)=\frac{L_{1} \cdot I_{p 1} \cdot f_{s}}{\Delta D} \tag{7.11}
\end{equation*}
$$

where $I_{p 1}$ is the current in $L_{1}$ and the reflected current in $L_{2}$ at $t_{1}$ (both the same) and $f_{s}$ is the switching frequency.

At $t_{1}$ the current in $L_{1}$ reaches the reflected current in $L_{2}$ and the two connect in series. The equation becomes:

$$
\begin{equation*}
v_{s}(t)-\frac{N_{1}}{N_{2}} \cdot V_{o}=\frac{\left(L_{1}+\left(\frac{N_{2}}{N_{1}}\right)^{2} \cdot L_{2}\right) \cdot\left(I_{p 2}-I_{p 1}\right) \cdot f_{s}}{D_{e f f}} \tag{7.12}
\end{equation*}
$$

where $I_{p 2}$ is the peak current in $L_{1}$ and the reflected current in $L_{2}$ rises to between $t_{1}$ and $t_{2}$. $D_{\text {eff }}$ is defined as

$$
\begin{equation*}
D_{e f f}=D-\Delta D \tag{7.13}
\end{equation*}
$$

$D_{e f f}$ is the effective duty ratio for the current in $L_{1}, D$ is the duty ratio of $S_{1}$ and $\Delta D$ is the duty ratio for the rise of current in $L_{1}$ from zero.

When $S_{1}$ turns off at $t_{3}, L_{1}$ discharges into $C_{B}$. This is defined by:

$$
\begin{equation*}
V_{B}-v_{s}(t)=\frac{L_{1} \cdot I_{p 2} \cdot f_{s}}{D_{f}} \tag{7.14}
\end{equation*}
$$

Now considering $L_{2}$, the up ramp for the current is defined by:

$$
\begin{equation*}
\frac{N_{2}}{N_{1}} \cdot v_{s}(t)-V_{o}=\frac{\left(L_{2}+\left(\frac{N_{2}}{N_{1}}\right)^{2} \cdot L_{1}\right) \cdot \Delta I_{o} \cdot f_{s}}{D_{e f f}} \tag{7.15}
\end{equation*}
$$

and the down ramp, $\Delta I_{o}$, for $L_{2}$ is defined by:

$$
\begin{equation*}
V_{o}=\frac{L_{2} \cdot \Delta I_{o} \cdot f_{s}}{1-D_{e f f}} \tag{7.16}
\end{equation*}
$$

Considering the flux balance across $L_{2}$, equations 7.15 and 7.16 can be equated and solved to give $D_{\text {eff }}$ as:

$$
\begin{equation*}
D_{e f f}=\frac{V_{o} \cdot\left(L_{2}+\left(\frac{N_{2}}{N_{1}}\right)^{2} \cdot L_{1}\right)}{\left(\frac{N_{2}}{N_{1}} \cdot v_{s}-V_{o}\right) \cdot L_{2}+V_{o} \cdot\left(L_{2}+\left(\frac{N_{2}}{N_{1}}\right)^{2} \cdot L_{1}\right)} \tag{7.17}
\end{equation*}
$$

$\Delta I_{o}$ can be found by substituting $D_{\text {eff }}$ into equation 7.16 or 7.15 . From $\Delta I_{o}$ the peak and minimum values of the ripple current can be found and transferred to the primary as:

$$
\begin{align*}
& I_{p 1}=\frac{N_{2}}{N_{1}}\left(I_{o}-\frac{\Delta I_{o}}{2}\right)  \tag{7.18}\\
& I_{p 2}=\frac{N_{2}}{N_{1}}\left(I_{o}+\frac{\Delta I_{o}}{2}\right) \tag{7.19}
\end{align*}
$$

where $I_{o}$ is the average output current.
Substituting $I_{p 1}$ into equation 7.11 the duty $\Delta D$ can be found, and substituting $I_{p 2}$ into equation 7.14 the fall duty, $D_{f}$, can be found.

Figure 7.9 shows how the various parts the duty cycle change when operating from $v_{s}(t)$. $\Delta D$ is very small which in turn makes the difference between $D$ and $D_{\text {eff }}$ also very small.


Figure 7.9: Duty cycle variation over a half line period showing $\Delta D, D_{\text {eff }}, D$ and $D_{f}$ for $L_{1}$ as $20 \mu \mathrm{H}$ and $V_{B}$ as 336.68 V (Value of $V_{B}$ for a turn on/off voltage of 220 V at an input power of 133 W )

This is different to the bi-forward with input inductor where $\Delta D$ is much longer (see figure 5.16).

The average current, $I_{a v}$, in $L_{1}$ during this period is considered as:

$$
\begin{equation*}
I_{a v}=\frac{\Delta D \cdot I_{p 1}}{2}+\frac{D_{e f f} \cdot\left(I_{p 1}+I_{p 2}\right)}{2}+\frac{D_{f} \cdot I_{p 2}}{2} \tag{7.20}
\end{equation*}
$$

The complete input current, $i_{s}(t)$, to the converter is:

$$
\begin{align*}
i_{s}(t)= & 0 \tag{7.21}
\end{align*} t_{a}<t<t_{b} \quad t_{c}<t<t_{d}
$$

The input power, $P_{\text {in }}$, is:

$$
\begin{equation*}
P_{i n}=\frac{2}{T} \cdot \int_{t_{o f f}}^{t_{o n}} v_{s}(t) \cdot i_{a v}(t) d t \tag{7.22}
\end{equation*}
$$

The RMS current harmonics can be worked out from the Fourier series.

## RMS Input Current Harmonics

Figures E.1, E. 2 and E. 3 in appendix E show the current harmonics for $S_{2}$ turned on/off at $140,160,180,200$ and 220 V with $L_{1}$ as 10,20 and $30 \mu \mathrm{H}$ respectively for an input power of 133W. Figure E. 1 shows all the curves are exceeding the class D limit (different harmonics for each curve). For $L_{1}$ at $20 \mu \mathrm{H}$ (figure E.2) all the curves still exceed the class D limits, but they are now closer to the class D limit. The black curve, which is for a 220 V turn on/off voltage, looks to be the closest to the class D limit. Similarly, for $L_{1}$ at $30 \mu \mathrm{H}$ (Figure E.3) the curves exceed the class D regulation values for certain harmonics, but the curves have become closer to the class limit, and the black curve for 220 V turn on/off of $S_{2}$ seems closest to them. The light blue curve (turn on on/off voltage of 200V) in figure E. 2 has what is likely to be an anomaly for the 27th harmonic, as it is very large.

From figures E.1, E. 2 and E. 3 the 220 V curve gives a result closest to the class D limit at 133W input. Further investigation around this figure showed that a turn on/off voltage for $S_{2}$ of 230 V performed far better harmonically. This is shown in figures 7.10 for 133 W input power where the turn on/off voltage is 230 V with $L_{1}$ at $10,20,30$ and $35 \mu \mathrm{H}$. With an input power of 133 W the curves for 20,30 and $35 \mu \mathrm{H}$ are almost the same as the class D regulation curve (except $20 \mu \mathrm{H}$ on the 9th harmonic). The low harmonics of the 3rd, 5th and 7th are below the regulation curve. With $L_{1}$ at $10 \mu \mathrm{H}$ the harmonic levels are still exceeding the class D Limit by a large margin.

The addition of the inductor reduces the harmonic level considerably, but not enough to meet the class D regulations. It is worth comparing the RMS harmonic levels with class A as well. This is shown in figure 7.11 for $L_{1}$ at $10 \mu \mathrm{H}$ for an input power of $133 \mathrm{~W} .10 \mu \mathrm{H}$ was shown to have harmonic levels in excess of class D in figure E.1, but when compared to class A with the same set of turn on/off voltages curves are all below the class A limits. A similar result is seen for $L_{1}$ at $20 \mu \mathrm{H}$ and $30 \mu \mathrm{H}$. This is quite an improvement over the basic LFSPFC and the basic bi-forward, where it is possible that the design (turn on/off as 140 V ) with the lowest harmonic levels for 133 W may not pass class A.


Figure 7.10: RMS input current harmonics compared to the class D (trace $b_{\text {reg } 133}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn on/off voltage of $S_{2}$ at 230 V with $L_{1}$ as $10,20,30$ and $35 \mu \mathrm{H}$. Traces are listed by side of graph: 1st value is the turn on/off voltage for $S_{2}$, 2nd value is the voltage on $C_{B}$ and 3 rd value is the value of $L_{1}$.


Figure 7.11: RMS input current harmonics compared to the class $A$ (trace $b_{A}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn on/off voltage of $S_{2}$ as 140,160 , 180,200 and 220 V and $L_{1}$ as $10 \mu \mathrm{H} . L_{1}$ as $20 \mu \mathrm{H}$ and $30 \mu \mathrm{H}$ produce a similar result. Traces are listed by side of graph: 1 st value is the turn on/off voltage for $S_{2}, 2$ nd value is the voltage on $C_{B}$ and 3 rd value is the value of $L_{1}$.

## Voltage on the Bulk Capacitor $\mathrm{C}_{B}$

Figures 7.12, 7.13 and 7.14 show the variation of bulk capacitor voltage for turn on/off voltages of $140,160,180,200,220$ and 230 V with $L_{1}$ at 10,20 and $30 \mu \mathrm{H}$. All the curves for the different turn on/off voltages with different inductance values follow the same shape, which is a rise in voltage as the power increases. Bulk capacitor voltage also rises as the the turn on/off voltage falls. So for each set of $L_{1}$ the turn on/off voltage of 140 V always has the highest voltage across the bulk capacitor and the 230 V curve the lowest. This is good because a turn on/off of 230 V also has the lowest harmonic content, giving the best current shape with the lower bulk capacitor voltages. The reason for this behaviour is similar to that for the bi-forward with input inductor. Over a half line cycle the energy (charge) into and out of the bulk capacitor will balance. At low output power this balance is achieved at a lower bulk capacitor voltage.

Remembering that $S_{1}$ is a 900 V MOSFET, the voltage across the bulk capacitor should not exceed much more than 400 V . In figure 7.12 where $L_{1}$ is $10 \mu \mathrm{H}$ the voltage across the bulk capacitor is below 400 V for all the turn on/off curves, with the highest being 390 V for 140 V turn on/off. In figure 7.13 where $L_{1}$ is $20 \mu \mathrm{H}$, the maximum voltage is 428 V which is again for the 140 V on/off curve. This is too high, as is the 414 V for the 160 V curve. The lowest maximum is 392 V from the 230 V curve. In figure 7.14 where $L_{1}$ is $30 \mu \mathrm{H}$ all the maximum voltages are above 400 V . The curve for 230 V turn on $/$ off is just acceptable at 410 V . The curves for $220\left(V_{B}=414 \mathrm{~V}\right), 200\left(V_{B}=424 \mathrm{~V}\right), 180\left(V_{B}=438 \mathrm{~V}\right), 160\left(V_{B}=458 \mathrm{~V}\right)$ and $140 \mathrm{~V}\left(V_{B}=489 \mathrm{~V}\right)$ have bulk capacitor voltages that are too high.

From figures 7.12, 7.13 and 7.14 and cross-referencing with the RMS harmonic level graphs E.1, E.2, E.3, 7.10, and 7.11, then:

- A turn on/off voltage of 230 V and $L_{1}$ as $10 \mu \mathrm{H}$ should meet class A with the lowest bulk capacitor voltage.
- A turn on/off voltage of 230 V with $L_{1}$ as $20 \mu \mathrm{H}$ or $30 \mu \mathrm{H}$ may meet class D with the lowest bulk capacitor voltage.

Figure 7.15 shows the predicted input current waveform.


Figure 7.12: Voltage on bulk capacitor $C_{B}$ against power with $L_{1}$ as $10 \mu \mathrm{H}$ with turn on/off voltages for $S_{2}$ of $140 \mathrm{~V}, 160 \mathrm{~V}, 180 \mathrm{~V}, 200 \mathrm{~V}, 220 \mathrm{~V}$ and 230 V . Traces are listed by side of graph: 1st value is the input voltage, 2 nd value is the turn on/off voltage for $S_{2}$ and 3rd value is the value of $L_{1}$.


Figure 7.13: Voltage on bulk capacitor $C_{B}$ against power with $L_{1}$ as $20 \mu \mathrm{H}$ with turn on/off voltages for $S_{2}$ of $140 \mathrm{~V}, 160 \mathrm{~V}, 180 \mathrm{~V}, 200 \mathrm{~V}, 220 \mathrm{~V}$ and 230 V . Traces are listed by side of graph: 1st value is the input voltage, 2nd value is the turn on/off voltage for $S_{2}$ and 3rd value is the value of $L_{1}$.


Figure 7.14: Voltage on bulk capacitor $C_{B}$ against power with $L_{1}$ as $30 \mu \mathrm{H}$ with turn on/off voltages for $S_{2}$ of $140 \mathrm{~V}, 160 \mathrm{~V}, 180 \mathrm{~V}, 200 \mathrm{~V}, 220 \mathrm{~V}$ and 230 V . Traces are listed by side of graph: 1 st value is the input voltage, 2 nd value is the turn on/off voltage for $S_{2}$ and 3 rd value is the value of $L_{1}$.


Figure 7.15: Predicted input current waveform with a turn on/off voltage of 230 V and $L_{1}$ as $20 \mu \mathrm{H}$ for 133 W power

## Component Stress

Following the same procedure as for the basic LFSPFC, the peak voltage across the semiconductors are shown in table 7.1 on page 164 for an input voltage of 265 V . Also following the same method as for the basic LFSPFC, the average or RMS currents for the semiconductor components are given in table 7.2 on page 165 for an input voltage of 180 V . The current through $S_{1}$ is assumed not to contain the ramp up from zero during time $t_{1}$ to $t_{2}$, which is a small part of the current waveform.

At 180 V input voltage the analysis shows that $L_{1}$ will enter CCM. The analysis for when $L_{1}$ is operating in CCM has not been investigated thoroughly as the intention is to operate $L_{1}$ in DCM at 230 V input voltage where the converter has to meet IEC 61000-3-2. This is why the current in $D_{1}$ is not calculated and the current rise in $S_{1}$ is not considered. They are checked in simulation.

For diode $D_{1}$ the BY329-1000, 1000V 8A diode is used and for $S_{2}$ the IRG4BC30W a 600 V IGBT is used.

### 7.6 Simulation

Figure 7.16 shows the PSpice simulation schematic used without $L_{1}$. The input inductor $L_{1}$ is placed between $C_{4}$ and $D_{5}$ when required. Diode $D_{5}$ is added to make the simulation run more quickly. For the basic LFSPFC, simulation was carried out with a turn on/off voltage for $S_{2}$ of 140 V . For the LFSPFC converter with input inductor, simulation was carried out with $L_{1}$ at $20 \mu \mathrm{H}$ and a turn on/off voltage for $S_{2}$ of 230 V .

### 7.6.1 Simulation Results

Table F. 7 in appendix F shows the simulated input RMS current harmonics compared to class A and D for an input power of 115 W (output power is 100 W ). For class A all the simulated harmonics are below the regulation values for the converter with and without $L_{1}$. For class D the 9th, 11th, 23rd, 27th, 35th and 39th harmonics exceed the regulation for the converter with $L_{1}$. The analysis predicts failure on the 9 th, 11 th and 17 th harmonics so there is some agreement. All of the simulated failures apart from the 9 th and 11th harmonics are


Figure 7.16: PSpice schematic

|  | LFSPFC |  | LFSPFC <br> with $L_{1}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Device | PSpice <br> Voltage/V | Mathcad <br> Voltage/V | PSpice <br> Voltage/V | Mathcad <br> Voltage/V |
| $S_{1}$ | 746 | 749 | 769 | 785 |
| $S_{2}$ | 233 | 235 | 143 | 162 |
| $D_{1}$ | 232 | 235 | 143 | 162 |
| $D_{2}$ | 41.6 | 42.6 | 42.9 | 44.6 |
| $D_{3}$ | 41.3 | 42.6 | 42.7 | 44.6 |
| $D_{4}$ | 743 | 750 | - | - |
| $D_{B}$ | 374 | 375 | 374 | 375 |

Table 7.1: Peak voltage across key devices predicted by PSpice simulation and compared to predicted voltages from the analysis for an input voltage of 265 V at 100 W output (about 115 W input). $L_{1}$ is $20 \mu \mathrm{H}$.
within $10 \%$ of the regulation level for that harmonic, so there is a possibility it could pass class D. Without $L_{1}$, and with an on/off voltage for $S_{2}$ of 140 V the converter fails class D from the seventh harmonic onwards by a considerable margin.

Table 7.1 shows the peak voltages predicted by PSpice simulation compared to that calculated in the analysis. All figures are within $10 \%$ of each other giving reasonable agreement. The PSpice voltages for $S_{1}, S_{2}$ and $D_{1}$ for the converter with $L_{1}$ are about 20 V below the calculated values: this is due to the average bulk capacitor voltage in the simulation being about $10 \mathrm{~V}(384 \mathrm{~V})$ lower than that predicted in the analysis (393V). This partly is due to the analysis figures being produced at an assumed input power of 133 W instead of the 114 W of the simulation. The voltage stresses in this converter are reasonable and allow the use of cheaper, lower rated devices.

Table 7.2 compares the average or RMS current through the semiconductors at 180 V input voltage predicted by PSpice with that predicted by analysis both considering and not considering semiconductor losses. The losses considered are the diode forward bias voltage and switch on-state voltage. The simulated results agree well with the results from the analysis considering losses and are within $10 \%$ of each other. The analysis results not considering losses are outside of $10 \%$ of the simulated results for $S_{1}, S_{2}$ and $D_{2}$ with $L_{1}$ in the converter.

| Device | PSpice average <br> or RMS Current/A | Mathcad average <br> or RMS Current/A | Mathcad average <br> or RMS Current/A <br> including Diode/ <br> Switch drops |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| Basic LFSPFC Converter | 1.10 |  |  |
| $S_{1}$ (RMS) | 1.12 | 1.01 | 0.632 |
| $S_{2}$ (RMS) | 0.654 | 0.576 | 0.176 |
| $S_{2}$ (Av) | 0.183 | 0.146 | 0.178 |
| $D_{1}$ | 0.170 | 0.148 | 4.66 |
| $D_{2}$ | 4.69 | 3.94 | 15.3 |
| $D_{3}$ | 15.1 | 16.1 | - |
| $D_{4}$ | 16.3 m | - | 0.253 |
| $D_{B}$ (per diode) | 0.286 | 0.225 |  |
| LFSPFC Converter with $L_{1}$ |  | 1.05 |  |
| $S_{1}$ (RMS) | 1.06 | 0.95 | 0.885 |
| $S_{2}$ (RMS) | 0.892 | 0.798 | 0.344 |
| $S_{2}$ (Av) | 0.346 | 0.28 | - |
| $D_{1}$ | 0.336 | - | 4.22 |
| $D_{2}$ | 4.32 | 3.49 | 15.8 |
| $D_{3}$ | 15.5 | 16.5 | - |
| $D_{B}$ (per diode) | 0.269 | - |  |
|  |  |  |  |

Table 7.2: Average or RMS current in key devices predicted by PSpice for an output power of 100 W and an input power of 116 W compared to predicted average or RMS current for 100W throughput power in the analysis, and predicted values from analysis including diode and switch voltage drops for a throughput power of 100 W .

### 7.6.2 Simulation Waveforms

Figure 7.17 shows the input current, the averaged input current and the gate driving voltage of switch $S_{2}$ showing when it is on and off for the LFSPFC converter without $L_{1}$ and a turn on/off voltage for $S_{2}$ of 140 V . The input current (bottom trace) unless filtered will be formed of 100 kHz current pulses. The triangular part of the waveform is the bulk capacitor being recharged. The middle trace shows the averaged or filtered input current waveform represented as a voltage across $R_{14}$. This waveform is the same shape as that drawn by the basic bi-forward shown in figure 4.9.


Figure 7.17: Simulated input current at 230 V input and 100 W output power for a turn on/off voltage of 140 V . Top trace: Gate voltage of switch $S_{2}$. Middle trace: averaged current seen across as a voltage across $R_{14}$. Bottom trace: Input current.

Figure 7.18 shows the input current, the averaged input current and the turn on/off of $S_{2}$ for the LFSPFC converter with $L_{1}$. The input current (bottom trace) is again made up of 100 kHz pulses, but this time there is no continuous bulk capacitor recharging current as it is charged at 100 kHz after each switching cycle. The averaged or filtered input current (middle trace) shows a similar shape to that predicted in the analysis in figure 7.15, but leaning to the left due to the change in voltage on the bulk capacitor over a line half period.


Figure 7.18: Simulated input current at 230 V input and 100 W output power. Top trace: gate voltage of switch $S_{2}$. Middle trace: averaged current seen across as a voltage across $R_{14}$. Bottom trace: Input current with $L_{1}$ as $20 \mu \mathrm{H}$ and a $S_{2}$ turn on/off voltage of 230 V .

### 7.7 Experimental Results

Figure 7.19 shows the final and complete circuit schematic tested. The actual components used are listed in table G. 3 in appendix $G$ and a photograph of the final circuit is shown in figure 7.20.

This converter was developed after the tests on the other converters were completed and the test equipment used previously was not available. Thus testing was carried out using an isolation transformer and auto-transformer for the input voltage. As the supply voltage waveform in the laboratory is not very sinusoidal an LC tuned filter was used on the output of the transformers to produce a more sinusoidal voltage source when carrying out the input current harmonic measurements.

The test equipment previously used either filtered the input current or displayed what the averaged input current looked liked. The transformers achieved a similar effect, apart from when using the LC tuned filter. To see the current shape an additional LC current filter was added on the input of the converter (see figure 7.21). This filter also helped give an idea of


Figure 7.19: Final and complete circuit schematic for the LFSFPFC converter with $L_{1}$


Figure 7.20: Photograph of the LFSFPFC converter without $L_{1}$
the filtering requirements of this converter and the bi-forward converter.


Figure 7.21: Input current filter to filter switching frequency current. Set to a resonant frequency of 4.7 kHz

The LFSPFC converter with input inductor was built with $L_{1}$ as $20 \mu \mathrm{H}$ and an $S_{2}$ turn on/off voltage of 230 V . To show the effect of adding $L_{1}$ to the converter, the power supply was also tested without $L_{1}$ with a turn on/off voltage of $S_{2}$ as 230 V . The main testing for the LFSPFC converter without $L_{1}$ was done with a turn on/off voltage for $S_{2}$ of 140 V .

### 7.7.1 RMS Input Current Harmonic Levels Compared to Classes A and D

Figure 7.22 shows the RMS input current harmonics for a 230 V input voltage compared to class A. Only the odd harmonics are shown as all the even harmonics are well below the class A limits. The input filter was fitted. Figure 7.22 shows that all the harmonics are well below the class A limits for all three versions tested. The version without $L_{1}$ and a turn on/off voltage for $S_{2}$ of 140 V shows a better performance than predicted by Mathcad and PSpice. The main reason for this is the smoothed bulk capacitor recharging peak which in Mathcad and PSpice is shown as sharp and short; in practise it is filtered slightly by circuit parasitics and filtering.

Figure 7.23 shows the RMS input current harmonics for a 230 V input voltage compared to class D for the converter with and without $L_{1}$. The input filter was fitted. The version of the converter without $L_{1}$ and a turn on/off voltage of 230 V exceeded the class D regulations for the 11 th, 13 th, 15 th, 17 th, 19 th, 21 st, 23 rd, 25 th, 27 th and 29 th harmonics. While the version with a turn on/off voltage of 140 V exceeded class D on the 7 th, 9 th, 11 th, 15 th, 17 th, 19th, 23rd, 29th and 31st harmonics. When $L_{1}$ is fitted the converter only exceeds on the 13th harmonic by about $50 \%$ and 23 rd harmonic by about $19 \%$. Both PSpice and Mathcad did not predict failure on the 13th harmonic, but did predict a failure on the 11th. Even


Figure 7.22: Odd harmonics compared to the class A limits for a full load input power of 127 W at 230 V and a turn on/off voltage for $S_{2}$ of 140 V and 230 V with and without $L_{1}(20 \mu \mathrm{H})$
though this is not a pass at class D , it is a considerable improvement. The 23 rd harmonic is not a serious concern if a method can be found to reduce the 13th harmonic, such as increasing the size of $L_{1}$ or changing the turn on/off voltage of $S_{2}$. Harmonics above the 21 st can exceed the regulation by $50 \%$ if certain conditions are met [2].

### 7.7.2 Waveforms

Figure 7.24 shows the filtered input current waveform for a switch on/off voltage for $S_{2}$ of 140 V .

Figure 7.25 shows the input current waveform with $L_{1}$ in the circuit at full output load and with the input current filter fitted, and figure 7.26 shows the same converter input current waveform without $L_{1}$. They are not dissimilar, but the waveform in figure 7.25 is smoother.

Investigating the current in $L_{1}$, without the input current filter, the current flows in DCM at $230 \mathrm{~V}_{R M S}$, but at $180 \mathrm{~V}_{R M S}$ the current in $L_{1}$ was entering CCM from about half load and higher. With the input current filter fitted the current in $L_{1}$ also operates in CCM at $230 \mathrm{~V}_{R M S}$ but not at full load.


Figure 7.23: Odd harmonics compared to the class D limits for a full load input power of 127 W at 230 V and a turn on/off voltage for $S_{2}$ of 140 V and 230 V with and without $L_{1}(20 \mu \mathrm{H})$


Figure 7.24: Input current without $L_{1}$ and a turn on/off voltage for $S_{2}$ of 140 V . Top trace: Input voltage. Middle trace: Input current. Bottom trace: Output voltage from the comparator.


Figure 7.25: Input current with $L_{1}$ as $20 \mu \mathrm{H}$ and a turn on/off voltage for $S_{2}$ of 230 V . Top trace: Bulk capacitor voltage. Middle trace: input voltage. Bottom trace: input current.


Figure 7.26: Input current without $L_{1}$ and a turn on/off voltage for $S_{2}$ of 230V. Top trace: input voltage. Middle trace: input current. bottom trace: output voltage from the comparator.

### 7.7.3 Efficiency and Bulk Capacitor Voltage

The efficiency and bulk capacitor voltage were measured without the input current filter fitted and are displayed in table H. 3 for a turn on/off voltage of 140 V and table H. 4 for a turn on/off voltage of 230 V with $L_{1}$, both tables are in appendix H .

Figure 7.27 shows the efficiency across the output power range for $180 V_{R M S}$ and $230 V_{R M S}$ input voltage. The efficiency is good at around the high seventies and low eighties for a turn on/off voltage of $S_{2}$ of 140 V without $L_{1}$. For a turn on/off voltage of $S_{2}$ of 230 V with $L_{1}$ the efficiency is also good with similar values. With the addition of the input current filter the efficiency was observed to drop to about $76 \%$ at full output power of about 100 W .


Figure 7.27: Efficiency across the power range without $L_{1}$ fitted and a turn on/off voltage for $S_{2}$ of 140 V . Efficiency across the power range with $L_{1}$ as $20 \mu \mathrm{H}$ and a turn on/off voltage of 230 V .

Figure 7.28 shows the bulk capacitor across the output power range for a $230 \mathrm{~V}_{R M S}$ input voltage with an input voltage peak of 312 V for a turn on/off voltage of 230 V and with $L_{1}$ fitted. The bulk capacitor voltage rises from 320 V at about 25 W output power to 325 V at full load. As the input voltage is not sinusoidal the result cannot be compared easily with Mathcad predictions. For a turn on/off voltage of 140 V without $L_{1}$ fitted, the average bulk capacitor voltage stays constant at 306 V across the power range, with a peak input voltage of 313 V for a RMS input voltage of 230 V .


Figure 7.28: Voltage across the bulk capacitor over the output power range with a peak input voltage of 312 V for a turn on/off voltage of 230 V and $L_{1}$ at $20 \mu \mathrm{H}$

### 7.7.4 Semiconductor Voltage Stress

Table 7.3 shows the voltage stress on the semiconductors, measured without the input filter and with the peak of input the voltage at 306 V or 313 V . The values are lower than predicted due to non-ideal input voltage waveform with a depressed peak voltage. Simulation and analysis values are for a peak voltage of 375 V . Recalculation with a non-ideal input voltage predicts that $S_{1}$ has a voltage of 612 V .

| Device | Voltage/V <br> Basic | Voltage/V <br> with $L_{1}$ |
| :---: | :---: | :---: |
| $S_{1}$ | 625 | 656 |
| $S_{2}$ | 140 | 362 |
| $D_{1}$ | 175 | 325 |
| $D_{2}$ | 39.1 | 28.1 |
| $D_{3}$ | 32.8 | 35.9 |

Table 7.3: Voltages measured across key semiconductors with a peak input voltage of 306 V for the basic LFSPFC converter without $L_{1}$ and 313 V for the LFSPFC converter with $L_{1}$.

|  | Basic LFSPFC |  | LFSPFC with $L_{1}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Output | 100kHz Voltage p-p Ripple/mV | 100 Hz <br> Voltage p-p <br> Ripple/mV | 100 kHz <br> Voltage p-p <br> Ripple/mV | 100 Hz <br> Voltage p-p <br> Voltage/mV |
| Input Voltage: 230 V |  |  |  |  |
| 5.13 V 10 A | 78 | 484 | 75 | 250 |
| 5.1V 19.6A | 94 | 484 | 65.6 | 281 |
| Input Voltage: 200 V |  |  |  |  |
| 5.13 V 10A | 94 | 406 | 68.8 | 168 |
| 5.1V 19.4A | 94 | 391 | 93.8 | 187 |
| Input Voltage: 180 V |  |  |  |  |
| 5.15 V 10A | 94 | 359 | 75 | 100 |
| 5V 19.6A | 78 | 344 | 87.5 | 112 |

Table 7.4: Ripple on the output voltage at 100 kHz and 100 Hz

### 7.7.5 Output Voltage Ripple

Table 7.4 shows the measured voltage ripple on the output voltage. For the LFSPFC converter without $L_{1}$ the 100 kHz ripple maximum was 94 mV . This ripple is mainly determined by the ESR of capacitor $C_{1}$. The 100 Hz ripple on the output voltage ranges from 359 mV to 484 mV . This ripple is caused by the switching on and off of switch $S_{2}$. The switching of $S_{2}$ causes a step-change in input voltage being applied at the transformer (either a change from instantaneous line voltage to bulk capacitor voltage or vice-versa). As there is a step input in the voltage the control circuit has to deal with the disturbance. Voltage mode control is used, and as the voltage feedback loop is slightly over-damped this exaggerates the effect of the disturbance seen on the output voltage. The use of a control strategy such as peak current mode would be more appropriate as this can respond to an input voltage disturbance in one switching cycle. The same comments apply for the version with $L_{1}$, but the 100 Hz ripple is lower in this version at a maximum of 281 mV . This is because the switch $S_{2}$ is turned on/off at a higher voltage and hence the voltage change at the transformer when switching between line and bulk capacitor is smaller, producing a smaller disturbance. The values of ripple are a lot higher than that specified for a PC power supply ( 50 mV on a 5 V output), but this can be reduced by adding an additional stage of filtering on the output or by using current mode control to reduce the response time to the disturbances.

### 7.8 Conclusion

A new single-stage PFC converter using a low frequency switch has been introduced. The proposed converter can be built with or without a boost style input inductor depending on how low the input current harmonics need to be. The technique and operation has been explained. Analysis has been carried out on the duty cycle variation, input current wave shape and input current harmonics for the converter without an input inductor. In addition the behaviour of the bulk capacitor voltage has been explored for the version with an input inductor. The analysis has been carried out for operation in DCM and will need extending to CCM. Simulation has also been carried out as have some practical measurements.

A 100W prototype was built and tested with and without the input inductor. The converter with and without the input inductor will pass class A , but without the input inductor there is little chance of passing class D . The converter with the input inductor is close to passing class $D$. With the input inductor the voltage on the bulk capacitor behaves in a similar manner as predicted in the analysis. The efficiency of both versions was in the high seventies and component stress was reasonable.

From the analysis and testing so far it is desirable to have the turn on/off voltage of switch $S_{2}$ as high as possible. This will still meet the input current harmonic regulations, and reduces the disturbance when turning $S_{2}$ on/off, and when fitted with an input inductor keeps the bulk capacitor voltage low.

This converter could be a possible alternative to the use of passive filtering to meet IEC 61000-3-2 as the semiconductor components suffer a similar voltage stress and the auxiliary switch arrangement will take less space and be lighter than a PFC choke.

Further testing with a more sinusoidal input supply is needed and investigation for operation of the input inductor operating in CCM is required.

## Chapter 8

## Comparison

### 8.1 Introduction

In the previous chapters three single-stage PFC topologies, the bi-forward, bi-forward with input inductor and the CS $S^{2}$ PFC have been investigated. Also a new single stage PFC topology has been presented, the LFSPFC. The basic bi-forward was found to only meet the class A regulations, which lead to the study of the bi-forward with input inductor which met the class D regulations. The LFSPFC has only just been developed and further testing is necessary for this topology.

To determine if the bi-forward with input inductor or the CS $\mathrm{S}^{2} \mathrm{PFC}$ are as attractive as described in the literature, in this chapter the pair will be compared with two current PFC solutions; a forward converter with a passive filter on the input shown in figure 2.7 and a boost pre-regulator cascaded with a forward converter shown in figure 2.9. This is to determine if the bi-forward or CS $\mathbf{S}^{2}$ PFC would be a suitable replacement for either the passive PFC or boost pre-regulator methods. The comparison will also show how well the two single-stage topologies generally perform in comparison to current methods of meeting IEC 61000-3-2. So far the results have only been shown separately and give no comparative indication as to how well the topologies performs. The specification used for all four converters is

- Operate from $90-130 \mathrm{~V}_{R M S}$ and $180-265 \mathrm{~V}_{R M S}$ at $47-63 \mathrm{~Hz}$
- Output power of $0-148 \mathrm{~W}$ at $5 \mathrm{~V}, 0-20 \mathrm{~A}$ and $12 \mathrm{~V}, 0-4 \mathrm{~A}$
- Meet IEC $61000-3-2$ class D at $100 \mathrm{~V}_{R M S}$ and $230 \mathrm{~V}_{R M S}$ at 50 Hz from 75 W input power to full load

In addition to this the following is standardized between the four topologies:

Switching frequency
Control method
5 V Output filter
12V Output filter
12 V Diodes $D_{1: 12 \mathrm{~V}}$ and $D_{2: 12 \mathrm{~V}}$
Input Diode Bridge
Transformer
Core for $L_{2: 5 \mathrm{~V}}$ and $L_{2: 12 \mathrm{~V}}$

100 kHz
voltage mode using the UC3524
$L_{2: 5 V}=15.4 \mu \mathrm{H}, C_{1: 5 V}=1800 \mu \mathrm{~F}$
$L_{2: 12 V}=64 \mu \mathrm{H}, C_{1: 12 V}=470 \mu \mathrm{~F}$
BYT08P-400 400V 8A
GBU6J 600V 6A
ETD44 using ferroxcube ferrite material 3C90
MMG Sailcrest G56VH

Also the same design of heat sink is used for the secondary side diodes in all the converters and the switch $S_{1}$.

This study has been carried out with the end application of a PC power supply in mind, which has to meet the class $D$ regulation. Because of this the basic bi-forward converter is not considered as it does not meet class D at all. The LFSPFC with input inductor is considered where it is possible to make some form of comparison, as it is only a single 5 V output 100 W converter operating from 180 V to 265 V .

### 8.2 Passive Filter Inductor Cascaded with a Forward Converter

This was introduced in section 2.3.2

The PFC inductor is made up of two 9 mH windings on an EI42 iron laminated core and the two bulk capacitors are $330 \mu \mathrm{~F} 250 \mathrm{~V}$ components. The remaining aspects of the design are outlined below:

| Switch $S_{1}$ | 2SK2611 900V 9A MOSFET |
| :--- | ---: |
| 5 V diodes $D_{1: 5 \mathrm{~V}}$ and $D_{2: 5 \mathrm{~V}}$ | STPS20H100CT 100V 20A Schottky diodes |
| Transformer turns | $N_{1}=N_{3}=44$ turns; $N_{2: 5}=5$ turns; $N_{2: 12 \mathrm{~V}}=11$ turns |
| Diode $D_{3}$ | BYD33U 1200V 1.26A |

The converter passed the class D regulations at 75 W and full load input power at both 100 V
and 230 V . Table H .5 in appendix H shows the measured input and output power, efficiency and bulk capacitor voltage for this converter.

### 8.3 Two Stage Active PFC using a Boost Pre-Regulator Cascaded with a Forward Converter

This was introduced in section 2.3.3. The boost converter operates with fixed frequency PWM at 100 kHz and inductor $L_{1}$ operates in CCM. The boost converter was produced by following [7].

The forward converter part of the circuit is identical to the forward converter used with the passive filter inductor in section 8.2. The boost converter is constructed using the following components:

| Switch $S_{2}$ | STW20NB50 500V 20A |
| :--- | ---: |
| Diode $D_{4}$ | STTH806TTI 600V 8A |
| Diode $D_{5}$ | BYV28-600 |
| Control IC | UC3854A |
| Boost Inductor $L_{1}$ | 1 mH on a G56VH core |
| Bulk capacitor $C_{B}$ | $100 \mu \mathrm{~F} 450 \mathrm{~V}$ |
| Capacitor $C_{3}$ | $1 \mu \mathrm{~F}$ |

On top of this are the resistors and capacitors required around the control IC to make it function. Also required is some soft start and start up current limiting circuitry to ensure the converter does not destroy it self during starting.

The converter passed the class D regulations at 75 W and full load input power at both 100 V and 230 V . Table H .6 in appendix H shows the measured input and output power, efficiency and bulk capacitor voltage for this converter.

### 8.4 Comparison

### 8.4.1 PFC Method

On top of a basic forward converter additional components have been added to carry out the input current shaping. The additional components are outlined in table 8.1.

| Passive | $2 \times 9 \mathrm{mH}$ PFC inductance windings wound <br> on EI42 iron laminated core |
| :---: | :---: |
| Boost | 1 mH boost inductor <br> 500 V 20A MOSFET <br> 600 V 8A diode <br> Control IC and associcated <br> components |
|  | $2 \times 100 \mu \mathrm{H}$ windings on the same core <br> $2 \times 43 \mu \mathrm{H}$ windings on a second core <br> $2 \times 11$ turns extra on the transformer <br> $4 \times 1000 \mathrm{~V} 8 \mathrm{~A}$ diodes |
| CS S ${ }^{2} \mathrm{PFC}$ |  |
|  | $20 \mu \mathrm{H}$ inductor <br> Bi-forward <br> Centre tapped transformer primary winding <br> $3 \times 1000 \mathrm{~V} 8 \mathrm{~A}$ diodes |
| LFSPFC | $1 \times 1000 \mathrm{H}$ inductor 8 A diode <br> $1 \times 600 \mathrm{~V}$ IGBT |
|  | Comparator and gate drive components |

Table 8.1: Additional components added to a forward converter to achieve PFC
In the single-stage converters some parts of the forward part of the converter had to be altered; these are shown in table 8.2.

| Converter | MOSFET | 5V Diode |
| :---: | :---: | :---: |
| Passive | 900 V 9 A | 100 V 20A Schottky |
| Boost | 900 V 9 A | 100 V 20A Schottky |
| CS S $^{2}$ PFC | 1000V 12A and snubber | 100 V 20A Schottky |
| Bi-forward | 1200V 10A and snubber | 200V 20A fast recovery |
| LFSPFC | 900V 9A ${ }^{*}$ and snubber | 100 V 20A Schottky |

Table 8.2: Components altered in the forward converter. * Only 100W converter.

The passive PFC method only requires the addition of one extra component, the PFC choke. A disadvantage is that the PFC choke is heavy and bulky, but no other modification is required.

The two stage approach using a boost converter certainly adds the most components to the basic forward converter, as a full extra converter is added. The advantages of this method are the very good input current waveform, and that the forward converter can be operated from a narrow voltage range. This method also allows each converter to be optimised to its task. Again the forward converter requires no modification.

The single stage converters offer a compromise between the passive and the two stage methods, as they do not have the large number of components of the two stage or the large and heavy PFC choke of the passive. The CS S ${ }^{2}$ PFC has two small inductor cores (with four inductors on them) and four diodes added and the bi-forward has one small inductor and three diodes added. The gain made in component number and weight is lost in component stress and cost as both converters require high voltage MOSFETS which are expensive; this is illustrated in section 8.4.7. The LFSPFC requires the addition of some simple and common components which do not significantly increase cost for a 100 W converter. If power is increased then from figures 7.12, 7.13 and 7.14, a high voltage MOSFET like the bi-forward and CS $S^{2} \mathrm{PFC}$ will be required.

### 8.4.2 Measured Harmonic Content to Class D

Figures 8.1, 8.2, 8.3 and 8.4 show the harmonic content for the four topologies at 230 V full load, 230 V 75 W input power, 100 V full load and 100 V 75 W input power compared to the class $D$ regulation values for that setting. Only harmonics up to the 19th are shown for clarity. All harmonics above the 19th pass with a large margin. The measured harmonics were measured at slightly different powers and have been adjusted to be at the same power. For the 75W readings all the measurements for the four converters were adjusted to 75 W . At full load the values have been adjusted to the input power of the passive converter.

At full load at both 100 V and 230 V all four topologies met the class D regulations. At 75 W input power the passive, two stage and bi-forward converters met the class D regulations at both 100 V and 230 V . The CS S ${ }^{2} \mathrm{PFC}$ failed the 75 W harmonic tests at both 100 V on the 7th and 9th harmonics and 230 V from the 5th to the 13th harmonics. It started to pass the regulations at about 100 W input power. All the results for the two stage method show very low harmonic content well below the class D limits (they can hardly be seen in figures 8.1, 8.2, 8.3 and 8.4). The harmonic levels for the passive solution are sitting just below the class

D limits in particular for the 3rd and 5th harmonic. The bi-forward converter has harmonic levels that are lower than the passive, but still much higher than the two stage approach. At full load the harmonic levels for the $\mathrm{CS} \mathrm{S}^{2} \mathrm{PFC}$ are between the levels for the bi-forward converter and the passive PFC and forward converter. The LFSPFC converter with input inductor at 127 W input power exceeded the class D harmonic levels for the 13 th and 23 rd harmonics, but passes class A.

The passive, bi-forward, and CS S ${ }^{2} \mathrm{PFC}$ all have measured harmonics which are close to the class D limits. This may cause problems if the regulations are tightened.


Figure 8.1: Harmonic content at full load input power (about 198W) at 230 V compared to class D

### 8.4.3 Input Current Waveform

Figures $8.5 \mathrm{~A}, 8.5 \mathrm{~B}, 8.5 \mathrm{C}$ and 8.5 D show the input current waveforms at 230 V and full power. As can be seen the current waveform does not have to look particularly sinusoidal to pass the class D regulation. The two stage with the boost pre-regulator has the best current shape, shown in figure 8.5B, and is virtually sinusoidal. The passive method in figure 8.5 A has quite a narrow conduction angle and is suffering from a sub-harmonic oscillation. Even when suffering from this oscillation the converter still passes class D and they are


Figure 8.2: Harmonic content at 75 W input power at 230 V compared to class D


Figure 8.3: Harmonic content at full load input power (about 203W) at 100 V compared to class D


Figure 8.4: Harmonic content at 75 W input power (about 198 W ) at 230 V compared to class D
sold exhibiting this behaviour. The CS S ${ }^{2} \mathrm{PFC}$ current waveform shown in figure 8.5 C also has a narrow conduction angle, but does have a slight similarity in basic wave shape with the passive in figure 8.5 A . It is possible to see the DCM part of the waveform at the beginning and end of the current waveform. The bi-forward converter input current waveform shown in figure 8.5 D has a wider conduction angle and is somewhere between the passive waveform and the two stage waveform. The waveform has a slight triangular shape. Figure 7.25 shows the input current of the LFSPFC converter and the waveform is quite different to that of the CS S ${ }^{2} \mathrm{PFC}$ and bi-forward with sharp rises in current at the start and end of conduction. Other than that the shape has the same rise to a peak in a rounded triangular type shape.

### 8.4.4 Efficiency

Figures 8.6 and 8.7 shows the measured efficiency across a wide output power range from about 37 W to 150 W output power at 230 V and 115 V . The passive filter PFC and forward converter exhibited the highest efficiency of around $80 \%$. The CS S ${ }^{2}$ PFC and the two stage are both showing efficencies of around $75 \%$. This confirms the result in [124]. The bi-


Figure 8.5: A) Measured full load bulk capacitor voltage top trace, input voltage (2nd from top), input current (3rd from top) and voltage drain source of the MOSFET (bottom) at 230 V input for the passive filter circuit. B) Measured full load input voltage (top), input current (bottom) and bulk capacitor voltage (middle) at 230 V input for the two stage circuit. C) Measured full load input voltage (top), input current (middle) and gate drive signal (bottom) at 230 V input for $\mathrm{CS} \mathrm{S}^{2} \mathrm{PFC}$ circuit. D) Measured full load input voltage (top), input current (bottom) and bulk capacitor voltage (middle) at 230 V input for the bi-forward circuit.
forward converter is showing an efficiency of about 70\%. The reason for the lower efficiency is the use of standard fast recovery diodes on the 5 V output instead of Schottky diodes used in the three other converters. Normal diodes have to be used in the bi-forward as the voltage seen across them is higher due to the centre tapped primary winding on the transformer and the high bulk capacitor voltage. If Schottky diodes could be used in a future design of the bi-forward converter then the efficiency would be more comparable with the $\operatorname{CS~S}^{2} \mathrm{PFC}$ and two stage approaches. It should be noted that the two single-stage topologies are fitted with RCD snubbers to reduce MOSFET turn off losses.

Table 8.3 compares the efficiency of the LFSPFC at 100 W with the other converters. The single output LFSPFC converter at 100 W output power has an efficiency of about $77 \%$. This makes it comparable to the CS S ${ }^{2} \mathrm{PFC}$ and two stage method at that power. Ranking them by efficiency the passive leads, followed by the CS S ${ }^{2} \mathrm{PFC}$ (and LFSPFC) then the two stage and finally the bi-forward.

The efficiency of all four converters is highest at about 75 W . This is due to some aspects of their design coming from production PC power supplies which are rated at 150 W or more, but operate most of the time at between 60 W and 70 W , so the converters are designed to be most efficient at that output power.


Figure 8.6: Measured efficiency with input voltage as 230 V


Figure 8.7: Measured efficiency with input voltage as 115 V

| Topology | Efficiency/\% |
| :---: | :---: |
| LFSPFC | 77 |
| Passive | 80 |
| Two Stage | 77 |
| CS S ${ }^{2}$ PFC | 77 |
| Bi-forward | 72 |

Table 8.3: Measured efficiency at 100 W compared to measured efficiency of the LFSPFC

### 8.4.5 Voltage Across the Bulk Capacitor

Figure 8.8 shows the measured variation of bulk capacitor voltage with power at 265 V input voltage. The two stage method has a bulk capacitor voltage which is virtually constant, only varying across a 10 V range from 395 to 385 V as the throughput power goes up. The passive and forward converter has the lowest bulk capacitor voltage from 366 V at almost no output to 355 V at 150 W output power. The voltage across the CS S ${ }^{2} \mathrm{PFC}$ falls from 408 V at almost no load to 376 V at 149 W output power. The bi-forward has the highest bulk capacitor voltage at 430 V . The voltage across the bulk capacitors in the bi-forward varies between 386 V and 430 V . The results for the LFSPFC do not allow comparison ${ }^{1}$, but the analysis predicts the voltage to rise from 375 V to 392 V at 133 W . Table 8.4 shows the bulk capacitor voltage at about 112 W for the measured circuits at 265 V compared to expected bulk capacitor voltage for the LFSPFC.

The reasons for the variation of bulk capacitor voltage for the CS S ${ }^{2} \mathrm{PFC}$ and the bi-forward with input inductor have been explained in their respective chapters. The voltage across the bulk capacitors in the passive converter is set by a combination of the load and the resonant circuit conditions between $L_{1}$ and $C_{B 1}$ and $C_{B 2}$. The voltage on $C_{B}$ in the boost pre-regulator is reasonably well regulated.

| Topology | Bulk Capacitor Voltage/V <br> at 112W Output | Bulk Capacitor Voltage/V <br> at 37W Output |
| :---: | :---: | :---: |
| LFSPFC | 392 | 378 |
| Passive | 389 | 355 |
| Two Stage | 389 | 394 |
| CS $S^{2}$ PFC | 383 | 400 |
| Bi-forward | 430 | 386 |

Table 8.4: Measured bulk capacitor voltage compared to predicted bulk capacitor voltage for LFSPFC at 265 V input

Figure 8.9 shows the bulk capacitor voltages at the other end of the input voltage range at 90 V . This figure shows that the voltage across the bulk capacitor in the two stage is the same at 90 V as it is at 265 V at just below 400 V . The bi-forward has the lowest bulk capacitor voltage at just above the peak of the input voltage (the peak of the input voltage is 127 V ). This is because the bi-forward has the widest bulk capacitor voltage range as it

[^0]

Figure 8.8: Measured bulk capacitor voltage with input voltage as 265 V
does not have any method of raising the capacitor voltage at low input voltage. The passive and CS S ${ }^{2}$ PFC both have similar voltages of about 250 V across the bulk capacitor, though the CS S ${ }^{2}$ PFC is slightly higher due to the boost nature of $L_{1}$. These two converters are both operating in voltage doubler mode. The LFSPFC was not designed to work on the low voltage range.

### 8.4.6 Voltage Measured Across Components

Table 8.5 compares the voltage stress across some of the forward converter components at 265 V input voltage. The voltage across switch $S_{1}$ is not as high as expected $(1200 \mathrm{~V})$ in the bi-forward converter due to the MOSFET snubber resetting the transformer core at 830 V . This makes the voltage across $S_{1} 105 \mathrm{~V}$ higher than that in the passive and forward converter method. If the snubber was designed for resetting the core it could be used to reduce the voltage of the bi-forward and $\operatorname{CS~S}^{2} \mathrm{PFC}$ to a similar level as observed on the switch $S_{1}$ in either the passive or two stage methods. The voltage across the secondary diodes on the 5 V and 12 V output in the $\mathrm{CS} \mathrm{S}^{2} \mathrm{PFC}$ are both very low compared to the other converters: this is due to the lower turns ratios used. Schottky diodes could be used on both outputs, but have only been used on the 5 V output. The passive and the two stage methods produce higher voltages across both sets of diodes, requiring normal fast recovery diodes to be used on the


Figure 8.9: Measured bulk capacitor voltage with input voltage as 90 V

12 V output. The bi-forward has the highest voltage across both the 5 V and 12 V diodes. At 89 V , across one of the 5 V diodes, this requires that ordinary fast recovery diodes have to be used for the 5 V output. This value is almost five times that across the same diode in the CS S ${ }^{2}$ PFC and twice that in the passive and two stage. The same is seen for the 12 V output diodes.

| Device | Passive | Boost | CS S $^{2}$ PFC | Bi-forward |
| :---: | :---: | :---: | :---: | :---: |
| Switch $S_{1}$ | 725 | 800 | 850 | 830 |
| 5V diodes | 37.8 | 31.3 | 25 | 89 |
| 12 V diodes | 84.4 | 107 | 57 | 222 |

Table 8.5: Voltages measured across $S_{1}, 5 \mathrm{~V}$ diodes and 12 V diodes at 265 V input voltage

### 8.4.7 Cost

Table 8.6 shows the normalised cost of the converters with the passive PFC and forward converter as the base value of one.

The passive PFC method was found to be the cheapest, with the boost converter second even with all the additional components. The two single-stage topologies were the most ex-

| Converter | Cost | Single-Stage Cost <br> with 900V MOSFET |
| :---: | :---: | :---: |
| Passive | 1 | 1 |
| Boost | 1.39 | 1.39 |
| CS S $^{2}$ PFC | 1.46 | 1.14 |
| Bi-Forward | 1.455 | 1.03 |

Table 8.6: Costs of the converters compared to the passive filtering with forward converter
pensive with the CS S ${ }^{2}$ PFC being marginly more expensive. The reason for the bi-forward and the CS S ${ }^{2}$ PFC being the most expensive was the cost of the 1000 V or 1200 V MOSFET. The cost of a 1000 V MOSFET compared to a 900 V MOSFET is considerably greater even though the voltage difference between them is only 100 V . Using an RCD snubber instead of the tertiary winding to reset the transformer will lower the reset voltage of the transformer to a level low enough to allow the use of a 900V MOSFET in the bi-forward or CS ${ }^{2} \mathrm{PFC}$ making their cost more comparable to the passive with forward converter method, this is illustrated in the final column of table 8.6.

### 8.4.8 Hold Up Time

Table 8.7 shows the hold up times at 115 V and 230 V . For the two stage and passive models the hold up time at 115 V and 230 V are similar. This is because the voltage across the bulk capacitors is similar at 115 V and 230 V : in the two stage the boost converter is controlled to give an output voltage of 400 V from both input voltages, and a voltage doubler is used in the passive PFC. The two stage has the second longest hold up time at 39 ms as the bulk capacitor is charged to 400 V and the forward converter will not lose regulation until the bulk capacitor voltage reaches 100 V . The passive is only falling from 287 V at 230 V and 291 V at 115 V , but the capacitance is $65 \mu \mathrm{~F}$ higher. The CS $\mathrm{S}^{2} \mathrm{PFC}$ has hold up times similar to that of the passive with forward converter ( at 115 V it is lower and at 230 V it is higher). At 115 V the voltage across the bulk capacitors is 309 V and 230 V it is 326 V , but the converter loses output voltage regulation at a bulk capacitor voltage of 163 V due to the lower number of secondary turns. The passive, two stage and CS S ${ }^{2}$ PFC all have hold up times at both input voltages above that typically set for a PC power supply of 10 ms . At 115 V the biforward converter has a hold up time of only 8.6 ms : this converter does not have a voltage doubler arrangement and the bulk capacitor voltage only has to fall from 176 V to 100 V
before regulation is lost. At 230 V the bi-forward has the longest hold up time of 48 ms ; this is a fall of bulk capacitor voltage from 360 V to 100 V , but the capacitance is $65 \mu \mathrm{~F}$ higher than that in the two stage.

| Converter | Hold Up Time <br> at $115 \mathrm{~V} / \mathrm{ms}$ | Hold Up Time <br> at $230 \mathrm{~V} / \mathrm{ms}$ |
| :---: | :---: | :---: |
| Passive | 23.8 | 25.2 |
| Two stage | 38 | 39.2 |
| CS S $^{2}$ PFC | 18.4 | 27.6 |
| Bi-Forward | 8.6 | 48.6 |

Table 8.7: Hold up time of the converters at 115 V and 230 V input voltage at 150 W output power

### 8.4.9 Output Voltage Ripple

Table 8.8 compares the ripple on the output voltages of the four converters. The passive and two stage have hardly any 100 Hz ripple appearing on the output voltages. This is due to the PFC stage of the converter being separated from the part of the converter that controls the output voltage. On the bi-forward the maximum 100 Hz ripple on the 5 V output is 50 mV and 115 mV on the 12 V output, and for the CS S ${ }^{2} \mathrm{PFC}$ it is 40 mV on the 5 V output and 131 mV on the 12 V output. The LFSPFC has 281 mV of ripple on its output. This is not as bad as it seems as typically a PC power supply is allowed ripple within $1 \%$ of the 5 V and 12 V output, which these figures meet except for the LFSPFC. 100 Hz ripple appears on the output voltages as the output voltage controlling part of the circuit is also shaping the input current (they are only controlled to keep output voltage constant). In the bi-forward the ripple appears due to the step change in transformer turns transferring energy to the output. A similar reason causes the same to happen with the LFSPFC where the duty ratio will suddenly change when switch $S_{2}$ turns on/off. In the $\operatorname{CS} \mathrm{S}^{2} \mathrm{PFC}$ the ripple appears as there is PFC stage current flowing in the transformer while it is supplying the output.

Additional output filtering or post regulation would remove the 100 Hz ripple. The voltage ripple seen on the output voltage is produced from two sources; the voltage on the output capacitor changing as it charges or discharges, and from the current to and from the capacitor flowing through the capacitor equivalent series resistance (ESR). The voltage across the ESR is the main contributer to voltage ripple and this is linked to the inductor ripple current.

At 100 kHz the two stage has a ripple over a small range, from 28.1 mV to 39.3 mV on the 5 V and on the 12 V from 90.6 mV to 125 mV . This small range is to be expected as the voltage on the bulk capacitor is regulated and so a fairly constant voltage is seen across the secondary inductors $L_{2: 5 V}$ and $L_{2: 12 V}$ between each switching cycle. The passive ranges from 42.5 mV to 76.6 mV on the 5 V and on the 12 V from 103 mV to 137 mV at 100 kHz . The CS S ${ }^{2} \mathrm{PFC}$ ranges from 15.6 mV to 20.3 mV on the 5 V output and on the 12 V output from 81.3 mV to 125 mV . The ripple on the $\operatorname{CS} \mathrm{S}^{2} \mathrm{PFC}$ is lower than the other converters due to the lower turns ratios on the transformer which produce a lower voltage on the secondary windings and makes the duty cycle longer. The bi-forward 100 kHz ripple ranges from 45 mV to 90 mV on the 5 V output, a similar value appears on the LFSPFC converter, and from 90.6 mV to 165 mV on the 12 V output. The bi-forward converter operates over a wide voltage range and with two different sets of transformer turns ratios, so a wide range is not unexpected, but it is not much wider than the passive circuit.

The 100 kHz ripple can be improved by additional filtering or post regulation. Care would have to be taken when changing the inductance of $L_{2}$, as in the bi-forward and LFSPFC this forms part of the PFC action of the circuit and will modify the current shaping behaviour and the voltage across the bulk capacitors, as it would in the CS S ${ }^{2} \mathrm{PFC}$ as $L_{2}$ sets where the output goes into DCM.

| Converter | $5 \mathrm{~V} \mathrm{100kHz}$ <br> p-p Ripple/mV | $5 \mathrm{~V} \mathrm{100Hz}$ <br> p-p Ripple/mV | 12 V 100 kHz <br> p-p Ripple/mV | $12 \mathrm{~V} \mathrm{100Hz}$ <br> p-p Ripple/mV |
| :---: | :---: | :---: | :---: | :---: |
| Passive | 76.6 | 0 | 137 | 0 |
| Two stage | 39.3 | 3.13 | 125 | 7.8 |
| CS S $^{2}$ PFC | 20.3 | 40.6 | 181 | 131 |
| Bi-Forward | 90 | 50 | 165 | 115 |
| LFSPFC | 93.8 | 281 | - | - |

Table 8.8: Maximum Output Voltage Ripple, not considering the bi-forward at 90 V input voltage and full load

### 8.5 Discussion

The bi-forward with or without input inductor and the CS $\mathbf{S}^{2} \mathrm{PFC}$ both exhibited that what was gained in losing a stage was lost elsewhere in the converter, and some of this is reflected in the performance of the converter. The loss from going to a single-stage in all topologies
was an increase in voltage stress. Single-stage converters such as the CS S ${ }^{2}$ PFC and biforward with input inductor converters both suffered from high bulk capacitor voltage in excess of 400 V when operating from 265 V input voltage, and this appears in all single stage topologies (including the LFSPFC) with a boost converter style inductor on the input when operating with the output inductor in CCM. This occurs as it is the only way the converter can balance input and output power. This high voltage requires the use of a MOSFET capable of withstanding 1000 V or more as the power switch (tertiary reset forward); these are very expensive, losing the assumed cost saving of the converter when compared to either two stage approach. The problem of a high voltage MOSFET can be removed, but with an increase of components by using a two switch forward converter or snubber transformer reset (more common now). Another method is to try changing the PFC part of the converter so that it keeps the bulk capacitor voltage lower.

One thing that may make the bi-forward and the CS $\mathbf{S}^{2}$ PFC more desirable is the fall in cost of high voltage MOSFETS. For the bi-forward, the development of higher voltage Schottky diodes would help with the bi-forward's lower efficiency. At the moment the passive filtering or boost pre-regulator and ordinary forward converter are conventional. Due to this the components they are constructed from are popular and used in high quantities, which makes them cheap and more likely to have been subject to development to reduce factors such as $R_{d s o n}$ in 900 V MOSFETs. On the other hand 1000 V and 1200 V MOSFETS are not used in high quantities, and as such they have had less development and are more expensive.

The present single-stage topologies are at the moment unlikely to be viable as a PC power supply. The main reason from the view of a manufacturer is that they are too expensive. From a more engineering point of view the bi-forward and CS S ${ }^{2}$ PFC present little benefit over the two current methods studied. They suffer from high voltage stress on the switch $S_{1}$ and the bulk capacitor. They do not reduce the amount of space a converter needs when compared to the passive filtering method, and will require additional filtering to remove switching frequency currents on the input. A clear reason that the CS S ${ }^{2}$ PFC is unlikely to be used is that it does not meet the class D regulations at the lower end of the power range. Also 100 Hz ripple is appearing on the output voltages, which does not occur with either two-stage circuit. The efficiency of all the four topologies studied was at an acceptable level for a PC power supply.

In [94] the flyback version of the basic bi-forward converter is presented as being a possible
converter in a low power AC/DC adapter with the benefit of reduced bulk capacitance. There is a possibility that there could be some advantage in using either the CS $\mathbf{S}^{2} \mathrm{PFC}$ or the bi-forward with input inductor converters in particular applications where only class A has to be met (almost anything else apart from PCs) and where the output power does not vary over a wide range. The bi-forward in the form investigated is more suitable for use on a single input voltage range. For the bi-forward an input inductor is required even to meet class A once output power is above 100 W . The basic version has difficultly meeting class A at higher power. To meet class A the bi-forward's transformer turns ratios can be made so as to reduce the voltage seen across the switch $S_{1}$ (if $L_{1}$ is fitted also reduce the voltage across the bulk capacitors).

The bi-forward converter with input inductor is more suitable for low power of around 100W or less, as the converter is more likely to operate in the intended manner. At low power the bulk capacitor voltage is lower for a particular input voltage and the efficiency is slightly better.

The CS S ${ }^{2}$ PFC converter, on the other hand, is likely to be more suitable for medium powers of around 200 W . At this level it should have no problem meeting class $D$ if needed and the bulk capacitor voltage should be close to the peak of the mains.

The LFSPFC converter has been briefly compared with the other topologies where it is possible as the converter was only designed to operate at 100 W on a 5 V output from the high volage range, but also due to the poor quality voltage supply available in the laboratory. It has been found to have reasonable bulk capacitor voltage (predicted) up to 133 W when compared to the bi-forward and CS S ${ }^{2}$ PFC converters. It is expected that the if throughput power is increased then the bulk capacitor voltage will rise to a higher value. Hence it is expected that a high voltage MOSFET similar in rating to that used in the bi-forward and CS $\mathbf{S}^{2}$ PFC converters is required for a 150 W output. The efficiency was comparable with the two stage method and CS S ${ }^{2}$ PFC converter. Cost has not been investigated, but with a 100W output it will be close to the passive method as the additional components are cheap. It is felt that this converter is most suited to lower powers of about 100 W where voltage level is not a problem, and could with some work be a lighter, less bulky replacement for the passive method at those lower powers and with comparable cost.

### 8.6 Conclusion

Table 8.9 summarises the vices and virtues of the various topologies ${ }^{2}$. It would seem that the passive and forward combination has the best efficiency, lowest cost and is able to meet the class D regulations at 150 W output.

| Characteristic | Topology |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Passive | Two Stage | CS S $^{2}$ PFC | Bi-Forward |
| Additional Components | 1 | $9+$ | 8 | 5 |
| Regulations | Paiss | Pass | Fails 75W | Pass |
| Average Efficiency at 230V/\% | 79.4 | 75.6 | 76.2 | 71.7 |
| Average Efficiency at 115V/\% | 78.3 | 73.9 | 75.5 | 72.6 |
| Cost | 1 | 1.39 | 1.46 | 1.455 |
| Highest Voltage on $C_{B} / \mathrm{V}$ | 366 | 397 | 408 | 430 |
| Shortest Hold Up Time/ms | 23.8 | 38 | 18.4 | 8.6 |
| Highest 5V Output Voltage <br> Ripple at 100kHz/mV | 76.6 | 39.3 | 20.3 | 90 |
| Highest 5V Output Voltage <br> Ripple at $100 \mathrm{~Hz} / \mathrm{mV}$ | 0 | 3.13 | 40.6 | 50 |

Table 8.9: Summary of topology performance

If an RCD transformer reset was to be used with the bi-forward converter and on the CS $\mathrm{S}^{2} \mathrm{PFC}$ this would reduce the voltage seen across switch $S_{1}$ during transformer reset, allowing the use of a cheaper device and making the converters more comparable on cost to the passive and forward converter. Re-design may also bring the bulk capacitor voltage down to a lower level, ideally 400 V or less, and in the bi-forward allow the use of Schottky diodes on the 5 V output. This would increase the efficiency of the bi-forward to be more comparable to the other three converters.

It is believed that the CS SS ${ }^{2}$ PFC converter is more suited to applications where meeting the class D regulation is only required at a single power and that the bi-forward is more suited to low power applications.

The LFSPFC had the highest ripple, but did have reasonable efficiency and bulk capacitor voltage for a 100 W output converter. It is felt that 100 W is about the maximum power output that this converter can work up to. It could, with some more work, be a possible lighter weight replacement for the passive method in some applications.

[^1]Overall the passive filtering and forward converter solution would still seem the most attractive choice of converter to use.

## Chapter 9

## Conclusions and Further Work

In addition to the conclusions drawn at the end of the preceeding chapters the following final conclusions can be drawn.

### 9.1 Final Conclusions

The project has shown that the bi-forward with input inductor and the CS $\mathrm{S}^{2} \mathrm{PFC}$ converters are not suitable replacements for passive filtering or a boost converter cascaded with a forward converter for a 150 W output power supply operating on an universal input voltage and able to meet IEC 61000-3-2 class D. It was found that the passive, boost pre-regulator and bi-forward methods met IEC 61000-3-2 class D at 100 V and 230 V from 75 W input power to full load power, but the CS S ${ }^{2} \mathrm{PFC}$ would not pass at input powers lower than about 100W. The test results showed that both converters suffered from high voltage on the bulk capacitor which had knock-on effects when compared to the passive and two stage methods. The high bulk capacitor voltage (and the centre tap primary on the bi-forward) required the bi-forward and CS S ${ }^{2}$ PFC converters to have MOSFETs rated for 1000 V and above, which made their costs much higher than either the passive method or boost pre-regulator. The high voltage due to the the centre-tapped primary in the bi-forward converter made it the least efficient converter as it required normal fast recovery diodes on the 5 V output and not Schottky diodes as in the other converters, but the CS $S^{2} \mathrm{PFC}$ had an efficiency comparable to the boost pre-regulator method. Both the bi-forward with input inductor and CS S ${ }^{2}$ PFC had noticeable 100 Hz ripple on the output voltage since a large mains frequency component
is seen in the main converter. The only immediate benefit of using the bi-forward with input inductor or the $\mathrm{CS} S^{2} \mathrm{PFC}$ converters is a saving in space or weight. It was found that the passive filtering with forward converter method was the cheapest, most efficient, had output voltages with minimal 100 Hz ripple and met class D at both 100 V and 230 V from 75 W input power to full load at 150 W output power. If the regulations were to be tightened up then the all the converters studied except the boost pre-regulator could have problems meeting the improved regulations.

The basic bi-forward converter as described in the literature is only able to meet class A, but a MOSFET rated up to 1200 V may be needed due to increased voltage seen across the transformer primary side during core reset. It was found that cost could be reduced if snubber transformer resetting circuits were used allowing a lower voltage MOSFET. This topology is suitable for low power ( 100 W or less) operating from just one voltage range ( 230 V or 115 V ).

For bi-forward converter with input inductor the performance was quite different to that presented in [95]. It was difficult to produce a converter that operated with the input inductor in CCM, but the converter could pass class D with the input inductor operating in DCM. It was found the converter could operate in five different ways depending on the value of input inductance and output power. The way the converter operated also determined how the bulk capacitor voltage varied with power. The peak bulk capacitor voltage was found to be 430 V which was the highest recorded. It was found that a snubber to reset the transformer was essential as otherwise the voltage would exceed the rating of a 1200 V MOSFET. This topology is probably suitable for low power ( 100 W or less) operating from just one voltage range ( 230 V or 115 V ) for an application that has to meet class D .

The CS S ${ }^{2} \mathrm{PFC}$ converter performed fairly well, in line with what was reported in [122]. It was found that the converter can meet class D at full load when bulk capcitor voltage is below the peak of the line and some of the current shaping action is lost. This converter is suitable for applications where compliance with class $D$ is not required across a wide power range. Its cost could be reduced if snubber transformer resetting circuits were used allowing a lower voltage MOSFET.

In chapter 7 a new topology, the LFSPFC converter was introduced. This converter has a low frequency switch in series with the bulk capacitor of a forward converter controlled by a comparator looking at the rectified input voltage of the converter. This converter can
be built with or without an input inductor. The 100W converter built operates as expected with and without input inductor, proving the concept to work. With or without an input inductor the converter passes class A with ease and has reasonable efficiency of about $77 \%$. Without a low value input inductor, the converter fails class D on many harmonics, but with the inductor in it only fails on two harmonics, the 13th and 23rd. Using an input inductor analysis showed that the bulk capacitor voltage should stay below 400 V with careful design. With the input inductor the bulk capacitor voltage is higher when the low frequency switch is turned on at lower voltages for a given power, and that the voltage rises with power. Extrapolating the plots of bulk capacitor voltage against power it is likely that at 150 W output power the bulk capacitor voltage will be high as in the bi-forward with input inductor or CS S ${ }^{2}$ PFC converters requiring an expensive high voltage MOSFET, hence this converter should only be used up to about 100W. This converter could be a possible lighter and less bulky replacement for the passive method at about 100 W output power.

### 9.2 Further Work

To further this study there are several areas which should be explored. The first would be further investigation into filtering the input current so as to remove the switching components of the current waveform. Along with this the EMI filtering requirements for a single-stage converter, such as the ones studied, should be considered along with the input current filtering as the two may be combinable.

Other areas of investigation for the bi-forward converters and CS S ${ }^{2}$ PFC converters would be

1. The use of a snubber for transformer reset.
2. Operation and design of the converters with different transformer turns ratio, output filters and input inductances.
3. Circuit optimisation could also be carried out.

Another area which needs further work (this applies to the LFSFPFC as well) is the use of more advanced control methods such as current mode control.

The LFSFPFC converter needs to be studied with operation of the input inductor in CCM. Also further work will be required to enable the converter to comply with the class D limits. Expansion to other converter types could also be tried.

In the analysis, further work should be done to investigate the effects of the charging and discharging of the bulk capacitor and its effect on the input current shape and harmonics. Prediction of losses and converter efficiency is another area of interest and will highlight areas where the most losses occur.

## Appendix A

## Predicted Harmonic Content at 100 V

## for the Bi-Forward Converter

Shown in figures A. 1 and A. 2 are the harmonic plots at 100 V and 200 W input power for the bi-forward converter for class D and A respectively.


Figure A.1: RMS input current compared to class D (trace $b_{\text {reg200100 }}$ ) for 100 V input with an input power of 200 W with n as $2,1.3,1.57$ and 1.16. Traces are listed by side of graph, 1st value is $n, 2$ nd value is the input voltage and 3 rd value is the power.


Figure A.2: RMS input current harmonics compared to class A (curve $b_{A 100}$ ) for 100 V input with an input power of 200 W with n as $2,1.3,1.57$ and 1.16. Traces are listed by side of graph, 1st value is $\mathrm{n}, 2$ nd value is the input voltage and 3rd value is the power.

## Appendix B

## Effect of Bulk Capacitance Value on the Bi-Forward

To demonstrate the effect that the value of $C_{B}$ has on the harmonics shown in figures B.1, B. 2, B. 3 and B. 4 show harmonic plots for $C_{B}$ at values of $165 \mu \mathrm{~F}, 220 \mu \mathrm{~F}, 330 \mu \mathrm{~F}$ and $470 \mu \mathrm{~F}$ at 100 V and 230 V with a 200 W input. From these figures it can be seen that $165 \mu \mathrm{~F}$ gives the lowest harmonics for class A and D at both voltages. This is because the bulk capacitor is recharging over a longer period.


Figure B.1: RMS input current harmonics compared to class D (curve $b_{\text {reg200100 }}$ ) for 100 V input with an input power of 200 W with n as 2 and $C_{B}$ as $165 \mu \mathrm{~F}$, $220 \mu \mathrm{~F}, 330 \mu \mathrm{~F}$ and $470 \mu \mathrm{~F}$. Traces are listed by side of graph, 1st value is $\mathrm{n}, 2$ nd value is the input voltage, 3 rd value is the power and 4 th the capacitor value.


Figure B.2: RMS input current harmonics compared to class D (curve $b_{\text {reg } 200}$ ) for 230 V input with an input power of 200 W with n as 2 and $C_{B}$ as $165 \mu \mathrm{~F}$, $220 \mu \mathrm{~F}, 330 \mu \mathrm{~F}$ and $470 \mu \mathrm{~F}$. Traces are listed by side of graph, 1st value is $\mathrm{n}, 2$ nd value is the input voltage, 3 rd value is the power and 4 th the capacitor value.


Figure B.3: RMS input current harmonics compared to class A (curve $b_{A 100}$ ) for 100 V input with an input power of 200 W with n as 2 and $C_{B}$ as $165 \mu \mathrm{~F}$, $220 \mu \mathrm{~F}, 330 \mu \mathrm{~F}$ and $470 \mu \mathrm{~F}$. Traces are listed by side of graph, 1st value is $n, 2$ nd value is the input voltage, 3 rd value is the power and 4th the capacitor value.


Figure B.4: RMS input current harmonics compared to class D (curve $b_{200100}$ ) for 100 V input with an input power of 200 W with n as 2 and $C_{B}$ as $165 \mu \mathrm{~F}$, $220 \mu \mathrm{~F}, 330 \mu \mathrm{~F}$ and $470 \mu \mathrm{~F}$. Traces are listed by side of graph, 1st value is $\mathrm{n}, 2$ nd value is the input voltage, 3rd value is the power and 4th is the capacitor value.

## Appendix C

## Predicted Results for $\mathbf{N}_{1 A}$ as 32 and $\mathbf{N}_{1 B}$ as $\mathbf{1 2}$ for the Bi-Forward with <br> Input Inductor

Shown in figure C. 1 is the predicted bulk capacitor voltage for 265 V input for $N_{1 A}=32$ and $N_{1 B}=12$. The peak voltage is about 386 V which much lower than the 430 V predicted for $N_{1 A}=N_{1 B}=22$.


Figure C.1: Predicted voltage on bulk capacitor $C_{B}$ at 265 V input for $L_{1}=20 \mu \mathrm{H}$ and $N_{1 A}=32$ and $N_{1 B}=12$

As shown in figure C. 2 for 100 V and 75 W , input the converter is predicted to meet the class D regulation. This is the same as for the measured result for $N_{1 A}=32$ turns in figure 5.24. The analysis shows that the converter will operate in periods $1,2,3$ and 4.


Figure C.2: Input current class D (trace $b_{\text {reg75100 }}$ ) harmonics for 100 V input with an input power of 75 W with $L_{1}$ as $20 \mu \mathrm{H}$ and $N_{1 A}$ as 32 turns and $N_{1 B}$ as 12 turns (other trace, 1st value is voltage on $C_{B}$ and 2nd value is the value of $L_{1}$ )

Figure C. 3 shows that the converter with $N_{1 A}=32$ turns will fail on the 3rd, 5th and 7th harmonics for 100 V and 200 W input. The measured results shows failure on the 9th, 11th, 13th and 15th harmonics. These are not the same harmonics, but both are failures. The analysis shows the converter operating in periods 1,2 and 2 A .

Figure C. 4 shows that the converter with $N_{1 A}=32$ turns will fail on the 11th and 13th harmonics for 230 V and 75 W input. The measured results shows failure on the 9 th, 11th and 13th harmonics. These are more or less the same harmonics and both are failures. The analysis shows that the converter operates in periods 1,2 and 3 and 4 .

Figure C. 5 shows that the converter with $N_{1 A}$ as 32 turns will fail on the 3 rd, 5 th, 7 th, 9 th, 11th, 13 th and 15 th harmonics for 230 V and 200 W input. The measured results showed that all the harmonics measured were below the class D limit. The prediction shows that the design will not meet class $D$, but in practice it did. This is the first case where the predicted RMS harmonic current did not produce a result close to measured RMS harmonic current


Figure C.3: Input current class D (trace $b_{\text {reg } 200100}$ ) harmonics for 100 V input with an input power of 200 W with $L_{1}$ as $20 \mu \mathrm{H}$ and $N_{1 A}$ as 32 turns and $N_{1 B}$ as 12 turns (other trace, 1 st value is voltage on $C_{B}$ and 2 nd value is the value of $L_{1}$ )


Figure C.4: Input current class (trace $b_{\text {reg75 }}$ ) D harmonics for 230 V input with an input power of 75 W with $L_{1}$ as $20 \mu \mathrm{H}$ and $N_{1 A}$ as 32 turns and $N_{1 B}$ as 12 turns (other trace, 1 st value is voltage on $C_{B}$ and 2 nd value is the value of $L_{1}$ )
values. The analysis shows the converter operating in periods 1, 2 and 2A.


Figure C.5: Input current class D (trace $b_{\text {reg200 }}$ ) harmonics for 230 V input with an input power of 200 W with $L_{1}$ as $20 \mu \mathrm{H}$ and $N_{1 A}$ as 32 turns and $N_{1 B}$ as 12 turns (other trace, 1 st value is voltage on $C_{B}$ and 2 nd value is the value of $L_{1}$ )

## Appendix D

## Predicted Performance of Final CS $\mathbf{S}^{2}$ PFC Designs

To give some idea of the performance of the final converter design and altered converter design, figures D. 1 and D. 2 show their predicted harmonic content for 200W input power at 100 V and 230 V and figure D. 3 shows how the bulk capacitor voltage varies with power at 265 V input. Figures D. 1 and D. 2 both show that harmonics for $L_{D A}$ and $L_{D B}$ as 33 or $43 \mu \mathrm{H}$ are very close to the class D harmonic limit at 100 V , just exceeding the 3 rd and 5th harmonics and at 230 V just exceeding the limit on the 5th and 7th harmonics for 200 W input power (assuming $75 \%$ efficiency) and thus has a good chance of passing class D at full load. For both of these designs the average bulk capacitor voltage is lower than the peak of the line voltage, but are within $10 \%$ of the line voltage peak. In figure D. 3 the peak bulk capacitor voltage is shown to be about 430 V for both designs. The predicted input current waveform at 230 V and 100 V and 200 W input are shown in figures 6.12 a and 6.12 b . The obvious difference is that the 100 V current waveform has a higher peak current, but more subtle is that $L_{1}$ spends less time in DCM at 100 V .


Figure D.1: Odd harmonic content of $L_{D A}$ and $L_{D B}=33 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=$ 11 and $L_{D A}$ and $L_{D B}=43 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=11$ at 200 W input power and 230 V input voltage compared to class D limits ( $b_{\text {reg } 200}$ ). Traces are listed by side of graph, 1st value is the voltage on $C_{B}, 2$ nd value is the value of $L_{D A}$ and $L_{D B}$ and 3rd value is the number of turns on $N_{4 A}$ and $N_{4 B}$.


Figure D.2: Odd harmonic content of $L_{D A}$ and $L_{D B}=33 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=$ 11 and $L_{D A}$ and $L_{D B}=43 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=11$ at 200 W input power and 100 V input voltage compared to class D limits $\left(b_{\text {reg200100 }}\right)$. Traces are listed by side of graph, 1st value is the voltage on $C_{B}, 2$ nd value is the value of $L_{D A}$ and $L_{D B}$ and 3rd value is the number of turns on $N_{4 A}$ and $N_{4 B}$.


Figure D.3: Power against bulk capacitor voltage for $100 \mathrm{~V}_{R M S}$ input for $L_{D A}$ and $L_{D B}=33 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=11$ and $L_{D A}$ and $L_{D B}=43 \mu \mathrm{H}$ with $N_{4 A}$ and $N_{4 B}=11$. Traces are listed by side of graph, 1 st value is the value of $L_{D A}$ and $L_{D B}$ and 2 nd value is the number of turns on $N_{4 A}$ and $N_{4 B}$.

## Appendix E

## Predicted Harmonic Content at 230V for the LFSPFC Converter

Shown in figures E.1, E. 2 and E. 3 are the harmonic plots compared to class D at 230 V and 133W input power for the LFSPFC converter for input inductances of 10,20 and $30 \mu \mathrm{H}$ respectively.


Figure E.1: RMS input current harmonics compared to the class D (trace $b_{\text {reg } 133}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn on/off voltage of $S_{2}$ as 140 , $160,180,200$ and 220 V and $L_{1}$ as $10 \mu \mathrm{H}$. Traces are listed by side of graph: 1st value is the turn on/off voltage for $S_{2}, 2$ nd value is the voltage on $C_{B}$ and 3rd value is the value of $L_{1}$.


Figure E.2: RMS input current harmonics compared to the class D (trace $b_{\text {reg133 }}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn on/off voltage of $S_{2}$ as 140 , $160,180,200$ and 220 V and $L_{1}$ as $20 \mu \mathrm{H}$. Traces are listed by side of graph: 1st value is the turn on/off voltage for $S_{2}, 2$ nd value is the voltage on $C_{B}$ and 3 rd value is the value of $L_{1}$.


Figure E.3: RMS input current harmonics compared to the class D (trace $b_{\text {reg } 133}$ ) limits for $230 \mathrm{~V}, 133 \mathrm{~W}$ input with the turn on/off voltage of $S_{2}$ as 140 , $160,180,200$ and 220 V and $L_{1}$ as $30 \mu \mathrm{H}$. Traces are listed by side of graph: 1st value is the turn on/off voltage for $S_{2}$, 2nd value is the voltage on $C_{B}$ and 3 rd value is the value of $L_{1}$.

## Appendix F

## RMS Harmonic Currents Measured in PSpice

## F. 1 Bi-Forward Converter

Tables F. 1 and F. 2 show current harmonics measured in PSpice for full input power at 230 V and 100 V respectively.

## F. 2 Bi-Forward Converter with Input Inductor

Tables F. 3 and F. 4 show current harmonics measured in PSpice for full input power at 100 V and 230 V respectively.

## F. 3 CS S ${ }^{2}$ PFC Converter

Tables F. 5 and F. 6 show current harmonics measured in PSpice for full input power at 230 V and 100 V respectively.

| Harmonic Number | RMS Harmonic Current/A | Class A Limits/A | Class D <br> Limits/A |
| :---: | :---: | :---: | :---: |
| 2 | 1.793m | 1.08 |  |
| 3 | 0.175 | 2.3 | 0.5882 |
| 4 | 1.758m | 0.43 |  |
| 5 | 0.166 | 1.14 | 0.3297 |
| 6 | 1.783m | 0.3 |  |
| 7 | 0.308 | 0.77 | 0.173 |
| 8 | 1.875m | 0.23 |  |
| 9 | 0.214 | 0.4 | 0.0865 |
| 10 | 1.764 m | 0.184 |  |
| 11 | 0.214 | 0.33 | 0.06055 |
| 12 | 1.706m | 0.153 |  |
| 13 | 0.163 | 0.21 | 0.0512 |
| 14 | 1.819m | 0.131 |  |
| 15 | 0.158 | 0.15 | 0.0444 |
| 16 | 1.850 m | 0.115 |  |
| 17 | 0.258 | 0.182 | 0.0392 |
| 18 | 1.729 m | 0.102 |  |
| 19 | 0.0742 | 0.118 | 0.0351 |
| 20 | 1.693m | 0.092 |  |
| 21 | 0.0976 | 0.107 | 0.0317 |
| 22 | 1.845m | 0.0836 |  |
| 23 | 0.115 | 0.0978 | 0.029 |
| 24 | 1.934 m | 0.0766 |  |
| 25 | 0.0668 | 0.09 | 0.0266 |
| 26 | 1.708m | 0.0708 |  |
| 27 | 0.0623 | 0.0833 | 0.0247 |
| 28 | 1.694 m | 0.0657 |  |
| 29 | 0.0430 | 0.0776 | 0.0230 |
| 30 | 1.692m | 0.0613 |  |
| 31 | 0.0757 | 0.0726 | 0.0215 |
| 32 | 1.68m | 0.0575 |  |
| 33 | 0.0534 | 0.0682 | 0.0202 |
| 34 | 1.594 m | 0.0541 |  |
| 35 | 0.0327 | 0.0643 | 0.01903 |
| 36 | 1.562 m | 0.0511 |  |
| 37 | 0.0623 | 0.0608 | 0.0180 |
| 38 | 1.701 m | 0.0484 |  |
| 39 | 0.0474 | 0.0577 | 0.0171 |
| 40 | 1.672m | 0.046 |  |

Table F.1: RMS current harmonics measured for the bi-forward converter in PSpice for 230 V at full Load with an input power of 173 W for classes A and D.

| Harmonic Number | RMS Harmonic Current/A | $\begin{gathered} \hline \text { Class A } \\ \text { Limits/A } \end{gathered}$ | $\begin{gathered} \hline \text { Class D } \\ \text { Limits/A } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 2 | 3.575 m | 2.484 |  |
| 3 | 0.515 | 5.29 | 1.392 |
| 4 | 2.792 m | 0.989 |  |
| 5 | 0.545 | 2.622 | 0.778 |
| 6 | 2.398m | 0.69 |  |
| 7 | 0.215 | 1.771 | 0.4094 |
| 8 | 2.727 m | 0.529 |  |
| 9 | 0.330 | 0.92 | 0.2047 |
| 10 | 3.429 m | 0.4252 |  |
| 11 | 0.248 | 0.759 | 0.1433 |
| 12 | 3.818m | 0.352 |  |
| 13 | 0.312 | 0.483 | 0.1212 |
| 14 | 3.495 m | 0.3013 |  |
| 15 | 0.0961 | 0.345 | 0.1051 |
| 16 | 2.828m | 0.2645 |  |
| 17 | 0.137 | 0.3036 | 0.0927 |
| 18 | 2.160 m | 0.2346 |  |
| 19 | 0.0668 | 0.2714 | 0.0830 |
| 20 | 2.534 m | 0.2116 |  |
| 21 | 0.130 | 0.2461 | 0.0751 |
| 22 | 3.412m | 0.1923 |  |
| 23 | 0.0926 | 0.2249 | 0.0685 |
| 24 | 3.165m | 0.1762 |  |
| 25 | 0.170 | 0.207 | 0.0630 |
| 26 | 3.459m | 0.163 |  |
| 27 | 0.0594 | 0.192 | 0.0584 |
| 28 | 2.832m | 0.151 |  |
| 29 | 0.0742 | 0.1785 | 0.0544 |
| 30 | 1.099 m | 0.141 |  |
| 31 | 0.0308 | 0.1670 | 0.0508 |
| 32 | 2.202m | 0.1323 |  |
| 33 | 0.0813 | 0.1569 | 0.0478 |
| 34 | 2.980m | 0.1244 |  |
| 35 | 0.0482 | 0.1479 | 0.0450 |
| 36 | 3.369 m | 0.1175 |  |
| 37 | 0.111 | 0.1398 | 0.0426 |
| 38 | 3.324 m | 0.1113 |  |
| 39 | 0.0519 | 0.1327 | 0.0404 |
| 40 | 2.699 m | 0.1058 |  |

Table F.2: RMS current harmonics measured for the bi-forward converter in PSpice for 100 V at full Load with an input power of 178 W for classes A and D

| Harmonic <br> Number | RMS Harmonic Current <br> for $L_{1}=10 \mu \mathrm{H} / \mathrm{A}$ | RMS Harmonic Current <br> for $L_{1}=20 \mu \mathrm{H} / \mathrm{A}$ | Class D <br> Limits/A |
| :---: | :---: | :---: | :---: |
| 3 | 0.6453 | 0.9023 | 1.381 |
| 5 | 0.2248 | 0.2040 | 0.772 |
| 7 | 0.06305 | 0.1706 | 0.406 |
| 9 | 0.1335 | 0.0630 | 0.203 |
| 11 | 0.04079 | 0.02483 | 0.1422 |
| 13 | 0.0927 | 0.04451 | 0.1203 |
| 15 | 0.05192 | 0.01939 | 0.1043 |
| 17 | 0.04821 | 0.01124 | 0.092 |
| 19 | 0.02799 | 0.01267 | 0.0823 |
| 21 | 0.01517 | 0.01393 | 0.0745 |
| 23 | 0.01739 | 0.0094 | 0.0680 |
| 25 | 0.01604 | 0.01014 | 0.0626 |
| 27 | 0.01541 | 0.0097 | 0.0579 |
| 29 | 0.01541 | 0.0064 | 0.0539 |
| 31 | 0.0014 | 0.0049 | 0.0504 |
| 33 | 0.002 | 0.0049 | 0.0474 |
| 35 | 0.0088 | 0.0024 | 0.0447 |
| 37 | 0.0027 | 0.0006 | 0.0423 |
| 39 | 0.0048 | 0.0022 | 0.0401 |

Table F.3: Class D harmonics measured for the bi-forward converter with input inductor in PSpice for 100V 150W output for $L_{1}$ as $10 \mu \mathrm{H}$ (input power measured as 179 W ) and $20 \mu \mathrm{H}$ (input power measured as 177 W ). Class D harmonics are calculted for $L_{1}=20 \mu \mathrm{H}$ input power, since those for $L_{1}=10 \mu \mathrm{H}$ are similar.

| Harmonic <br> Number | RMS Harmonic Current <br> for $L_{1}=10 \mu \mathrm{H} / \mathrm{A}$ | RMS Harmonic Current <br> for $L_{1}=20 \mu \mathrm{H} / \mathrm{A}$ | Class D <br> Limits/A |
| :---: | :---: | :---: | :---: |
| 3 | 0.2596 | 0.3828 | 0.5725 |
| 5 | 0.05487 | 0.04895 | 0.3199 |
| 7 | 0.00757 | 0.04747 | 0.1684 |
| 9 | 0.07418 | 0.00899 | 0.0842 |
| 11 | 0.00013 | 0.01018 | 0.05894 |
| 13 | 0.03116 | 0.00713 | 0.04987 |
| 15 | 0.01335 | 0.00919 | 0.04322 |
| 17 | 0.01632 | 0.00563 | 0.03814 |
| 19 | 0.01114 | 0.00507 | 0.03412 |
| 21 | 0.00791 | 0.00661 | 0.03087 |
| 23 | 0.00058 | 0.00255 | 0.02819 |
| 25 | 0.00095 | 0.00022 | 0.02593 |
| 27 | 0.003 | 0.0019 | 0.02401 |
| 29 | 0.0011 | 0.00355 | 0.02236 |
| 31 | 0.00087 | 0.00123 | 0.02091 |
| 33 | 0.00156 | 0.00198 | 0.01965 |
| 35 | 0.00022 | 0.00187 | 0.01852 |
| 37 | 0.00347 | 0.00106 | 0.01752 |
| 39 | 0.00105 | 0.00061 | 0.01662 |

Table F.4: Class D harmonics measured for the bi-forward converter with input inductor in PSpice for 100 V 150 W output for $L_{1}$ as $10 \mu \mathrm{H}$ (input power measured as 168 W ) and $20 \mu \mathrm{H}$ (input power measured as 170 W ). Class D harmonics are calculated for $L_{1}=20 \mu \mathrm{H}$ input power since those for $L_{1}=10 \mu \mathrm{H}$ are similar.

| Harmonic Number | RMS current/A | Class D Limits/A |
| :---: | :---: | :---: |
| 3 | 0.593 | 0.593 |
| 5 | 0.377 | $0.331^{*}$ |
| 7 | 0.199 | $0.174^{*}$ |
| 9 | 0.0682 | 0.0872 |
| 11 | 0.0252 | 0.0611 |
| 13 | 0.0460 | 0.0517 |
| 15 | 0.0371 | 0.0448 |
| 17 | 0.0134 | 0.0395 |
| 19 | 0.0107 | 0.0353 |
| 21 | 0.0178 | 0.0320 |
| 23 | 0.0134 | 0.0292 |
| 25 | 0.00375 | 0.00269 |
| 27 | 0.00735 | 0.0249 |
| 29 | 0.0101 | 0.0232 |
| 31 | 0.00634 | 0.0217 |
| 33 | 0.00139 | 0.0204 |
| 35 | 0.00542 | 0.0192 |
| 37 | 0.00570 | 0.0182 |
| 39 | 0.00266 | 0.0172 |

Table F.5: Class D harmonics measured for the CS $\mathbf{S}^{2}$ PFC converter in PSpice for 230 V 150 W output for $L_{D}$ as $33 \mu \mathrm{H}$ (input power measured as 174 W ). * indicates harmonics that exceeded the regulation.

| Harmonic Number | RMS current/A | Class D Limits/A |
| :---: | :---: | :---: |
| 3 | 1.320 | 1.383 |
| 5 | 0.735 | 0.773 |
| 7 | 0.297 | 0.407 |
| 9 | 0.104 | 0.203 |
| 11 | 0.134 | 0.142 |
| 13 | 0.0926 | 0.120 |
| 15 | 0.0334 | 0.104 |
| 17 | 0.0482 | 0.0921 |
| 19 | 0.0445 | 0.0824 |
| 21 | 0.0181 | 0.0746 |
| 23 | 0.0234 | 0.0681 |
| 25 | 0.0256 | 0.0626 |
| 27 | 0.0128 | 0.0580 |
| 29 | 0.0125 | 0.0540 |
| 31 | 0.0171 | 0.0505 |
| 33 | 0.0087 | 0.0474 |
| 35 | 0.00728 | 0.0447 |
| 37 | 0.0107 | 0.0423 |
| 39 | 0.00676 | 0.0401 |

Table F.6: Class D harmonics measured for the CS S ${ }^{2}$ PFC converter in PSpice for 100 V 150 W output for $L_{D}$ as $33 \mu \mathrm{H}$ (input power measured as 177 W )

## F. 4 LFSPFC Converter

Table F. 7 shows current harmonics measured in PSpice for full input power at 230 V .

| Harmonic Number | RMS Harmonic Current/A Basic | RMS Harmonic Current/A with $L_{1}$ | Class A <br> Limits/A | Class D <br> Limits/A |
| :---: | :---: | :---: | :---: | :---: |
| 2 | 26m | 0.208m | 1.08 |  |
| 3 | 0.0714 | 0.245 | 2.3 | 0.390 |
| 4 | 2.16m | 0.0843m | 0.43 |  |
| 5 | 0.0863 | 0.0346 | 1.14 | 0.218 |
| 6 | 1.61 m | 0.134 m | 0.3 |  |
| 7 | 0.21* | 0.0148 | 0.77 | 0.115 |
| 8 | 1.56 m | 0.224 m | 0.23 |  |
| 9 | 0.109* | 0.0801* | 0.4 | 0.0574 |
| 10 | 0.71m | 0.214 m | 0.184 |  |
| 11 | 0.109* | 0.0623* | 0.33 | 0.0402 |
| 12 | 0.529 m | 0.157 | 0.15 |  |
| 13 | 0.131* | 0.0208 | 0.21 | 0.0340 |
| 14 | 0.226 m | 0.0842 m | 0.131 |  |
| 15 | 0.117* | 0.0208 | 0.15 | 0.0295 |
| 16 | 0.438 m | 0.0258 m | 0.115 |  |
| 17 | 0.0877* | 0.0257 | 0.132 | 0.0260 |
| 18 | 0.314 m | 0.105 m | 0.102 |  |
| 19 | 0.0813* | 0.0267 | 0.118 | 0.0233 |
| 20 | 0.595m | 0.0878 m | 0.092 |  |
| 21 | 0.106* | 0.0158 | 0.107 | 0.0210 |
| 22 | 0.707 m | 0.0152 m | 0.0836 |  |
| 23 | 0.0504* | 0.0198* | 0.0978 | 0.0192 |
| 24 | 0.162 m | 0.0839 m | 0.0766 |  |
| 25 | 0.0554* | 0.0119 | 0.09 | 0.0177 |
| 26 | 0.39m | 0.0332 m | 0.0708 |  |
| 27 | 0.0778* | 0.0178* | 0.0833 | 0.0164 |
| 28 | 0.192 m | 0.101m | 0.0657 |  |
| 29 | 0.0257* | 0.00989 | 0.0776 | 0.0152 |
| 30 | 0.335m | 0.208m | 0.0613 |  |
| 31 | 0.0425* | 0.00168 | 0.0726 | 0.0143 |
| 32 | 0.079 m | 0.205 m | 0.0575 |  |
| 33 | 0.0455* | 0.00791 | 0.0682 | 0.0134 |
| 34 | 0.509 m | 0.09971 m | 0.0541 |  |
| 35 | 0.0337* | 0.0138* | 0.0643 | 0.0126 |
| 36 | 0.371 m | 0.0936 | 0.0511 |  |
| 37 | 0.0257* | 0.00707 | 0.0608 | 0.0119 |
| 38 | 0.13 m | 0.175 m | 0.0484 |  |
| 39 | 0.0238* | 0.0119* | 0.0577 | 0.0113 |
| 40 | 0.238 m | 0.170 m | 0.046 |  |

Table F.7: RMS current harmonics measured for the LFSPFC converter in PSpice for 230 V at full load compared to class A and D harmonic levels. The basic LFSPFC converter has an input power of 116 W and the LFSPFC converter with input inductor has an input power of 115 W and $L_{1}$ as $20 \mu \mathrm{H}$. Class D values are for 115 W .* indicates measured harmonics that exceed the regulation for class D.

## Appendix G

## Components Used in Test Circuits

## G. 1 Bi-Forward and Bi-Forward with Input Inductor Converters

Table G. 1 shows the components used to build the bi-forward converter.

## G. 2 CS S ${ }^{2}$ PFC Converter

Table G. 2 shows the components used to build the CS $\mathrm{S}^{2} \mathrm{PFC}$ converter.

## G. 3 LFSPFC Converter

Table G. 3 shows the components used to build the LFSPFC converter.

| Device | Component |
| :--- | ---: |
| $S_{1}$ | APT1201R2BLL |
| $D_{1}, D_{2}, D_{3}$ | BY329-1000 |
| $D_{4: 5 V}, D_{5: 5 V}$ | BY51-200 |
| $D_{4: 12 V}, D_{5: 12 V}$ | BYT08P-400 |
| $D_{6}, D_{7}$ | BYD33U |
| $D B$ | GBU6J |
| $C_{B}$ | $2 \times 330 \mu \mathrm{~F} 250 \mathrm{~V}$ Electrolytic |
| $C_{1: 5 V}$ | $2200 \mu \mathrm{~F} 16 \mathrm{~V}$ Electrolytic |
| $C_{1: 12 V}$ | $470 \mu \mathrm{~F} 25 \mathrm{~V}$ Electrolytic |
| $C_{2}$ | $1 \mu \mathrm{~F} 400 \mathrm{~V}$ Polyester |
| $C_{3}$ | $47 p \mathrm{~F} 1500 \mathrm{~V}$ Polyester |
| $R_{1}$ | $2 \times 470 \Omega 2 \mathrm{~W}$ |
| $L_{2: 5 V}$ | $15 \mu \mathrm{H}$ |
| $L_{2: 12 V}$ | $64 \mu \mathrm{H}$ |
| Transformer | ETD 443 C 90 Material |
|  | $N_{1 A}=N_{1 B}=N_{3}=22$ |
|  | $N_{2: 5 V}=5 N_{2: 12 V}=11$ |
| UC3524 | VMC Controller |
| $\mathrm{MC}^{2} 3152 \mathrm{P}$ | MOSFET Driver |
| $D_{8}$ | 1 N 4148 |
| $C_{4}$ | $100 \mu \mathrm{~F} 35 \mathrm{~V}$ Electrolytic |
| $C_{5}$ | $47 \mu \mathrm{~F} 35 \mathrm{~V}$ Tantalum |
| $C_{6}, C_{7}$ | $1 \mu \mathrm{~F}$ Ceramic |
| $C_{8}$ | $2.2 n \mathrm{~F}$ Ceramic |
| $C_{9}$ | $44 n \mathrm{~F}$ Ceramic |
| $R_{2}, R_{3}, R_{4}$ | $2.7 \mathrm{k} \Omega$ |
| $R_{5}$ | $10 \mathrm{k} \Omega$ |
| $R_{6}$ | $10 \Omega 0.5 \mathrm{~W}$ |
| $R_{7}$ | $12 \mathrm{k} \Omega$ |
| $R_{8 A}$ | $39 \mathrm{k} \Omega$ |
| $R_{8 B}$ | $3.9 \mathrm{k} \Omega$ |
| $R_{9}$ | $1 \mathrm{k} \Omega$ |
| $R_{10}$ | $2.9 \mathrm{k} \Omega$ |
| $R_{11}$ | $18 \mathrm{k} \Omega$ |
|  |  |

Table G.1: Components used in the bi-forward converter and its control circuit

| Device | Component |
| :--- | ---: |
| $S_{1}$ | IXFH12N100 |
| $D_{1}, D_{4 A}, D_{4 B}, D_{5 A}, D_{5 B}$ | BY329-1000 |
| $D_{2: 5 V}, D_{3: 5 V}$ | STPS20H100 |
| $D_{2: 12 V}, D_{3: 12 V}$ | BYT08P-400 |
| $D_{6}$ | BYD33U |
| $D B$ | GBU6J |
| $C_{B 1}, C_{B 2}$ | $330 \mu \mathrm{~F} 250 \mathrm{~V}$ Electrolytic |
| $C_{1: 5 V}$ | $2200 \mu \mathrm{~F} 16 \mathrm{~V}$ Electrolytic |
| $C_{1: 12 V}$ | $470 \mu \mathrm{~F} 25 \mathrm{~V}$ Electrolytic |
| $C_{2 A}, C_{2 B}$ | $1 \mu \mathrm{~F} 400 \mathrm{~V}$ Polyester |
| $C_{3}$ | $47 p \mathrm{~F} 1500 \mathrm{~V}$ Polyester |
| $R_{1}$ | $2 \times 470 \Omega 2 \mathrm{~W}$ |
| $L_{D A}, L_{D B}$ | $43 \mu \mathrm{H}$ on the same core |
| $L_{1 A}, L_{1 B}$ | $100 \mu \mathrm{H}$ on the same core |
| $L_{2: 5 V}$ | $15 \mu \mathrm{H}$ |
| $L_{2: 12 V}$ | $64 \mu \mathrm{H}$ |
| Transformer |  |
|  | ETD 443 C 90 Material |
|  | $N_{1}=N_{3}=44$ |
|  | $N_{2: 5 V}=3 N_{2: 12 V}=7$ |

Table G.2: Components used in the CS $\mathbf{S}^{2}$ PFC converter. The control circuit components are the same as listed in table G. 1 for the bi-forward converter

| Device | Component |
| :---: | :---: |
| $S_{1}$ | 2SK2611 |
| $S_{2}$ | IRG4BC30W |
| $D_{1}, D_{2}$ | BY329-1000 |
| $D_{3}, D_{4}$ | STPS20H100CT |
| $D_{5}, D_{6}$ | BYD33U |
| DB | GBU6J |
| $C_{B}$ | $2 \times 330 \mu \mathrm{~F} 250 \mathrm{~V}$ Electrolytic |
| $C_{1}$ | $2200 \mu \mathrm{~F} 16 \mathrm{~V}$ Electrolytic |
| $C_{2}$ | $1 \mu \mathrm{~F} 400 \mathrm{~V}$ Polyester |
| $C_{3}$ | $47 p$ F 1500V Polyester |
| $R_{1}$ | $2 \times 470 \Omega 2 \mathrm{~W}$ |
| $L_{1}$ | $20 \mu \mathrm{H}$ |
| $L_{2}$ | $15 \mu \mathrm{H}$ |
| Transformer | ETD44 3C90 Material $N_{1}=N_{3}=44 N_{2: 5 \mathrm{~V}}=5$ |
| UC3524 | VMC Controller |
| MC33152P | MOSFET Driver |
| $D_{8}$ | 1N4148 |
| $C_{4}$ | $100 \mu \mathrm{~F} 35 \mathrm{~V}$ Electrolytic |
| $C_{5}$ | $47 \mu \mathrm{~F} 35 \mathrm{~V}$ Tantalum |
| $C_{6}, C_{7}$ | $1 \mu$ F Ceramic |
| $C_{8}$ | $2.2 n \mathrm{~F}$ Ceramic |
| $C_{9}$ | $44 n \mathrm{~F}$ Ceramic |
| $R_{2}, R_{3}, R_{4}$ | $2.7 \mathrm{k} \Omega$ |
| $R_{5}$ | $10 \mathrm{k} \Omega$ |
| $R_{6}$ | $10 \Omega 0.5 \mathrm{~W}$ |
| $R_{7}$ | $12 \mathrm{k} \Omega$ |
| $R_{8 A}$ | $2.7 \mathrm{k} \Omega$ |
| $R_{9}$ | $1 \mathrm{k} \Omega$ |
| $R_{10}$ | $2 \mathrm{k} \Omega$ |
| $R_{11}$ | $18 \mathrm{k} \Omega$ |
| LM 311 | Comparator |
| IR2117 | Signal Level Shifter |
| $D_{8}$ | UF5407 |
| $C_{10}$ | $100 p \mathrm{~F}$ Polyester |
| $C_{11}, C_{13}$ | $100 \mu \mathrm{~F} 35 \mathrm{~V}$ Electrolytic |
| $C_{12}$ | $47 \mu \mathrm{~F} 35 \mathrm{~V}$ Electrolytic |
| $C_{14}, C_{15}$ | $1 \mu \mathrm{~F}$ Ceramic |
| $R_{12}$ | $1 \mathrm{M} \Omega$ |
| $R_{13}$ | $100 \mathrm{k} \Omega$ |
| $R_{14}$ | $39 \mathrm{k} \Omega$ |
| $R_{15}$ | $12 \mathrm{k} \Omega$ |
| $R_{16}$ | $3.9 \mathrm{k} \Omega$ |
| $R_{17}$ | $10 \mathrm{k} \Omega$ |
| $R_{18}$ | $10 \mathrm{k} \Omega$ |
| $R_{19}$ | $47 \Omega 0.5 \mathrm{~W}$ |
| $V_{1}$ | 16 V |

Table G.3: Components used in the LFSPFC converter and its control circuit

## Appendix H

## Measured Efficiency and Bulk Capacitor Voltage

## H. 1 Bi-Forward Converter with Input Inductor

Table H. 1 presents the measured efficiency and bulk capacitor voltage for the bi-forward converter with input inductor.

## H. 2 CS S ${ }^{2}$ PFC Converter

Table H. 2 presents the measured efficiency and bulk capacitor voltage for the CS $\mathrm{S}^{2} \mathrm{PFC}$ converter.

## H. 3 LFSPFC Converter

Table H. 3 presents the measured efficiency and bulk capacitor voltage for the LFSPFC converter with a turn on/off voltage of 140 V and table H .4 presents the measured efficiency and bulk voltage for the LFSPFC converter with input inductor and a turn on/off voltage of 230 V .

| Output Power/W | Input Power/W | Efficiency/\% | Bulk Capacitor Voltage/V |
| :---: | :---: | :---: | :---: |
| Input Voltage: 90 V |  |  |  |
| 2.73 | 5 | 54.6 | 129 |
| 36.68 | 48.41 | 75.62 | 133 |
| 72.82 | 99.02 | 73.54 | 135 |
| 108.89 | 155.02 | 70.24 | 135 |
| 138.62 | 218.6 | 63.41 | 131 |
| Input Voltage: 115 V |  |  |  |
| 2.72 | 5 | 54.33 | 162 |
| 36.68 | 48.64 | 75.41 | 170 |
| 72.82 | 97.85 | 74.52 | 172 |
| 108.89 | 151.57 | 71.84 | 178 |
| 144.43 | 210.77 | 68.53 | 176 |
| Input Voltage: 130 V |  |  |  |
| 2.72 | 5 | 54.33 | 183 |
| 36.68 | 48.93 | 74.97 | 194 |
| 72.82 | 97.72 | 74.52 | 196 |
| 108.89 | 150.82 | 72.20 | 204 |
| 144.03 | 207.86 | 69.29 | 201 |
| Input Voltage: 180 V |  |  |  |
| 2.72 | 6 | 45.28 | 257 |
| 36.68 | 50.34 | 72.87 | 277 |
| 72.82 | 98.66 | 73.81 | 281 |
| 108.89 | 150.21 | 72.49 | 290 |
| 144.43 | 203.9 | 70.83 | 283 |
| Input Voltage: 230 V |  |  |  |
| 2.7 | 8 | 33.74 | 334 |
| 36.68 | 51.24 | 71.59 | 336 |
| 72.82 | 100.53 | 72.44 | 366 |
| 109.04 | 151.48 | 71.98 | 373 |
| 144.63 | 204.14 | 70.85 | 360 |
| Input Voltage: 265 V |  |  |  |
| 2.7 | 8 | 33.61 | 385 |
| 36.73 | 52.3 | 70.23 | 386 |
| 72.92 | 102.35 | 71.25 | 426 |
| 109.19 | 153.1 | 71.32 | 430 |
| 144.63 | 205.04 | 70.41 | 416 |

Table H.1: Measured efficiency and voltage on the bulk capacitor for the bi-forward with input inductor for $L_{1}=20 \mu \mathrm{H}$ across the input voltage range

| Output Power/W | Input Power/W | Efficiency/\% | Bulk Capacitor Voltage/V |
| :---: | :---: | :---: | :---: |
| Input Voltage: 90V |  |  |  |
| 3.25 | 6 | 54.09 | 283 |
| 37.36 | 49.14 | 76.03 | 272 |
| 74.35 | 96.08 | 77.38 | 257 |
| 111.63 | 146.5 | 76.20 | 243 |
| 148.46 | 199.2 | 74.53 | 230 |
| Input Voltage: 115 V |  |  |  |
| 3.21 | 8 | 40.08 | 355 |
| 37.36 | 50.71 | 73.68 | 343 |
| 74.35 | 97.00 | 76.65 | 332 |
| 111.78 | 146.20 | 76.46 | 320 |
| 148.46 | 197.2 | 75.28 | 309 |
| Input Voltage: 130 V |  |  |  |
| 3.21 | 8 | 40.07 | 398 |
| 37.42 | 51.82 | 72.20 | 387 |
| 74.45 | 97.99 | 75.96 | 377 |
| 111.48 | 146.75 | 75.96 | 364 |
| 148.66 | 197.3 | 75.34 | 355 |
| Input Voltage: 180 V |  |  |  |
| 3.25 | 6 | 54.09 | 285 |
| 37.36 | 48.82 | 76.53 | 276 |
| 74.15 | 94.98 | 78.06 | 275 |
| 111.63 | 144 | 77.53 | 256 |
| 148.46 | 194.8 | 76.21 | 246 |
| Input Voltage: 230 V |  |  |  |
| 3.23 | 8 | 40.39 | 356 |
| 37.47 | 50.5 | 74.17 | 350 |
| 74.45 | 96.3 | 77.31 | 339 |
| 111.48 | 144.6 | 77.09 | 332 |
| 148.46 | 194.7 | 76.25 | 326 |
| Input Voltage: 265 V |  |  |  |
| 3.21 | 8 | 40.1 | 408 |
| 37.36 | 51.93 | 71.95 | 400 |
| 74.45 | 97.57 | 76.30 | 391 |
| 111.48 | 145.66 | 76.53 | 383 |
| 148.66 | 195.38 | 76.09 | 376 |

Table H.2: Measured efficiency, input and output power and bulk capacitor voltage across the input range for the CS $S^{2} \mathrm{PFC}$ converter

| Output <br> Power/W | Input <br> Power/W | Efficiency/\% | Bulk Capacitor <br> Voltage/V | Peak of Supply <br> Voltage/V |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| Input Voltage: 180 V |  |  |  |  |
| 24.9 | 30.5 | 81.64 | 242 | 250 |
| 49.7 | 61.4 | 80.94 | 237.5 | 243 |
| 74.25 | 95.6 | 77.67 | 237.5 | 243 |
| 96.628 | 125.8 | 76.81 | 237.5 | 243 |
| Input Voltage: 200 V |  |  |  |  |
| 24.9 | 30.4 | 81.91 | 265 | 266 |
| 49.7 | 60.7 | 81.88 | 265 | 266 |
| 75.24 | 95.1 | 79.12 | 270 | 266 |
| 97.614 | 125.3 | 77.90 | 268 | 266 |
| Input Voltage: 230 V |  |  |  |  |
| 24.95 | 31.3 | 79.71 | 306 | 313 |
| 49.7 | 61.7 | 80.55 | 306 | 313 |
| 74.25 | 93.4 | 79.5 | 306 | 313 |
| 96.628 | 123.8 | 78.05 | 306 | 313 |

Table H.3: Measured efficiency, input and output power and bulk capacitor voltage across the available input voltage range for the LFSPFC converter without $L_{1}$ and a $S_{2}$ turn on/off voltage of 140 V

| Output <br> Power/W | Input <br> Power/W | Efficiency/\% | Bulk Capacitor Voltage/V | Peak of Supply Voltage/V |
| :---: | :---: | :---: | :---: | :---: |
| Input Voltage: 180 V |  |  |  |  |
| 24.95 | 30.1 | 82.89 | 240.6 | 237 |
| 49.7 | 60.6 | 82.01 | 240.6 | 237 |
| 74.25 | 94 | 78.99 | 239.1 | 237 |
| 96.614 | 126.2 | 77.35 | 239.3 | 237 |
| Input Voltage: 200 V |  |  |  |  |
| 24.451 | 29.1 | 81.78 | 276.7 | 268.7 |
| 49.7 | 62.5 | 79.52 | 277.6 | 268 |
| 75.735 | 97.7 | 77.52 | 277.3 | 268.7 |
| 95.642 | 123.6 | 77.38 | 276.6 | 268.7 |
| Input Voltage: 230 V |  |  |  |  |
| 24.95 | 31.3 | 79.71 | 320 | 312 |
| 49.7 | 62.6 | 79.39 | 321 | 312 |
| 75.24 | 97.1 | 77.49 | 323 | 312 |
| 97.121 | 126.7 | 76.65 | 325 | 312 |

Table H.4: Measured efficiency, input and output power and bulk capacitor voltage across the available input voltage range for the LFSPFC converter with $L_{1}$ and a $S_{2}$ turn on/off voltage of 230 V

## H. 4 Pasive Filter and Forward Converter

Table H. 5 presents the measured efficiency and bulk capacitor voltage for the passive filter and forward converter.

## H. 5 Two Stage Active PFC

Table H. 6 presents the measured efficiency and bulk capacitor voltage for the boost converter cascaded with a forward converter method.

| Output Power/W | Input Power/W | Efficiency/\% | Bulk Capacitor Voltage/V |
| :---: | :---: | :---: | :---: |
| Input Voltage: 90V |  |  |  |
| 2.83 | 5 | 56.6 | 245 |
| 37.64 | 46.18 | 81.51 | 236 |
| 74.98 | 93.54 | 80.16 | 228 |
| 112,49 | 146.23 | 76.93 | 224 |
| 149.78 | 205.4 | 72.92 | 223 |
| Input Voltage: 115 V |  |  |  |
| 2.74 | 6 | 45.6 | 313 |
| 37.64 | 47.42 | 79.37 | 306 |
| 74.94 | 93.72 | 79.97 | 298 |
| 112.55 | 143.73 | 78.31 | 293 |
| 149.86 | 197.9 | 75.73 | 291 |
| Input Voltage: 130 V |  |  |  |
| 2.76 | 6 | 45.94 | 360 |
| 37.64 | 48.31 | 77.91 | 349 |
| 74.94 | 94.25 | 79.51 | 340 |
| 112.37 | 143.3 | 78.42 | 335 |
| 149.75 | 195.83 | 76.47 | 332 |
| Input Voltage: 180V |  |  |  |
| 2.82 | 6 | 47.08 | 247 |
| 37.5 | 45.91 | 81 | 234 |
| 72.96 | 92.16 | 79.16 | 225 |
| 112.7 | 142.32 | 78.95 | 221 |
| 150 | 199.9 | 75.04 | 222 |
| Input Voltage: 230V |  |  |  |
| 2.74 | 7 | 39.12 | 318 |
| 37.5 | 47.11 | 79.6 | 305 |
| 74.94 | 92.71 | 80.84 | 296 |
| 112.55 | 141.49 | 79.55 | 290 |
| 150.04 | 193.6 | 77.5 | 287 |
| Input Voltage: 265 V |  |  |  |
| 2.76 | 7 | 39.43 | 366 |
| 37.5 | 48.24 | 77.73 | 355 |
| 74.94 | 93.54 | 80.11 | 345 |
| 112.52 | 141.71 | 79.40 | 339 |
| 149.77 | 192.51 | 77.8 | 336 |

Table H.5: Measured efficiency, input and output power and bulk capacitor voltage across the input range for passive PFC method

| Output Power/W | Input Power/W | Efficiency/\% | Bulk Capacitor Voltage/V |
| :---: | :---: | :---: | :---: |
| Input Voltage: 90 V |  |  |  |
| 2.85 | 7 | 40.67 | 394 |
| 37.69 | 54.16 | 69.58 | 392 |
| 74.94 | 101.14 | 74.1 | 390 |
| 112.64 | 151.60 | 74.3 | 387 |
| 149.85 | 204 | 73.46 | 382 |
| Input Voltage: 115 V |  |  |  |
| 2.85 | 8 | 35.58 | 394 |
| 37.74 | 53.7 | 70.27 | 392 |
| 75.02 | 100 | 75.02 | 390 |
| 112.58 | 149.13 | 75.49 | 387 |
| 149.81 | 200.43 | 74.75 | 383 |
| Input Voltage: 130 V |  |  |  |
| 2.85 | 11 | 25.88 | 394 |
| 37.74 | 53.57 | 70.44 | 392 |
| 75.02 | 99.66 | 75.23 | 390 |
| 112.58 | 148.41 | 75.86 | 387 |
| 149.81 | 199.22 | 75.2 | 383 |
| Input Voltage: 180 V |  |  |  |
| 2.85 | 13 | 21.9 | 395 |
| 37.74 | 52.22 | 72.26 | 393 |
| 75.02 | 98.98 | 75.80 | 391 |
| 112.58 | 147.11 | 76.53 | 387 |
| 150.01 | 197.1 | 76.11 | 384 |
| Input Voltage: 230 V |  |  |  |
| 2.85 | 14 | 20.33 | 397 |
| 37.74 | 52.14 | 72.38 | 394 |
| 75.02 | 97.98 | 76.57 | 391 |
| 112.58 | 146.35 | 76.93 | 388 |
| 150.01 | 195.97 | 76.55 | 385 |
| Input Voltage: 265 V |  |  |  |
| 2.85 | 7 | 40.67 | 397 |
| 37.74 | 51.41 | 73.40 | 394 |
| 75.02 | 97.37 | 77.05 | 392 |
| 112.58 | 145.54 | 77.35 | 389 |
| 150.01 | 195.16 | 76.87 | 385 |

Table H.6: Measured efficiency, input and output power and bulk capacitor voltage across the input range for boost converter cascaded with a forward converter method

## Appendix I

## Publications

1. Comparison of Two Single-Stage PFC Topologies with Conventional PFC Solutions for Low Power Isolated Supplies, E.M. Lord and D.E. Macpherson. Presented at EPE 2003 in Toulouse France.
2. A New Single-stage PFC Converter Based on the Forward Converter with a Low Frequency Switch, E.M. Lord and D.E. Macpherson. Presented at PEMD 2004 in Edinburgh Scotland.

# Comparison of Two Single-Stage PFC Topologies with Conventional PRC Solutions for Low Power Isolated Supplies 

E.M. Lord and D.E. Macpherson.<br>School of Engineering and Electronics,<br>University of Edinburgh,<br>Edinburgh,<br>Scotland, UK.<br>Phone: + $441316505629 \mathrm{Pax}:+44131650654$<br>E-mail: Edwardhordほee ed.ac.uk

## Acknowledgement

This work would not of been possible without the help of Minebea Electronics (UK) Lit and Dr J.M. Leisten of the same company.

## Keywords

Converter circuits, DC power supplies, Power Factor Conection, Switch mode power supplies.


#### Abstract

The comparison of two promising single-stage PFC topologies, the bi-ferward and high frequency current scurce single stage power factor corrector, with cenventional power fator correction ( PFC ) solutions is presented. The two new tapologies are briefly introduced. The comparison considers efficiency, component stress, cost, and ability to meet IECLOOO-3-2 class D.


## Introduction

In Eumpe and Japan it is now a requirement for a SMPS connected to the line, to meet EN 61000-3-2 [1] standard and it's Japanese equivalent. The standand sets strict limits for hamnonic content of the input current of a power supply. The stristest part of the regulation is for equipment such as personal computers (PC), which are specitically elassified as class D [2]. To meet the regulation, nomally either passive filtering using a large inductance as in figure 1 or a boost pre-regulator as in figure 2 is placed in frant of the main converter. These two methods are either bulky or component intensive and are often considered expensive. Recently nany single-stage PFC topologies have been proposed in an attempt to address these problems, with warying degrees of success. Two of the more promising singlestage PFC topologies, the bi-forward and CS S PFC converters, have been selected and examined, and compared to the two conventional PFC solutions. Areas of interest are efficiency, ability to meet EN $61000-3-2$, component stresses and cost. The comparison is carried out with the application of a 1504 forward converter based pe power supply in mind.

## Passive Filtering PFC



Figure 1: Passive PFC using a large smoothing chake and a forward converter

Shown in Figure 1 is a passive PRC scheme. When operating from the low voltage range the switeh is elosed and when operating from the high voltage range the switch is open. Incuctor $L_{1}$ increases the charging time of the bulk capacitors $C_{1 / 2}$ and $C_{B 2}$. The inductor $L_{1}$ is normally constructed on an iron laminated core. For a 150 W output power supply typically each winding of $L_{1}$ is 9 mH and the core size is an EI42. This method can only just meat the regulations and is bulky, but it is simple and inexpensive.

## Two Stage PLC



Figure 2: Forward Converter with PFC Boost Pre-Regulator

The two stage scheme is shoun in figure 2 implemented using a boost pre-regulator for current shaping cascaded with a forward converter to control the output woltage. The inducter $f_{1}$ is typically aperated in continuous conduction mode ( CM ) and is controlled so that the inpul curreat follows the input voltage hence producing an input current which is nearly sinusoidal with low harmonic content. The voltage on $C_{g}$ is moderately tegulated at about $4 n 0 \mathrm{~V}$, unlike many single stage topologies. Unfortunately this method requires the addition of an additional converter with many extra components: such as $S_{2}, L_{1}, D_{4}$ and associated control circuitry increasing cost. Efficiency is also reduced as the throughput power is processed twice, even though each stage is highly efficient $(80 \%$ to $90 \%)$ and can be optimised to its cown task.

## Bi-Forward Converter



Figure 3: Bi-Forward Converter

The concept for the bi-farward, shown in figure 3 (without $I_{1}$ ), was initially proposed in [ 3 ] based on a dyback converter. The bi-forward was developed and improved upon in [4, 5]. The basic idea is that there are two comersion paths. One is from the input directly to the output via winding ${ }^{1} 1 \mathrm{a}$ and is used to supply the output when the input wollinge is high. When the input voltage is low (clase to the zero enossings) the output is supplied from the bulk capacitor $C_{n}$ via windings $H_{1, t}$ and $W_{1} h_{b}$ Capacitor $C_{3}$ is peak charged. The percentage of energy delivered directly to the load is determined by the turns ratios between $\sum_{1 A}$ and $N_{1,8}$. The converter proposed was not designed to meet class D regulations.

Improvements to the current: shaping parformance were suggested in [6] with the addition of an inductor $L_{1}$ after the diode bridge, which enabled the converter to meet the class D regulations with greater


Pigne A: A: Curnent waveforms when input voltage is low B. Current waveforms when input woltage is low
ease. [6] also converts the primary transformer windings into a single winding with a centre tap. This final version is shown in figure 3. The addition of $L_{1}$ changes the way the power to the output is delivered. During the zero crossings the output is supplied entirely fiom $\mathrm{O}_{B}$. At low input woltages, as shown in figure 4 A the dexice $S_{1}$ is turned an at in and the curnent in $L_{1}$ maps up from zero. This current also fows in $V_{1 . A}$ of the transformer suppling the output. This is topped up by supplying the remaining output power from the capaciter $C_{3} s$ via diode $D_{0}$ and both parts of the fransformer primary.
 never rises high enough to supply the output on its own. At $t_{1}$, $S_{1}$ is turned off and the current in $L_{1}$ is discharged into $C_{r}$ until $t_{2}$.

In figure $4 B$ the input woltage is high. The current in $L_{1}$ ramps up quickly from to when $S_{1}$ is turned on. Again the output current is topped up by current from C $B_{1}$. At th the current in $L_{1}$ equals the current in $E_{2}$ (seen through the transformer) and the two connect in series supplying the complete output power directy from the input. At $s_{2} S_{1}$ is turned off and $L_{1}$ discharges into $C_{b}$ until $t_{3}$. In [6] there is a third operation stage where $L_{1}$ goes into CCM, but the converter that was built for this irvestigation does not operate in this mode. The expected input current shape is shown in figure 5 which was masured when the conserter was oparating at 130 W input.


Figure 5: Measured half load input woltage (top), inpat current (middle) and bulk capacitor voltage (bottom) at 130 V input for the bi-formard circuit

This topology is attractive as it maintains the voltage on Cl at a reasonable level close to the patk of the mains and as PFC is achieved as a consequence of supplying the output directly from the line irput. A further advantage is the small number of additional components required: three diodes, a small inductor and a redesigned transformer primary to include a centre tap. No additional control circuitry is necessary.

## Current-Source Single-Stage PFC Converter (CS SPFC)



Figure 6: Forward Based CS $\mathbf{S}^{2} \mathrm{PFC}$ Converter with Voltage Doubler linput

The lasio scheme for the CS $S^{2}$ PFC converter without woltage droubling was introduced in [3, 8]. The scheme is the practical implementation of a loss free resistor and a voltage source. The voltage doubler sheme is added in [9] and the complete converter is shown in figure 6 . When the switch is open the A side is in series with the $B$ side and is operated off the high voltage range. When the swith is closed the two sides work independently and the converter is supplied from the low voltage range. When $S$ is turned on there is alreaty a current flawing in $h_{1}$. A negative woltage is applied acnoss $H_{4}$, causing the current in $L_{g}$ to rise (at the same time current in $D_{5}$ falls). When the current in $L D$ reaches the current in $L_{1}$ the two connect in series and all the curent flows in the $L_{0} 0$ path. When $S_{1}$ is turned off the current in $L_{0} g$ starts to fall and the eurrent in $L_{1}$ commutates back into $D_{3}\left(L_{0} y\right.$ path and the $D_{2}$ path share current until the current in $L b$ reaches zero). This procedure rectuces the cuty ratio seen by $f_{i 1}$ and so helps to keep the moltage on the bulk capacitors reasonably low at about 400 y at light load.

The advantages of this topology are that the woltage on the bulk capacitors remains reasonable over a wide power range and it produces sn acceptable input current waveform. Also the voltage doubler input allows the transfomer to operate with a narrow primary voltage range. The CS S ${ }^{2} \mathrm{PFC}$ converter is also shown to be promising in [10] where it is compared to a CCM boost pre-regulator seheme at 450w.

## Experimental Circuit Specification

To enable the comparison to be carried out the two single-stage topologies, the bi-forward and CS $\mathbf{S}^{2} \mathrm{PFC}$, as well as a conventional forward with either a passive or tektive-boost pre-regulator have been tested. The test ciruits were developed using a mixture of analysis to determ ine values far key cirauit parameters and simulation to verify operation. The specifieations for the test circuits are:

- Up to 150 W gutput at 5 V 20 A and 12 V 4 A .
- Input supply is both the 90 to 130 y and 180 to 265 y ranges.
- Ability to conform to IEC1000-3-2 class $D$ trom 75 W input to full load input power (when supplying 1 sow output).
- Circuits are as similar as possible.

In the passive PFC and two stage PFC ciruit the values af the key forward converter components arer transformer $N_{1}, N_{3}-44$ turns, $N_{2} 5 V$ output -5 turns, $N_{2} 12 \mathrm{~V}^{2}$ output -7 turns; Semiconductor
devices $S_{1}$ - MOSFET gO0V; $D_{2}, D_{5} 5 \%$ output - 100V 20A Schottky diodes; $D_{2}, D_{3} 12 \mathrm{~V}$ output 406 SA diodes. The passive filter for the passive PFC circuit onsists of $C_{B 15}, G_{B 2}-330 \mu \mathrm{~F} 250 \mathrm{~V}$ and a 9 mH per winding $\left(L_{1 A}\right.$ or $\left.L_{1 R}\right)$ PFC incuctor on an iron laminated El42 core. The baost pre-regulator consists of $\left.\mathrm{C}_{\mathrm{e}}-1004 \mathrm{~F} 450 \mathrm{E} ; \mathrm{L}\right]-1 \mathrm{mH}: \mathrm{S}_{2}-\mathrm{MOSFET} 500 \mathrm{Y}: D_{4}-600 \mathrm{~V} 8 \mathrm{~A}$.

The differences in the bi-forward are $N_{1 A}, N_{1 E}, N_{3}-22$ tams, $S_{1}$ - MOSFET $1200 \mathrm{~V}, D_{2}, D_{3} 5 \mathrm{~V}$ output - 200 V 20 A diodes; $C_{0}$ is made $4 \boldsymbol{y}$ trom two $330 \mu \mathrm{~F} 250 \mathrm{~V}$ capacitors connected in series: with additional components $D_{4}, D_{5}, D_{\mathrm{S}}-1000 \mathrm{~V} 8 A$ diodes and $L_{1}-20_{\mathrm{L}} \mathrm{H}$. The differences in the Es $S^{2}$ PFC are $N_{2} 5 \mathrm{~V}$ butput -3 turns: $N_{2} 12 V^{\prime}$ output -7 tums; $S_{1}-\mathrm{MOSFET} 1000 \mathrm{~V}$, with additional



All circuits are operated at a switching frequency of tokktz.
Nomally the boost pre-regulator, bi-forward and the $\mathrm{CS} \mathrm{S}^{2} \mathrm{PFC}$ would require a filter on the input to remove switching frequency noise, but since the test circuits are being operated from a transformer isolated AC souree, the transtomar and a $1 \mu \mathrm{~F}$ on the DC side of the diode bridge rectifier is used instead. The two single stage topologies also have a RCD snubber aeross the MOSFET to reduce turn off losses.

## Design Considerations

The following considerations were used to design the single stage converters. The basic formard comerter design from above was used as the start point for the designs.

## Bi-Forward

The bi-forward design was initially proxuced for the version of the converter without $f_{i}$ (this was to see if that version was able to meet the regulations. $L_{1}$ was added after it was confirmed the circuit would not comply). Transformer prinary turns $y_{L}$ for the forward converter is 44 . This was split in
 would produce a reasonable inful eurrenty. This design means that the change ower between direct power transfer from the supply and the bulk capacitor accurs when the input is at 1639 (input woltage $230 \mathrm{~V})$ or 188 V when operating of 265 V mains. This gives a total voltage of about $3>375 \mathrm{~V}=1125 \mathrm{~V}$ (peak of the mains at 265 V imput) acnoss the MOSFET during transformer reset requining the use of a 1200 device. When supplying the output directly from the mains the voltage sean arross the freewheel diode $D_{3}$ is $W_{3} / N_{1 \times 4} \times 375 V^{*}=85 \mathrm{~V}$. This is high, so it was decided to use 200 y normal diodes for the 5 V output for safety, instead of the 1 env sehottiky diodes as used for the forward converter. This will inctease loss. The maximum woltage seen across $D_{1}$ and $D_{i s}$ is the bulk capacitor voltage, about $375 V$ (during the zero crossings). The maxinum woltage seen by $D$ is $2 \times$ Vex when the input woltage is zero giving about 750 V . Due to this high voltage on $D_{5} 1000 \mathrm{~V} 8$ a diodes were used for all three. Using these over rated diodes will not have much effect on cost or efficiency. From a cont point of wiew the high volage MOSFET is a key factor and the use of nomal diodes on the 5 V output is a key factor from an efficiency point of view.

## $\operatorname{CSS}^{2} \mathrm{PFC}$

To allow $L_{\rho} \rho$ to have enough time to ramp up to the current in $L_{1}$ the turns on the transformer secondaries ware reduced to 3 turns on the $5 V$ output and 7 turns on the $12 v$ output so as to increase the duty cycle. The voltage acmss $C_{\$ 3}$ and $C_{t s}$ is expected to be about 420 V at worst, hence the MOSFET will need toberated for at least twice that, 850 y , a 100 V device was used. The possible voltage across the
 which is about 525 V . Since 1000 V diodes were already available these were used for DAA through to $D_{2}$. $h$. $n$ was chosen following the method set out in [ 9 ] which produced a walue of $25 \mu \mathrm{H}$, this was increased to $40 \mu \mathrm{H}$ from experimentation. $E_{1}$ was set to $100 \mu \mathrm{H}$.

The boost pre-regulator was developed following an Unitrode application note [11] and the passive filter inductor was taken from a 150 W commercial poxer supply.

## Comparison of Results

## Harmonic Content

Shown in figures 7A. 3B, 7C and 7D is the hammonie content for the four circuits at 230 V and 100 V at full load input power, and 230 Y and 100 V at 75 W input power. At full input power all four circuits pass at both voltages, but at $75 w$ the $\mathrm{CS} \mathrm{S}^{3}$. PFC . circuit exereded the regulation limits from the 5 th to 13 th harmonics at 230 V input and on the 3 th and 9 th hamonic at 100 V input. The lowest input power al which the CS $S^{2} \mathrm{PFC}$ circuit complied was at 100 W input power at 230 V and at 97 W input power at 100 y input. The two stage circuit passes each harmonic with very low harmonic current whereas the other topologies are much claser to the harmonic limit.


Figure 7: A. Harmonic content at fill load (about 198W) input power at 230V, B: Hamonic content at full load (about 203 W ) input power at 100 V , C. Harmonic content at 75 w input power at $230 \mathrm{~V}, \mathrm{D}$ : Harmonic contert at 75 W input power at 106 V .

## Current Waveform

In figures $8 \mathrm{~A}, \mathrm{SB}, \mathrm{SC}$ and 8 D ane shown the input entent waveforms at 230 V and full power. As can be seen the current waveform does not have to be particularly sinusoidal to pass the clasa D regulation. The two stage with boost converter pre-regulator has the best current shape, shown in figure 8 , which is almost sinusoidal. The passixe solution, shown in figure 8 a has quite a narros cenduction angle and as can be seen is suffering from a subhamonic aseillation. Even with this it still passes the ragulations. The $\operatorname{CS~}^{2} \mathrm{PFC}$ wayeform is shown in figure SC and is again showing a fairly narnow conduction mgle. It is also possible to see the different conduction modes of the imput current mentioned in [9]. The DCM part is at the beginning and end of the current waveform where the slope is shallow and the CCM part is the main part of the waveform. The bi-forward input cartent waveform is shown in 8 D
and has a wider conduction angle. The waveform is slightly triangular in shape. This was different to what was expected. The current waveform shown in figure 5 is similar to the waveshape predicted for thix inductor smoothed bi-forward: as pover and voltage increased the waveshape became more triangular, but the converter was still able to meet the class D regulation. The reason for the change in shape is that reflected secondary current seen by $\mathrm{S}_{1 A}$ is quite high ( $6-7 \mathrm{~A}$ ) at higher powers and at high woltage the duty is very norrow. This meant that the current in $L_{1}$ was not able to reach the reflected load current, hence the change in shape.


Figures: A: Measured fall load bulk capacitor voltage top trace, input voluge (2nd from top), input carrent (3rd from top) and vollage drain sounce of the MosFET (bottom) at 236v input for passive filter circuit, F: Measured full load input woltage (top), inpuit current (botom) and bulk capacitor voltage (middle) at 230 V input for the two stage circuit. C: Measured full load input voltage (top), input current (middle) and gate drive signal (bottom) at 230 V input for $\mathrm{CS} \mathrm{S}^{2}$ PFC circuit; D: Measured full load input voltage (top), imputcurent (bottom) and bulk capacitor voltage (midde) at 230V input for the bi-forward circuit.

## Efficiency

Figures 9 A and 9 B show the efficiency of the four converters across a wide ouput power range from about 37 w output to 150 W output for input soltages of 115 V and 230 V . The passive filter PFC and forward converter shows the best effieiency of around $80 \%$ fer both voltages. The CS SPFC and the two stage are both showing efficiencies of about $75 \%$. This result confirms the result from [ 10 ] that
the $\operatorname{css} \mathrm{SFFC}$ and the twostage will have sinilar efficiencies. The bi-forward is showing an efficiency of about $70 \%$. The reason for this is the use of standard diodes on the 5 v output instead of schottky diodes which are used in the other circuits. The reason for using nomal diodes was explained in the design considerations section. If schottky diodes could be used in a future dexign the efficiency would becomparable with the $\operatorname{CS} \mathrm{S}^{2} \mathrm{PFC}$ and two stage approach. It is worth remembering that the twa single stage topologies are fitted with RCD snubbers to reduce MOSFET turn offlosses.


Figure 9: A: Measured efficiency with input woltage at 115 V , B : Measured efficiency with input moltage at 230 V .

## Bulk Capacitor Voltage

In figure 10 the variation of voltage across the bulk capacitors as the power increases is shown. The two stage bulk capacitor voltage stays wirtually constant in a 16 V range between 395 V and 385 V , showing a small decrease as the converter is loaded up. The passive PFK has the lowest bulk capacitor woltage range from 366 V at light land to 355 V at full load. This variation happens as the resonant
 ranges from $408 v$ at light laad to 376 y at full load which is close to expectation. The bi-forward has a voltage of abou 386 V from witually no load to 37 W output; the voltage then jumps to 426 v at half power reaching a maximum of $430 \vee$ at $3 / 4$ of full load falling slighty at full lead. The bulk capacitor wollage for the bi-forward was expected to stay close to the peak of the mains al about 380v. This is due to the same reason as explained in the current shape section. An alternative design with $\hat{M}_{1, i}$ set to 32 tums and $N_{1.8}$ set to 12 turns was also tried out. This design did have bulk capacitor voltage close to the peak of the mains at 330 V when operating with a 230 V input, but it did not meet all of the harmonic tests.


Figure 10: Measured builk capacitor woltage with input voltage at 265 y

## Component Stress

Shown in table I are the measured voltage stresses for the MOSFETS and diodes. The voltage on the switches in the bi-forward is lower than expected as the MOSFET snubber circuits were resetting the transformer instead of the tertiary winding. The snubber circuit was also resetting the transformer in the $\operatorname{css}^{2} \mathrm{PFCC}$. The 5 V diode voltage for the bi-forwad is slightly higher than expected ( 85 V ) since the bulk capacitor veltage is higher than expected.

| Device | Bi-forward | CS $^{2}$ FFC |
| :---: | :---: | :---: |
| $S_{1}$ | 830 | 850 |
| 5V diodes | 100 | 29 |

Table I: Voluge stress on key semicenductor components

## Cost

Shown in table II is the nomalised cost of the four conwerters, the passive with forward converter is the base value at cne, the rest are compared to this.

| Converter | Cost |
| :---: | :---: |
| Passive | 1 |
| Boost | 1.39 |
| CS $^{2} \mathrm{PFC}$ | 1.46 |
| Bi-Forward | 1.455 |

Thable Il: Costs of the converters compared to the passive filtering with forward convertar
The passive solution came out cheapest, with the toust convetter second even with all those extra components. The two single stage topologies are about the same and are the most expensive. The main reason they are the most expensive is that they both have high voltage MOSFETS 1000 y and 1200 V compared to the 900 V device in the forward converter'). If RCD snubber transformer reset is used instead of tertiary winding reset then the same MOSFET as in the normal for ward comverter could be used and there cost would be comparable to the passive with forward converter method.

## Conclusion

From the results it seems that the passive with forwand conwerter has the best efficiency and lowest cost and is able to meet the class D regulations. The boost pre-regulator scheme is most likely to complicated for a 150 W power level. The two single stage topologies have come out worse being the most axpensive, the bi-forwand least efficient and the CS S ${ }^{2}$ PFC not able to meet the regulations over a wide power range. If the two single stage topologies were built using snubber transtormer reset and with minor redesign to keep capacitar voltage lower they would most likely start being competi tive with the passive with converter solution. Single stage topologies with the improvements are also hetter suited to applications where compliance with the regulations is only required at certain power and not a wide pwor range.

## References

[1] EN 1000-3-2. Electromagnetic Compatibility (ENC) Part 3. Limits Section 2. Linits for Harmonie Current Emisxions Equipment Input Current per phasei. 1905.
[2] Final Dralt ENG1000-3-2 Electromagnetic Compatibility (EMC) Patt 3-2: Linits - Limits far Harmonic Current Emissions (Equipment Input Currents up to and Including 16 A per Phase) . March 2000.
[3] O. Garcin, J.A. Cobos, P. Aleu, R. Pristo, and J. Uceda. A Simple Single-Switch Single-Staye ACDC Converter with Fast Output Voltage Regulation. Power Elerwonice Sporiailiste Confermos (PESC), pages 111-116.1999.
[4] O. Gancia, J.A. Cobos, R. Prieto P. Alou, and J Voata Simple ACDC Converters to meet IEC1000-3-2.

[3] O. Garcia, C. Fernandez, R. Prieto. d.A. Cubos, and J. Uceda. Design Trade Offz of Bi-Flybask and Bi-Fonard ACiDC Converters to Comply Low Frequency Harmonic Requation. Power Elochones Spernists Comberme (PESC) 2000.
[6] Q. Zhae, E.C. Lee, and J. Qain. Single Switch Parallel Power Fatar Correction ACDC Converters with
 2002.

 (ADEG), pages 461~467. 1998.
[8] I. Sebastian. M.M. Hernando, D. Diaz, and A Fontan. A New Input Current Shaping Teehnique using Converters Operating in Continuous Conduction Mode. Power Dentremics Sperioidets Conference (PESC), maze 1330-1336. 1998.
[19] J. Zhang, FK. Lee, and M.M. Jowanovic. Study and Analysis on a High Frequency Curment-Souros Single-

[10] J. Zhang. FC I.ee, and MM. Jovanomic. Design and Evaluation of a 450 W Single Stage Pawer Enctar

[11] PC. Todd UC 3854 Controllet Power Fantor Correction Gireut Design.

# A NEW SINGLE-STAGE PFC CONVERTER BASED ON THE FORWARD CONVERIER WITH A LOW FREQUENCY SWITCH 

E.M. Lord and D.E. Maepherson.<br>School of Engineening and Electronics, Uniwersity of Edinturgh, Scotland, UK. Edsand.Lordaee.ed. ac.uk, Ewen.MacphersonQee.ed.ac.uk, Fax: + 441315505554

Kaywords Comecter circuits, [iC power supplies, Fower Factar Correction, $5 \%$ m thin mode porer supplies


#### Abstract

In this paper a nexs single-stage FFC topology, to meet lece 6 L000 $-3-2$, bsed on the forsard converter with a low frequency switch is presented. The proposed comberter is simple and suffers fom lower component stremse than other singlestage PEC converters. Due to this it is erpeated that the converter will oparate with higher conksision efticieney and lower eost. The harmanic content of the input cument, efficiency and component stress are invertigated.


## 1 Introduction

In recent years many new so-called single-stage PEf topologies have been introduced. The gim of these comreiters is to meet LEC bIDOD -3-2 and supply the ontput load with good ontput voltage regulation in a single power atage. These types of comenter are intended for lowimedium puxrer supplies.

One of the more promising topalogies is the bi-formand introduced in [ L], but this could only meet the elass A part of the regulations. Also it suffers from high voltage and surrent stress (whencompared to a forwand correrter) on the the wainswitch passitily requiting the we of a MOSFET mated up to LZOQV. Snch a highly rated device is tequired when nsingtertiary winding trans former reset as the primary winding in the transfomer is centre kapped, hence during reset three times the bolk capacitor sultage will be seen acrues the switch if all thee windings have the same mumer of turns. In [3] an inductor was added onto the fuant end af the conveiter, which enabled it to pass the class D regulations, bnt in [2] this was showen bo suffer fiom high roltage stress on the bulk capacitor and main switch.

To try ank improve on this poor voltage and curent atress performaner an new eomenter topolagy, show in figure 1 , is pro-


Figute 1: Forwand comenter with additional low frequensy switeh in series with the bulk capacitior. $S_{2}$ can also be an LGBT.
posed in this paper naing a boy fiequency switsh added onto a forwand comerter: The sim of the low fueqnency suritch tor the additianal transformer winding in [1] ) is to prowide an method of relessing energy stored in C.B to the ontput when the imput voltage is low. This comverter should have the same ability to meet LEC $61000-3-2$ as the bi-formand in [1] and only meet clase A.


Figune 2: Foward converter with additional low frequency switch in series with the bulk capacitor and an input inductor: $S_{2}$ can also be an $1 G B T$.

Figure 2 shews the proposed conventer with additional input indoctor E1. This version is expected to meet class $D$.

## 2 Operation

2.1 Operstion of Low Freguency Switch $S_{2}$

5 witch 53 is tumed on and off by on comparator looking at the


Figute 3: ©ontrol of the low frequency ssitch wing a simple comparator
input voltige of the converter as shown in figure 3. When the input voltage is low, $S_{2}$ is on and the output is supplied oompletely from $\mathbf{C}_{\mathrm{z}}$. Switch $S_{1}$ is switching at a high frequency ie.g. $100 \mathrm{kHz} \mathrm{z}^{\text {j }}$, and high frequency amrent pulses flow through $S_{2}$, bot 5 ? stays on all the tirme. When the voltage at the input rises above the voltageset for the comparator, $S_{2}$ will turn oif. The output load is now supplied ditactly from the line. The duty ercle for $S_{1}$ will reduce as the line voltage tiast to beep the output seltage constant.

### 2.2Operation or The Conventer with I mput Inatuctor $\Sigma_{1}$

If $I_{1}$ is not firted the bulk eaparitor $C_{E}$ is pealk charged in the normal manner of a eapasitor smothed diode bridge rectifier and the comerter draws the same shape enorent as the biformard in [1]. With the adition of $E_{1}$ the recharging of $\varepsilon_{S}$ is spresid ont ancoss the whole period that $\Sigma_{2}$ is turned off. Figore + shows the curment waveform far $Z_{1}$ speusting in discontimuous canctuction mode I [IC.MI) with $I_{2}$ operating in continwous condmetion icCMi during the off period of $S_{2} . \Sigma_{1}$ could also be operated in OCM.

At $t_{0} S_{1}$ is turned on the full lime voltage is appliad accoss $\Sigma_{1}$ and the cutrent ramps up. At $t_{5}$ the curtent in $\Sigma_{1}$ reaches the reflected current in $\mathcal{E}_{2}$ and the two indixtors connect in senies though the transfonmer and energy is transtemed to the secondary side of the circuit. At $t_{c} S_{1}$ is tumed off and $L_{1}$ diacharges into $E_{z}$ until $t_{d}$ when the current in $L_{1}$ reaches zero.

## 3 Design Considerations

## 3. 1 Bastic Converter

The main design parameter for seitigg the conduction time of the input coment and the magnituds of the bolk capacitor recharging current is the turn on and off soltage of switch $S_{2}$. Another is the turns ratio of the transformer which will deter-


Figure 4: Cmrem in $\mathcal{E}_{1}, S_{1}$ and $D_{1}$ for one ssitching crele
mine the voltage and cument stresser in key compunems and the doty syele.

The minimom woltage $V_{52 n i n}$ that $5_{2}$ can be properily opersted is

$$
\mathrm{V}_{52 \mathrm{~min}}=\frac{\mathrm{v}_{1} \cdot \mathrm{~V}_{0}}{\hat{V}_{2} \cdot D_{\mathrm{mex}}}
$$

where $D_{\text {max }}$ is the maxinum duty cycle founally 0.5 for a formard comentet).

Figure 3 shaws how the duty cyole of the conventer chaisges over: a half line cycle. Where the plot is flat the output is supplied from $C_{E}$ and the cuvad part is where the surpur is anpplied direct fiom the line. It is nated that theve is a jump in the duts cycle at the swatching of $\mathrm{S}_{2}$, due to a sudden ehange in woltige seen at the thansfouner: which the comventien"s contraller has to iespond to unickly to keep the outpert woltage in regulation. In figur 5 the tum onand off waltage is $L+\infty$; if the torn on and off voltgge is increased the j tump in chuty cycle will be ratnced as the difference between bull capacitor voltage and input valtage at tum on and aff is iaduced.

Figure 6 shows that as the trin on and of coltage for $S_{2}$ increases input curremt condnction angle decreases. This can be translatat to give an indication of the filtered input current shape 35 shown in figures 7 and 8 .


Figuire 5: Duty cycle wariation over a line half cyele for a turn on and of rolthge of $1+0 \%$ for $S_{\text {? }}$,


Figute ?: Conduction angle of the input current as the turn on and off soltage of 52 increases

In figure. 7 where the input current condactian angle is long ( $113^{\circ}$ ) the condretion angle for supplying the output fiom the bulk capacitor is low $\left(67^{\circ}\right.$ ) which reduces the peak of the brilk capacitar recharging current. Wien the furn on and off woltage is high ? 000 p as in figure 8 the input current condiction angle is rextuced $\left(76^{\circ}\right)$ and the fulk capacitor supplies the output for longer making the peak of its rechaging curvent higher.

### 3.2 Comerter withluput Inductor $L_{1}$

In addition to the considerations for the basic comerter the effeet of adding indoctor $\Sigma_{1}$ neede to be considered. Figure 9 shows hasw various parts of the duty cyele change over a balf line syele when the comenter is aupplied from the line input.

One of the effects of ading inductor $L_{1}$ is that the balk cinpacitor $\hat{C}_{S}$ is no longer peak charged and hence the voltage requires analysis to predict its anerage valne. Eigure 10 shows how the calculated builk capreitor voliage varies. The woltage tises as the ontput power increases.

Figute 11 shous the predicted cument shape for a turn on and


Figure 7: Inpuicument wiveforin for $150 \%$ with $5_{2}$ turned on and off at $1+0$ v


Figure 8: Input cument wave form for 150 with $S_{2}$ turned on and off at 200 v
off woltage for $S_{2}$ of 230 v and $\Sigma_{1}$ as $20 \% \mathrm{H}$. Compured to figures $\bar{i}$ and 8 the waveform is smonthed ont and more bal anced about the cente of the time period. The praks at the ends of the viaveform in figurea 7 and $\delta$ will appear if the tom on and of voltage of $\Sigma_{2}$ is raduced.

## 3,3 Drbing of Switch Sn

The switich $S_{2}$ can be driven using several different methods, swih as uxing a level shift lC , gate pulse trant former or optoisolator with an independent power supply. The use of a aeparate power supply is not a problern as most comsenters in practice hase an anxiliary power supply to power iterns subh as the control cirevits. For the prototype converter presented in the nest section suritch $S_{2}$ is driven using a signal leiel shift $1 C$ and a bench sapply to power the floating side to represent an anxiliary power supply.

## 4 Experimental Verification

A prototype convertse with the following specifications has been built and tested.


Figite e: Variation of duty eycle for $S_{2}$ turned on and off at 230 y with $L_{1}$ as $20 \mu \mathrm{H} . \Delta D$ is the duty for the period $i_{i}$ to $t_{3}$. $D_{e f y}$ is the dury for the period to to $t_{c}, D$ is the orerall on duty for $s_{1}$ from $i_{0}$ to $t_{c}$ and $D_{j}$ is the discharge duty for $L_{1}$ from $i_{c}$ to $t_{u}$.


Figute 10. Yatiation of bulk capacitor voltage with load. for different torn on and off roltiges for $S_{2}$ of $1 .+0 \% .160 \%, 180 \mathrm{~V}$ 200 V and 230 V ! $I_{1}$ ans 304 H

- Dutput woltage and carent 5V, 0A-20A
- luput witage 180\%-265v

The bey component yalues ate; for the transformer $\mathrm{M}_{1}=$ $X_{y}=44$ and $x_{2}=5 ;$ the inductors $L_{1}=20 \mu \mathrm{H}$ and $L_{2}=1{ }_{2} \mathrm{f} H$. The switah $S_{1}$ is a MOSFET rated for wocv and $S_{2}$ is an ISET rated far 5000 . The diackes $D_{2}$ and $D_{2}$ are solottiky diodes.

The fuototype comenter can te configurad with or without the input indnetor $E_{1}$, and the input roltage at which $S_{2}$ turns on and off ean be adjusted using a variable resiator on the positive. input valtage civider of the comparator. The following set ups were tested;


Figute 11: Luputentent waveform for i00\% with $S_{2}$ tomed on and off at $230 v$ with $L_{1}$ as $20 \mu \mathrm{H}$

- $S_{2}$ tum onioff soltage as 230 V , and with $\Sigma_{1}$
- $S_{2}$ tum on/sff yoltage at 230 V , and without $L_{1}$
- $S_{2}$ tum onioff soltage at $1+0 v$, and without $E_{1}$

On the input of the piotatype conretter a filter torned from a $1.1+\mathrm{mH}$ inctuctance and 1 mE capacitance have bsen added to filter out the discontimworswitching fiequency current puleza.

### 4.1 Harmonk Comtent of linput Current

Figure 12 thowa the imput RMS eurtent harmonic lesels for the odd hamonies up to the 19th hammonic companed to class A. The even harmonies for all throse converters was very low and hense they are not shawn. All thee veisions of the converter passed all the chass A. limits by a. wide margin as figure 12 shows.


Figite 12: Inpot coment odd hamoniss up to the 19th harmonie for the three converter valiations compared to the class A limits

Figure 13 shaws the input RMS conteut harmonie levels for the odd harmonics up to the lith hamonic comparedto elass $[$ for an input power of 127 W. The hatmonics for the the versions withaut $I_{1}$ are shown to compare them to the version with $L_{1}$.

The converter with the tum on and off of $S_{2}$ as 1 +OV fails class Q an the 7th, 11th. 13th, 17th, 19th, 23 rd and 29th hamomics and the veision with a $S_{2}$ tum on and off at $230 \%$ failed class D on the 11 th, 13 th, 15 th, 13 th, 19 th, 21 st, $23 \mathrm{ld}, 25 \mathrm{th} .27$ th and 29 th. Once $\varepsilon_{1}$ has been added to the vetrion with a $S_{2}$ turn on and off voltage sit 230 v the sometter only fails class D on the 13 th and 23 rd haumonics. Futher imvestigation is readed to reduce the level of the 1.3 th harmonic lharmonics a bove the 21 st are allowed to exseeded the regulation value by $50 \$$ if certain atherconditions are meit). This mapte achieved by inereasing the size of $\Sigma_{1}$ andior changing the turn on and off woltage of 52.


Figure 13: Input cuntent odd hannonise up to the 19th harmonic for the three converter vatiations compared to the class D limits for an input power of 127w

The additian of exen a small industance fonly $20 \mu \mathrm{H}$ was addad) on the fuont end of the comventer maduces the levels of the eurent harmonies quite considenably. The inductance is just extending the condoction time af each 5 switching ovele by adding the charging and discharging of itself on to the cuuent keing transferned to the outpur flowing thrangh $\Sigma_{1}$.

### 4.2 Jnput Cur rent Havelorms

Figure $1+$ showe the filtered inpot current waveform for the converter with $\Sigma_{1}$ and a tom an and off voltage fian $S_{2}$ of 230 w , and figure 1.5 shews the saure conveiter, but withont $\Sigma_{1}$. The current wayeform in figure $L+$ is amosther than that in figune 15 and does not suffer from cises in curient close ta tumon or off to the same exteun. Figure 16 where torn on ar off is 140 V ahows this effert more clearly. Alao the peak; patt of the waveform is more spread ont when $L_{1}$ is fitted. Eigute 16 when compared to the waveform dinwn by the bi-forward is cery similar in shape.

### 4.3 Effictency and Component Stress

Figute 17 shows the efficiency for the converter with $S_{2}$ tuinon and off vol tage at 230 V with $\Sigma_{1}$ and figure 18 shoses the efficiency for the wine miter without $E_{1}$ with a $5_{3}$ woitage of $1+0 v$.


Figute 14: Input current with $\Sigma_{1}$ and a tum on and off woltage for $S_{2}$ of 230 Y . Top trace: bulk capacitor woltage, midale trace: input valtage and bottom trace: in put current.


Figute 15: Input corrent without $\mathcal{L}_{1}$ and a turn on and aff yoltage for 52 of 230 v . Top thace: balk capacitor woltage, iniddie trase: input woltage and buttom thace: output voltage fiom comparator:

The measured efficiency in teasonable being awound about $73 \%$ at full load and normal input voltage of $230 v$ for both versions of the comverter with and without $L_{1}$. This eould be improved with optimiation of the comelters.

The indnctor $L_{1}$ acts like an inducter in a bavst converter mising the tulk capacito noltige above the input veltage. Unlibe a baost converter the bulk: capisitor wolinge is uncontrol led Figure 19 shows how the ball capacitor voliage varies with output power for the maximum input voltage available from the test supply. Annilysis carried out predicts the peal voltage acioss Cs to be $30+\mathrm{y}$ when operating from a 365 F input. This qalue is acceptatis, being similar to that trepically seen on the bulle capacitor in a FEC boost pre-regolator. In the versions without $I_{1}$ the tull capacitor is only swer changed up to the peak of the supply valtage.

The bulk capacitorvoltage rises as the outpot poxer increases. This is the opposite to moast single-atage PFC topologies with a boost atyle inductor whete the woltage on the trulk capacitor cises increases at low powex. The bulk capacitor waltage


Fizutre 18: Loput current without $\Sigma_{1}$ and aturn on and off voltage for Sy of $1+0 V$. Top trace: inpot waltige, midfolle trace: input current and bottom trace: output voltage from the comparator


Figute 17: Efficiency acress the ontput power tange with $\mathcal{L}_{1}$ fitted and a turn on and aff woltage for $S_{2}$ of 230 y
changes so as to balance the ensrey in and out of the capacitor aver a half line cycle.

## 5 Conclusions

A single-stage PFC topology with a siuple operation has been presented. The converter will pass chass A and is very close to passing class [] with an inpot indoctor fitted The consetter has a reasonable balk capacitor voltage and efficiency. The comertel conld be nsed instend of passive filtering, redncing weight and wolume of a power supply.

## References

[1] U. Garcia, C. Fernance:, R. Fieta, J.A. Cobos, and J. Lleeda. Dexign Trade Offis of Ei-Fly back and Ei-Fownard ACIDC Convertera to Comply Law Froquency Hamonic Regnation. Pomer Electronics Specizlists Conterence (PESC) 2000.


Figure 18: Efficiency across the output poner tange without $L_{1}$ fitted and a tam on and off voltage for $S_{2}$ of $1+0 \mathrm{~V}$


Figitre 19: Eolk capacitor voltage measured with an input voltage peak of 313 y for the comenter with $L_{1}$
[2] E.M. Lond and D.E. Meperan Comparison of Two $5 \mathrm{ingle-5tags}$ PFC Tapologiex with Conventianal FFC SoIntions for Low: Powered lsolated Supplies. Ewropewn Power Electronics Confenenve \{EPE), 2003.
[3] Q. Zhao, E.C. Lee, and J. Qain. Single 5 witch Eamilsl Fower Factor Carrection $A C / D C$ Converters with Inherent Load Current Feadback. Appited Poures Electronics Conflexence (APEC), pages $270-276,3002$.

## References

[1] EN 1000-3-2 Electromagnetic Compatibility (EMC) Part 3. Limits Section 2. Limits for Harmonic Current Emissions (Equipment Input Current per phase). 1995.
[2] EN 1000-3-2 Electromagnetic Compatibility (EMC) Part 3. Limits Section 2. Limits for Harmonic Current Emissions (Equipment Input Current per phase). 2000.
[3] O. Garcia, J.A. Cobos, P. Alou, R. Prieto, J. Uceda, and S. Ollero. A New Family of Single Stage AC/ DC Converters with Fast Output Voltage Regulation. Power Electronics Specialists Conference (PESC), pages 536-542, 1997.
[4] N. Mohan, T.M. Undeland, and W.P. Robbins. Power Electronics Converters, Applications and Design 2nd Edition. John Wiley and sons, inc, pages 40-43, 1995.
[5] S.B. Dewan. Optimum Input and Output Filters for a Single Phase Rectifier Power Supply. IEEE Transaction on Industrial Applications, 17(3):282-288, May 1981.
[6] M.M. Jovanovic and D.E. Crow. Merits and Limitations of Full Bridge Rectifier with LC Filter in meeting IEC 1000-3-2 Harmonic-Limit Specifications. Applied Power Electronics Conference (APEC), pages 354-360, 1996.
[7] P.C. Todd. UC3854 Controlled Power Factor Correction Circuit Design.
[8] T. Oba, H. Muriabayashi, S. Murashi, and I. Takahashi. Single-Switch Buck-Boost Type Differ PFC Converter using Centre Tapped Transformer. Power Electronics Specialists Conference (PESC), pages 1822-1827, 1998.
[9] I Takahashi and R.Y. Igarashi. A Switching Power Supply of $\mathbf{9 9 \%}$ Power Factor by the Differ Recifier. INTELEC, 13, 1991.
[10] M. Madigan, R. Erickson, and E. Ismail. Integrated High Quality Rectifier Regulators. Power Electronics Specialists Conference (PESC), pages 1043-1051, 1992.
[11] K. Schenk and S. Cuk. A Single-Switch Single-Stage Active Power Factor corrector with Quality Input and Output. Power Electronics Specialists Conference (PESC), pages 385-391, 1997.
[12] M. Brkovic and S. Cuk. Automatic Current Shaper with Fast Output Regulation and Soft Switching. INTELEC, 15:379-386, 1993.
[13] M.M. Jovanovic, D.M. Tsang, and F.C. Lee. Reduction of Voltage Stress in Integrated High Quality Rectifier Regulators by Variable Frequency Control. Applied Power Electronics Conference (APEC), pages 569-575, 1994.
[14] J Qian, Z Qun, and F.C. Lee. Single-Stage Single-Switch Power-Factor-Correction AC/DC Converters with DC-Bus Voltage Feedback for Universal Line Application. IEEE Transaction on Power Electronics, 13(6):1079-1088, November 1998.
[15] M. Brkovic and S Cuk. Novel Single Stage AC to DC Converters with Magnetic Amplifiers and High Power Factor. Applied Power Electronics Conference (APEC), pages 447-453, 1995.
[16] W. Chen and F.C. Lee. Single Magnetic, Unity Power Factor. Isolated Power Converter with Ripple Free Input Current. Power Electronics Specialists Conference (PESC), pages 1450-1455, 1998.
[17] V. Tuomainen. A Passive Clamp Circuit for BIFRED Converter. Applied Power Electronics Conference (APEC), pages 658-663, 2003.
[18] R. Redl, L. Balogh, and N.O. Sokal. A New Family of Single-Stage Isolated PowerFactor Correctors with Fast Regulation of Output Voltage. Power Electronics Specialists Conference (PESC), pages 1137-1144, 1994.
[19] R. Redl and L. Balogh. Design Considerations for Single-Stage Isolated Power Factor Corrected Power Supplies with Fast Regulation of the Output Voltage. Applied Power Electronics Conference (APEC), pages 454-458, 1995.
[20] Y.S. Lee and K.W. Siu. Single-Switch Fast-Response Switching Regulators with Unity Power Factor. Applied Power Electronics Conference (APEC), pages 791796, 1996.
[21] M.H.L. Chow, Y.S. Lee, and C.K. Tse. Single-Stage Single-Switch Isolated PFC Regulator with Unity Power Factor, Transient Response and Low Voltage Stress. Power Electronics Specialists Conference (PESC), pages 1422-1428, 1998.
[22] M.H.L Chow, C.K. Siu, K.W.and Tse, and Y.S. Lee. A Novel Method for Elimination of Line-Current Harmonics in Single-Stage PFC Switching Regulators. IEEE Transactions on Power Electronics, 13(1):75-83, 1998.
[23] Y.S. Lee, K.W. Siu, and B.T. Lin. Novel Single-Stage Isolated Power-FactorCorrected Power Supplies with Regenerative Clamping. Applied Power Electroniics Conference (APEC), pages 259-265, 1997.
[24] Y.S. Lee and B.T. Lin. Adding Active Clamping and Soft Switching to Boost-Flyback Single-Stage Isolated Power-Factor-Corrected Power Supply. IEEE Transactions on Power Electronics, 12(6):1017-1027, 1997.
[25] J.Y. Lee, G.W. Moon, and M.J. Youn. Design of a Single-Stage ac/dc Converter for Low Power Level Applications. EPE Journal, 9(34):17-25, January 2000.
[26] A. Piethiewicz and D. Tollik. Single-Stage PFC Rectifier Topology. INTELEC, 1999.
[27] Y.K Cha, M.H. Ryu, B.C. Choi, and H.G. Kim. Single Stage AC/DC Converter with Low Conduction Loss and High Power Factor. Power Electronics Specialists Conference (PESC), pages 1362-1367, 1998.
[28] J.Y. Lee, G.W. Moon, and M.J. Youn. Design of High Quality AC/DC Converter with High Efficiency based on the Half Bridge Topology. Power Electronics Specialists Conference (PESC), pages 1054-1060, 1998.
[29] E. Rodriguez, F. Canales, P. Najera, and J. Arau. A Novel Isolated High Quality Rectifier with Fast Dynamic Output Response. Power Electronics Specialists Conference (PESC), pages 550-555, 1997.
[30] P. Kornetzky, H. Wei, and I. Bataresh. A Novel Single Stage PFC Converter. Applied Power Electronics Conference (APEC), pages 251-258, 1997.
[31] F. Tsai, P. Markowski, and E. Whitcomb. Off-Line Converters with Input Harmonic Current Correction. INTELEC, pages 120-124, 1996.
[32] Q. Zhao, F.C. Lee, and F. Tsai. Design Optimization of an Off-Line Input Harmonic Current Corrected Flyback Coverter. Applied Power Electronics Conference (APEC), pages 91-97, 1999.
[33] L. Huber and M.M. Jovanovic. Single-Stage, Single-Switch, Isolated Power Supply Technique with Input-Current Shaping and Fast Output-Voltage Regulation for Universal Input- Voltage-Range. Applied Power Electronics Conference (APEC), pages 272-280, 1997.
[34] L. Huber and M.M. Jovanovic. Design Optimization of a Single-Stage, SingleSwitch Input Current Shapers. Power Electronics Specialists Conference (PESC), pages 519-526, 1997.
[35] L. Huber and M.M. Jovanovic. Design Optimization of Single-Stage Single Switch Input-Current Shapers. IEEE Transaction on Power Electronics, 15(1):174-184, January 2000.
[36] L. Huber and M.M. Jovanovic. Single Stage Single Switch Input Current Shaping Techniques with Reduced Switching Loss. Applied Power Electronics Conference (APEC), pages 98-104, 1999.
[37] J. Sebastian, M.M. Hernando, P. Villegas, J. Diaz, and A. Fontan. Input Current Shaper Based on the Series Connection of a Voltage Source and a Loss-Free Resistor. Applied Power Electronics Conference (APEC), pages 461-467, 1998.
[38] J. Sebastian, M.M. Hernando, A. Fernandez, P.J. Villegas, and J. Diaz. Input Current Shaper Based on the Series Connection of a Voltage Source and a Loss-Free Resistor. IEEE Transactions on Industrial Applications, 37(2):583-591, March/April 2001.
[39] J. Sebastian, M.M. Hernando, D. Diaz, and A. Fontan. A New Input Current Shaping Technique using Converters Operating in Continuous Conduction Mode. Power Electronics Specialists Conference (PESC), pages 1330-1336, 1998.
[40] G. Hua. Consolidated Soft-Switching AC/DC Converters. US Patent No 5,790,389, August 1998.
[41] J. Zhang, F.C. Lee, and M.M. Jovanovic. An Improved CCM Single-Stage PFC Converter with a Low-Frequency Auxilary Switch. Applied Power Electronics Conference (APEC), pages 77-83, 1999.
[42] M. Shen and Z. Qian. A Novel High Efficiency Single Stage PFC Converter with Reduced Voltage Stress. Applied Power Electronics Conference (APEC), 2001.
[43] L. Chang and H. Liu. A Flexible and Low Cost Design for Flyback AC/DC Converter with Harmonic Current Correction. Applied Power Electronics Conference (APEC), pages 677-683, 2003.
[44] M. Maehara. Inverter Device for Stable, High Power Factor Input Current Supply. US Patent No 5,274,540, December 1993.
[45] J. Qian and F.C. Lee. A Highly Efficient Single Stage Single Switch High Power Factor AC/DC Converter with Universal Input. Applied Power Electronics Conference (APEC), pages 281-287, 1997.
[46] J Qian and F.C. Lee. A High Efficiency Single-Stage Single Switch High Power Factor AC/DC Converter with Universal Input. IEEE Transaction on Power Electronics, 13(4):699-705, July 1998.
[47] J Qian and F.C. Lee. Voltage-Source Charge Pump PFC AC/DC Converter. IEEE Transactions on Power Electronics, 14(2):350-358, March 1999.
[48] J Qian and F.C. Lee. Charge Pump PFC Technolgies Part 1: Concepts and Principle. IEEE Transaction on Power Electronics, 15(1):121-128, January 2000.
[49] D. O' Sullivan, M.G. Egan, and M. Willers. A Novel Single-Stage Low-Cost SoftSwitched Off-Line Converter with PFC. European Power Electronics Conference (EPE), 1999.
[50] D. O'Sullivan, M.G. Egan, and M. Willers. A Novel Single-Stage Off-Line Converter with PFC and Fast Output Votage Regulation. Applied Power Electronics Conference (APEC), pages 445-451, 2000.
[51] C. Qiao and K.M. Smedley. A Topology Survey of Single Stage PFC with a boost Type Input Current Shaper. Applied Power Electronics Conference (APEC), 2000.
[52] H. Watanabe, Y. Kobayashi, Y Sekine, M. Morikawa, and T Ishii. The Suppressing Harnonic Currents, MS Power Supply. INTELEC, pages 783-790, 1995.
[53] H. Matsuo, L. Tu, F.K. Urokawa, and H. Watanabe. A Novel Soft Switching BuckBoost Type AC-DC Converter with High Power Efficiency, High Power Factor and Low Harmonic Distortion. Power Electronics Specialists Conference (PESC), pages 1030-1035, 1998.
[54] G.W. Moon. Novel Single Stage Single Switch AC/DC Converter with Magnetic Energy Feedback Technique for PFC. IEE Proceedings Electric Power, 146(1):111116, January 1999.
[55] M. Daniele, P. Jain, and G. Joos. A Single Stage Single Switch Power Factor Corrected AC/DC Converter. Power Electronics Specialists Conference (PESC), pages 216-222, 1996.
[56] M. Daniele, P. Jian, and G. Joos. A Single Stage Power Factor Corrected AC/DC Converter. INTELEC, pages 256-262, 1996.
[57] M. Daniele, P.K. Jain, and G Joos. A Single-Stage Power Factor Correction AC/DC Converter. IEEE Transaction on Power Electronics, 14(6):1046-1055, November 1999.
[58] J. Sebastian, A. Fernandez, P. Villegas, M.M. Hernando, and S. Ollero. Design of an AC to DC Converter Based on a Flyback Converter with Active Input Current Shaper. Applied Power Electronics Conference (APEC), pages 84-90, 1999.
[59] A. Fernandez, J. Sebastian, F.F. Linera, L. Alvarez, and J. Arau. Single Stage AC-to-DC Coverter with Self Driven Synchronous Rectification that Complies with IEC1000-3-2 Regulations. Applied Power Electronics Conference (APEC), pages 105-111, 1999.
[60] A. Fernandez, J. Sebastian, P. Villegas, M.M. Hernando, and S. Ollero. AC-toDC Converter with Active Current Shaper. Applied Power Electronics Conference (APEC), pages 369-374, 1999.
[61] A. Fernandez, J. Sebastian, P. Villegas, and M.M. Hernando. One Stage, Fast Response, Buck Based Ac-to-Dc Converter with Active Input Current Shaping. Power Electronics Specialists Conference (PESC), pages 99-104, 1999.
[62] J. Sebastian, A. Fernandez, P. Villegas, and A.M. Penia. Steady-State Analysis of AC-to-DC Converters with Active Input Current Shaper Based on Delayed Forward Input. Power Electronics Specialists Conference (PESC), pages 105-110, 1999.
[63] J. Sebastian, A. Fernandez, P. Villegas, M.M. Hernando, and J.M. Alonso. A Unified Analysis of AC-to-DC Converters with Active Input Current Shaper. European Power Electronics Conference (EPE), 1999.
[64] J. Sebastian, A. Fernando, P. Villegas, M.M. Hernando, and S. Ollero. A New Active Input Current Shaper for Converters with Symmetrically Driven Transformer. Applied Power Electronics Conference (APEC), pages 468-471, 2000.
[65] A Fernandez, J Sebastian, P Alou, J.A. Cobos, and M Rascar. Low Output Voltage AC/DC Converter with New Scheme of Synchronous Rectification that Complies with IEC 1000-3-2 Regulations. Applied Power Electronics Conference (APEC), pages 686-691, 2000.
[66] W.M. Lin, J.A. Villarejo, J. Sebastian, A. Fernandez, and M.M. Hernando. Designing Single-Stage Power Factor Correctors and LC passive filters to Comply with the New Version of the IEC 1000-3-2 Regulations. Power Electronics Specialist Conference (PESC), pages 2044-2049, 2002.
[67] N. Vazquez, J. Lopez, C. Hernandez, E. Rodriguez, and J. Arau. A Different Approach to Implement an Active Input Current Shaper. Power Electronics Specialists Conference (PESC), pages 1126-1131, 2002.
[68] J. Zhang, F.C. Lee, and M.M. Jovanovic. A Novel Interleaved Discontinuous Current-Mode Single-Stage Poweer Factor Correction Technique with UniversalLine Input. Power Electronics Specialists Conference (PESC), 2001.
[69] D. Kornetzky, H. Wei, G. Zhu, and I. Batarseh. A Single Switch AC/DC Converter with Power Factor Correction. Power Electronics Specialists Conference (PESC), pages 527-535, 1997.
[70] G. Zhu, H. Wei, P. Kornetzky, and I. Batarseh. Small-Signal modeling of a SingleSwitch AC/DC Power-Factor-Correction Circuit. IEEE Transactions on Power Electronics, 14(6):1142-1148, November 1999.
[71] H. Wei, I. Batarseh, G. Zhu, and P. Kornetzky. A Single-Switch AC-DC Converter with Power Factor Correction. IEEE Transactions on Power Electronics, 15(3):421430, May 2000.
[72] S. Luo, W. Qui, C. Iannello, and I. Bataresh. Optimization Design of a Single-Stage AC-DC Converter with Averaging Circuit Model and MathCAD. Applied Power Electronics Conference (APEC), pages 459-465, 2002.
[73] C. Qiao and K.M. Smedley. A Universal Input Single Phase Single Stage Power Supply with Power Factor Correctiion and Automatic Voltage Clamping. Power Electronics Specialists Conference (PESC), 2001.
[74] S. Korotkov, R. Miftalhuldinov, A. Nemchinov, and S. Fraidlin. Asymmetrical Half Bridge in Single Stage PFC AC/DC Converter. Applied Power Electronics Conference (APEC), pages 484-488, 1997.
[75] S. Korothov, V. Meleshin, R. Miftakhuldininov, A. Nemchinov, and S. Fraidlin. Integrated AC/DC Converters with High Power Factor. Applied Power Electronics Conference (APEC), pages 434-440, 1998.
[76] Y. Jiang, F.C. Lee, G. Hua, and W. Tang. A Novel Single-Phase Power Factor Correction Scheme. Applied Power Electronics Conference (APEC), pages 287-292, 1993.
[77] Y. Jiang and F.C. Lee. Single Stage Single Phase Parrallel Power Factor Correction Scheme. Power Electronics Specialists Conference (PESC), pages 11445-1151, 1994.
[78] A. Takeuchi, S. Oktsa, and S. Muroyama. A Zero-Voltage-Switching Controlled High Power Factor Converter for DC Uninteruptable Power Supply. Power Electronics Specialists Conference (PESC), pages 1859-1864, 1996.
[79] M. Nagao. Single Stage Forward-Type PFC Ciircuit. Power Electronics Specialists Conference (PESC), pages 543-549, 1997.
[80] M Nagao, R Matsumoto, M Nakakara, and K Harada. Novel Single Stage ForwardType PFC Circuit and Comparison its Control Methods. European Conference on Power Electronics and Applications (EPE), 1999.
[81] M Nagao. A Novel Single Stage Forward-Type PFC Cicuit. IEEE Transaction on Power Electronics, 15(1):103-110, January 2000.
[82] M.H.L. Chow, C.K. Tse, and Y. Lee. An Efficient PFC Voltage Regulator with Reduced Redundant Power Processing. Power Electronics Specialists Conference (PESC), pages 87-92, 1999.
[83] S. Kim and P.N. Enjeti. A Parallel-Connected Single Phase Power Factor Correction Approach with Improved Efficiency. Applied Power Electronics Conference (APEC), pages 263-269, 2002.
[84] A. Lazaro, A. Barrado, J. Pleito, R. Vazquez, and E. Olias. New Family of SingleStage PFC Converters with Series Inductance Interval. Power Electronics Specialists Conference (PESC), pages 1357-1362, 2002.
[85] O. Garcia, J.A. Cobos, P. Alou, R. Prieto, J. Uceda, and S. Ollero. A Highly Efficient Low Output Voltage (3.3V) Single-Stage AC/DC Power Factor Correction Converter. Applied Power Electronics Conference (APEC), pages 201-207, 1998.
[86] O. Garcia, J.A. Cobos, P. Alou, R. Prieto, J. Uceda, and S. Ollero. A New Approach for Single Stage AC/DC PFC Converters with Improved Energy Processing. Power Electronics Specialists Conference (PESC), pages 1061-1067, 1998.
[87] E. Rodriguez, O. Garcia, J.A. Cobos, J. Arau, and J. Uceda. A Single-Stage Rectifer with PFC and Fast Regulation of the Output Voltage. Power Electronics Specialists Conference (PESC), pages 1642-1648, 1998.
[88] O. Garcia, P. Alou, J.A. Oliver, J.A. Cobos, J. Uceda, and S. Ollero. AC/DC Converters with Tight Output Voltage Regulation and with a Simple Control Loop. Applied Power Electronics Conference (APEC), pages 1098-1104, 1999.
[89] O. Garcia, J.A. Cobos, R. Prieto, P. Alou, and J. Uceda. Novel PFC AC/DC Converters with High Efficiency Based on the Forward Topology. Power Electronics Specialists Conference (PESC), pages 1815-1821, 1998.
[90] O. Garcia, J.A. Cobos, P. Alou, R. Prieto, and J. Uceda. A Simple Single-Switch Single-Stage AC/DC Converter with Fast Output Voltage Regulation. Power Electronics Specialists Conference (PESC), pages 111-116, 1999.
[91] O. Garcia, J.A. Cobos, R. Prieto, P. Alou, and J Uceda. Simple AC/DC Converters to meet IEC1000-3-2. Applied Power Electronics Conference (APEC), pages 487-493, 2000.
[92] O. Garcia, C. Fernandez, R. Prieto, J.A. Cobos, and J. Uceda. Design Trade Offs of Bi-Flyback and Bi-Forward AC/DC Converters to Comply Low Frequency Harmonic Regulation. Power Electronics Specialists Conference (PESC), 2000.
[93] O. Garcia, C. Fernandez, J.A. Cobos, and J. Uceda. Universal Line Voltage SingleStage AC/DC Converter. Applied Power Electronics Conference (APEC), pages 237241, 2002.
[94] O. Garcia, J.A. Cobos, P. Alou, R. Prieto, and J. Uceda. Universal Input Voltage AC/DC Adapter. Power Electronics Specialists Conference (PESC), pages 10711076, 2002.
[95] Q. Zhao, F.C. Lee, and J. Qain. Single Switch Parallel Power Factor Correction AC/DC Converters with Inherent Load Current Feedback. Applied Power Electronics Conference (APEC), pages 270-276, 2002.
[96] C. Jin and T. Ninomiya. A Novel Soft-Switched Single-Stage AC-DC Converter with Low Line-Current Harmonics and Low Output-Voltage Ripple. Power Electronics Specialists Conference (PESC), 2001.
[97] W. Qiu, W. Wu, S. Luo, W. Gu, and I. Batarseh. A Bi-flyback PFC Converter with Low Intermediate Bus Voltage and Tight Output Voltage Regulation for Universal Input Applications. Applied Power Electronics Conference (APEC), pages 256-262, 2002.
[98] W. Wu, W. Qiu, W. Gu, and I. Batarseh. A Modified Control Scheme to Alleviate DC Voltage Stress in Active Clamp PFC AC/DC Converter with Universal Input. Applied Power Electronics Conference (APEC), pages 483-489, 2002.
[99] K. Rustom, W. Wu, W. Qiu, and I. Batarseh. Asymmetric Half Bridge Soft Switching PFC Converter with Direct Energy Transfer. Power Electronics Specialists Conference (PESC), pages 676-681, 2002.
[100] W. Wu, W. Qiu, K. Rustom, and I. Batarseh. Efficient High Power Factor AC/DC Converter. Power Electronics Specialists Conference (PESC), pages 1143-1148, 2002.
[101] W. Wu, W. Qiu, K. Rustom, S. Luo, and I. Bataresh. Universal Input Single-Stage PFC Converter with Reduced DC-Bus Voltage Stress. Power Electronics Specialists Conference (PESC), pages 1351-1356, 2002.
[102] S. Luo, W. Qiu, W. Wu, and I. Batarseh. Flyboost Power Factor Correction cell and its Applications in Single-Stage AC-DC Converters. Power Electronics Specialists Conference (PESC), pages 1375-1380, 2002.
[103] G.V. Torrico Bascope and I. Barbi. Isolated Flyback Current Fed Push-Pull for Power Factor Correction. Power Electronics Specialists Conference (PESC), pages 1184 1190, 1996.
[104] M. Brkovic and S. Cuk. Input Current Shaper using Cuk Converter. INTELEC, pages 532-539, 1992.
[105] N. Jayaram and D. Maksimovic. Power Factor Correctors Based on CoupledInductor Sepic and Cuk Converters with Carrier Control. Applied Power Electronics Conference (APEC), pages 468-474, 1998.
[106] C.A. Canesin and I. Barbi. A Unity Power Factor Multiple Output Isolated Output Switching Mode Power Supply Using Single Switch. Applied Power Electronics Conference (APEC), pages 430-436, 1991.
[107] W. Tang, Y. Jiang, G.C. Hua, F.C. Lee, and I. Cohen. Power Factor Correction with Flyback Converter Employing Charge Control. Applied Power Electronics Conference APEC, pages 293-298, 1993.
[108] P. Zumel, A. de Castro, O. Garcia, T. Riesgo, and J. Uceda. Concurrent and Simple Digital Controller of an AC/DC Converter with Power Factor Correction. Applied Power Electronics Conference (APEC), pages 469-475, 2002.
[109] R. Watson, G.C. Hua, and F.C. Lee. Characterization of an Active Clamp Flyback Topology for PFC Applications. IEEE Transaction on Power Electronics, 11(1):191198, January 1996.
[110] C.K. C.K. Tse and M.H.L. Chow. New Single Stage PFC Regulator using the Sheppard-Tayor Topology. IEEE Transaction on Power Electronics, 13(5):842-851, September 1998.
[111] A. Jansen. Diversity of Quasi Resonant Flyback Converters. Hewlett Packard, Febuary 1995.
[112] V.R. Durgesh, A. Muthuramalingam, and V.V. Sastery. Operation of Fixed Class D Series-Parrallel Resonant-Converter on a Utility Line with Active Control. Applied Power Electronics Conference (APEC), pages 375-381, 1999.
[113] C.K. Tse and M.H.L. Chow. New Single-Stage Power Factor Corrected Regulators Operating in Discontinous Capacitor Mode. Power Electronics Specialists Conference (PESC), pages 371-377, 1997.
[114] V. Gridgore and J. Kyyra. Analysis of a High Power Factor Rectifier Based on Discontinous Capacitor Voltage Mode. Power Electronics Specialists Conference (PESC), pages 93-98, 1999.
[115] L.D. Stevanovic and S. Cuk. Input Current Shaping and Regulation of Multiple Outputs in a Single Isolated Converter. INTELEC, pages 326-333, 1993.
[116] P. Scalia. A Double Switch Single Stage Power Factor Correction Offline Switcher Operating in CCM with High Efficiency and Low Cost. Power Electronics Specialists Conference (PESC), pages 1041-1047, 1998.
[117] T. Tanitteerapan and S. Mori. Simplified Input Current Waveshaping Technique by using Inductor Voltage Sensing for High Power Factor Isolated Sepic, Cuk and Flyback Rectifiers. Applied Power Electronics Conference (APEC), pages 1208-1214, 2002.
[118] International Rectifier. Current Ratings of Power Semiconductors. Application Note, AN-949.
[119] R. Severns. Design of Snubbers for Power Circuits.
[120] J. Sebastian, P. Villegas, M.M. Hernando, and S. Ollero. Improving Dynamic Response of Power Factor Correctors by using Series-Swithing Post Regulators. Applied Power Electronics Conference (APEC), pages 441-446, 1998.
[121] J. Zhang, L. Huber, M.M. Jonvanovic, and F.C. Lee. Single-Stage Input-CurrentShaping Technique with Voltage Doubler Rectifier Front End. Applied Power Electronics Conference (APEC), pages 112-119, 1999.
[122] J. Zhang, F.C. Lee, and M.M. Jovanovic. Study and Analysis on a High Frequency Current-Source Single-Stage PFC Converter. Power Electronics Specialists Conference (PESC), 2000.
[123] D.D.C. Lu, D.K.W. Cheng, and Y.S. Lee. A Single-Stage High Power Factor Voltage Regulator with Reduced Intermediate Bus Voltage Stress. Power Electronics Specialist Conference (PESC), pages 663-668, 2003.
[124] J. Zhang, F.C Lee, and M.M. Jovanovic. Design and Evaluation of a 450W Single Stage Power Factor Correction Converter with Universal Input. Applied Power Electronics Conference (APEC), 2001.


[^0]:    ${ }^{1}$ the equipment used would not supply voltage up to 265 V and as the input voltage peak was flattened

[^1]:    ${ }^{2}$ except the LFSPFC as the results for this converter are limited due to using different test equipment

