



Article

Low-Cost Soft Error Robust Hardened D-Latch for CMOS Technology Circuit

Seyedehsomayeh Hatefinasab *, Noel Rodriguez , Antonio García and Encarnacion Castillo

Department of Electronics and Computer Technology, University of Granada, 18071 Granada, Spain; noel@ugr.es (N.R.); grios@ugr.es (A.G.); encas@ugr.es (E.C.)

* Correspondence: hatefi@correo.ugr.es

Abstract: In this paper, a Soft Error Hardened D-latch with improved performance is proposed, also featuring Single Event Upset (SEU) and Single Event Transient (SET) immunity. This novel D-latch can tolerate particles as charge injection in different internal nodes, as well as the input and output nodes. The performance of the new circuit has been assessed through different key parameters, such as power consumption, delay, Power-Delay Product (PDP) at various frequencies, voltage, temperature, and process variations. A set of simulations has been set up to benchmark the new proposed D-latch in comparison to previous D-latches, such as the Static D-latch, TPDICE-based D-latch, LSEH-1 and DICE D-latches. A comparison between these simulations proves that the proposed D-latch not only has a better immunity, but also features lower power consumption, delay, PDP, and area footprint. Moreover, the impact of temperature and process variations, such as aspect ratio (W/L) and threshold voltage transistor variability, on the proposed D-latch with regard to previous D-latches is investigated. Specifically, the delay and PDP of the proposed D-latch improves by 60.3% and 3.67%, respectively, when compared to the reference Static D-latch. Furthermore, the standard deviation of the threshold voltage transistor variability impact on the delay improved by 3.2%, while its impact on the power consumption improves by 9.1%. Finally, it is shown that the standard deviation of the (W/L) transistor variability on the power consumption is improved by 56.2%.

Keywords: Hardened D-latch; Complementary Metal Oxide Semiconductor (CMOS) technology; Power-Delay Product (PDP); Soft Error (SE); SEU (Single Event Upset); High Impedance State (HIS); Single Event Transient (SET)

1. Introduction

The advent of nano-scale transistors is a movement towards the reduction of the supply voltage of circuits, but this implies increases in delay and parasitic effects [1]. Thus, nano-scale CMOS circuits are more vulnerable to errors, such as the Soft Error (SE) caused by Single Event Upset (SEU) [1]. These errors have a huge negative impact on hardware security of integrated circuits, which is invested frequently [2,3], even for electronic applications [4–6]. In the particular case of SE, they have to be addressed as a hardware security or hardware reliability issue since they can be caused by and from the environment. Environmental radiation can be constituted by high energy particles (such as neutrons, protons, alpha particles, etc.), whose impact is similar to an injected charge or SEU to internal nodes. These charge injections can potentially change the value of stored data inside digital circuits. Another typical error is Single Event Transient (SET), which is the result of a combinational path connecting to the input of D-latch in digital circuits [7]. This undesirable pulse, as error, can change the output voltage level of a D-latch. Traditional D-latches and memory cells are very vulnerable against upsets; thus, many approaches have been proposed to solve this problem; among these are hardened circuit design [8], error correcting codes (ECC) [9] and temporal redundancy [10]. Many new D-latches have



Citation: Hatefinasab, S.; Rodriguez, N.; García, A.; Castillo, E. Low-Cost Soft Error Robust Hardened D-Latch for CMOS Technology Circuit. *Electronics* **2021**, *10*, 1256. https://doi.org/10.3390/electronics10111256

Academic Editors: Sanghyeon Baeg and Shi-Jie Wen

Received: 2 April 2021 Accepted: 21 May 2021 Published: 25 May 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).

also been proposed to increase immunity against SEU [11–17] and SET [7,13]. The design of these D-latches is based on filtering the SEU or/and SET. However, the highest immunity of D-latches against the SEU and SET is achieved by increasing the number of transistors, which yields several penalties such as higher power consumption, larger area, and delay. This work proposes a new D-latch considering this trade-off and aiming at achieving a better solution in terms of power consumption, delay, working condition (temperature), process variation, and filtering the possible length of SET pulses. Immunity against SEU for various nodes is also observed. These features have been paired with a low-cost and reliable design, having a power consumption and delay close to the Static D-latch, set as a reference D-latch.

The paper is structured as follows: Section 2 revisits previous works on the topic including a review of existing hardened latches. The new D-latch architecture is introduced in Section 3, where SEU and SET immunity of the proposed D-latch are also tested by an exponential current pulse model that is inserted in various internal nodes. In Section 4, the impact of technological variability and temperature on the proposed and previous D-latches is investigated. The main conclusions are drawn in Section 5.

2. Previous Work

Traditional D-latches are very vulnerable against upset, which reduces their reliability for storing data in environments affected by single ionizing particles striking sensitive nodes. One of the better known of these traditional D-latches is the so-called Static D-latch. Among the advantages of this latch are its low power consumption and simplicity. However, it is not immune to SEU and SET. The input and output signals of the Static D-latch and its schematic are shown in Figure 1.




Figure 1. (a) Static D-latch schematic; (b) input and output signals of the Static D-latch.

As the reliability of data storage in the D-latch is of paramount importance, D-latches are typically classified in four types based on their immunity against SEU and SET:

- (i). The first type of D-latch can tolerate SEU in some nodes, but they have some sensitive nodes against charge injection. The proposed D-latches in [13–15] are examples of this first type. It is important to mention that only some of this kind of D-latch can filter the SET by using a delay element, which is usually in the input lines [18–20].
- (ii). The second type of D-latch is fully immune against the SEU, but they cannot filter input SET. In this family the output can also be in a high impedance state (HIS). An example of this type of D-latch is the Dual Interlocked storage CEII (DICE) latch [8].

Electronics 2021, 10, 1256 3 of 19

> (iii). The third type of D-latch can tolerate SEU in various nodes and avoids high impedance states, so high impedance at output cannot occur. However, they cannot filter the SET [21].

> (iv). The fourth type of D-latch is not only fully immune against the SEU and SET, but also has a high impedance state at the output [22–24]. The high impedance state of the output can be solved by a keeper, which is a buffer that connects input and output nodes [22–24].

A summary of the different types of D-latch is shown in Table 1.

According to the four types of hardened D-latch, the so-called DICE belongs to the second type of hardened latch, being immune against SEU based on-cross the coupled inverter [8]. When SEU occurs in one node, the DICE structure can handle this SEU since it stores the input data in two different nodes. However, it cannot tolerate two simultaneous upsets to the two sensitive nodes and cannot filter SET pulses. Furthermore, the DICE presents high power consumption and delay in comparison to other hardened D-latches [25].

_					
_	Type	Full Immune SEU	Filtering SET	HIS Insensitive	Examples
	Linet	~	~	~	[14 16]

Table 1. Classification of different type of D-latch in regard to their soft-error immunity.

Type	Full Immune SEU	Filtering SET	HIS Insensitive	Examples
First	×	×	×	[14–16]
Second	\checkmark	×	×	DICE [8], TMR [23]
Third	✓	\checkmark	×	[21]
				TPDICE-based [24],
Fourth	\checkmark	\checkmark	\checkmark	FERST [23], LSEH-1 [7];
				LSEH-2 [1,7], This work

The Triple Modular Redundancy (TMR) latch presents a hardened design that makes it totally immune against upset, which fits the second type [23]. The TMR architecture can detect and correct SEU. However, it has a large number of transistors, which means that power consumption, area and delay penalty of this latch are far from ideal. In Ref. [23], a TMR D-latch including three Static D-latches with a voting circuit is discussed in regard to its performance and how it can be fully immune against upsets. In Ref. [23] a feedback redundant SEU/SET-tolerant latch (FERST) is also presented. FERST consists of two feedbacks and a delay element to avoid upset and there are two inverters as keepers to avoid a floating output node. Despite being fully immune against SEU, it consumes less power in comparison to TMR.

In Ref. [26], the authors proposed a latch design applying the hysteresis property of the Schmitt trigger inverter to increase immunity against SET; however, a Schmitt trigger based inverter with hysteresis property can reduce the speed of the D-latch. The feedback of this D-latch includes a C-element and two dynamic inverters. This feedback is active when CLK is "0" and holds the data in one node.

On the other hand, a Low-cost and Soft Error Hardened (LSEH) D-latch is proposed in [7], called LSEH-1, which has two separated paths to store the input data. These two paths have different delays to filter the SET of the input data. These two paths are connected to the C-element to trigger the output stage. LSEH-1 has three stages to store the input data at holding time. If the particle strikes in one stage, the two other stages can correct the output without any upsets. Furthermore, a so-called LSEH-2 is proposed in [7] having two latching stages in two different paths, which are connected to the C-element. Each input data, "0" and "1", passes through a different path to reach the output nodes, so SET pulses can be filtered in this D-latch. These LSEH-1 and LSEH-2 D-latches are benchmarked against the TMR in different parameters, such as delay, power consumption, temperature variation and process variation. This comparison shows better performance of these two LSEH-1 and LSEH-2 D-latches when compared to that of TMR [7].

In addition, full immunity against the SEU in any single node and filtering SET are the features of the D-latch proposed in [1]. This D-latch stores the data in two inverters with Electronics **2021**, 10, 1256 4 of 19

positive feedbacks during holding time. Moreover, it can tolerate single event multiple upsets (SEMUS), along with other features, such as reliability and low-cost structure.

Finally, the Triple Path DICE (TPDICE)-based D-latch in [24] can tolerate SEU and filter SET. It can handle Single Event Double-Upset (SEDU), which means that this D-latch can tolerate different charge injections at multiple nodes. The structure of this D-latch consists of a TPDICE, a triple-input Muller C-element, a Schmitt trigger inverter, and a keeper in the output node. The TPDICE is triggered by the clock and the D-input. The inputs of the triple-input Muller C-element of this D-latch are provided by TPDICE. This structure of TPDICE with C-element can recover the data, with a single event upset in one node. Moreover, the TPDICE is applied in this D-latch to tolerate SEDU. The keeper is used in the output of TPDICE-based D-latch to avoid the high impedance state at the output. Besides, the embedded Schmitt trigger inverter on the propagation path can filter SET of the input.

It is worth mentioning that although this work focusses on SEU, hardened D-latches to tackle DNU (double node upset) [5,27], and TNU (triple node upset) [28] are also being investigated. However, those alternatives, out of the scope of this work, are also penalized by higher transistor count and power consumption.

The proposed D-latch in this paper belongs to the fourth type and its immunity against SEU is better than that of the TPDICE-based D-latch [24], which is already considered fully immune, since the proposed design can tolerate a significant charge injection. The proposed D-latch also has lower transistor count and better performance in comparison to the TPDICE-based D-latch and other previous D-latches, regarding lower process variation, power consumption and delay. The next two sections are devoted to the presentation of the proposed D-latch and to analyzing these benefits in detail.


3. Proposed D-Latch

The schematic of the novel D-latch is shown in Figure 2a. The D-input passes through two paths; one path is integrated by one switch connecting the input to the output D-latch and the other path is formed by two inverters and one switch that is ON when CK = "1". The "X4" and "X2" nodes are connected to the first C-element to delete the SET of D data; this C-element increases the delay because it is ON when CK = "1". The third and fourth C-elements are used to store the output for the holding time. The second C-element of the feedback path is ON when CLK = "0" and provides the feedback in the hold mode. Storing the D-input in two different C-elements makes the structure reliable against SEU. The C-element with the same inputs works as an inverter; however, when the values of two or three inputs are not the same, the output of the C-element does not change. For example, when one SEU occurs in one of the two or three different paths, the output node does not change. The layout of the proposed D-latch is shown in Figure 2b. The equivalent schematics for each case (CK = "0" and CK = "1") are also shown in Figure 2c,d, respectively.

As mentioned above for the D-latch in [26], the feedback is applied to hold the data during the holding time. As the positive feedback of the D-latch increases the side effects of the process variations, the activation of the positive feedback only during holding time reduces power consumption and improves immunity against process variability in threshold voltage and W/L.

As can be seen, the proposed D-latch has extra circuitry for masking SET, which turns into area consumption and larger delay. However, when CK = "1", there are two paths to connect input to output: one path consists only of the transmission gate and the other comprises inverters and the C-1, and C-3 elements. Therefore, the second path introduces more delay and masks SET. However, in this design input and output are connected by the transmission gate, therefore the delay will be reduced and it is not directly affected by the inverters and the C-1, and C-3 elements. Similarly to other approaches of hardened D-latches [5,24], two sample paths of input are used for improved reliability. Furthermore, the proposed D-latch features two separated circuits in transmission mode and holding that, combined with clock-gating technique, lead to a very low power consumption.

Electronics **2021**, 10, 1256 5 of 19






Figure 2. Cont.

Electronics **2021**, 10, 1256 6 of 19




Figure 2. Proposed D-latch (**a**) schematic (**b**) layout (**c**) Equivalent schematic when CK = "1", (**d**) Equivalent schematic when CK = "0".

To investigate the SEU capability of the proposed D-latch, a number of SEUs are injected to various internal nodes. Then, the output signal is monitored to prove immunity against SEU at different nodes. The model of injected charge is based on an exponential current source [23]. The charge injection with different values is introduced during 0.3 ns and 0.9 V supply voltage at different internal nodes in reference CMOS technology at room temperature. Since different nodes can tolerate different values of charge injections, the maximum value of charge injection has been calculated for each specific node to produce voltage spikes slightly over the supply voltage and under zero volts [7,24], as shown in Figures 3–5 to test SEU immunity. The shape of the current source can be expressed mathematically [29]:

$$Q = \int_0^t \frac{Q_{total}}{\tau_f - \tau_r} \times \left(e^{-t/\tau_f} - e^{-t/\tau_r} \right) . dt \tag{1}$$

where Q_{total} is the total charge generated by the upset, τ_f is a constant coefficient of fall time and τ_r is a constant coefficient of rise time. Four different situations for each node are considered to test the proposed D-latch to observe the output. For example, the positive and negative charge injections are introduced to the "X1" node, when the output is "1" or "0" at the holding time. Thus, these four situations are tested for all internal nodes. Figure 3 shows the results of this test, when the output is "1" during the holding time with positive charge injections introduced in "X3" node and with negative charge injections introduced in "X2", "X4", and "X5" nodes. As can be observed, the output node "Q" is not affected by the SEU event in each one of these tests. For example, when the negative charge is injected in the "X5" node when "Q" is in the high logic value "1", the value after this charge injection maintains the valid value. In another test, the positive charge is injected to the "X3" node when the value of "Q" is "1" and, as can be seen, the value of "Q" does not change. This kind of test shows the immunity of the proposed D-latch against SEU. Moreover, for all of these tests (SEU immunity) for various nodes and for monitoring the

Electronics **2021**, 10, 1256 7 of 19

Q node, the high impedance state does not occur, which means this proposed D-latch is insensitive to high impedance.




Figure 3. Test results for SEU injection to nodes when the output is "1" during the holding time; positive SEU injection to "X3" and negative SEU injection to "X2", "X4", and "X5" nodes.




Figure 4. Test results for a positive and negative SEU injections to nodes when the output is "0" during the holding time: (a) to "Q" node; (b) to "X3" node.




Figure 5. Test results when the output is "0" during the holding time: (a) negative and positive SEU injection to "X1" and "X2" nodes, respectively; (b) positive SEU injection to "X4" and "X5" nodes, respectively.

Figures 4 and 5 show test results of charge injection when the output is "0" during the holding time. In Figure 4, "Q" and "X3" nodes in the direct path are injected with charge. In Figure 4a, the positive charge injection is introduced to the "Q" node and, as shown, the proposed D-latch can tolerate this injection since the value of the output does not change after the upset. In Figure 4b, the test is performed for the "X3" node; in this case the output of the proposed D-latch does not change its value either.

Figure 5 shows results when the output is "0" and a negative injection is introduced in "X1" node and a positive injection is introduced in "X2", "X4", and "X5" nodes. As can be observed in this figure, in neither case would the output be affected.

The results of the study on critical charge injection in different nodes show that N1 can lose its data and valid logic state by small charge injections. N2 has more tolerance against charge injection. If more than 85 fC charge is injected to N2, it loses its value, but even this situation does not affect the Q value. The tolerance of N3, N4 is better, as they can tolerate up to 800 fC without disturbance in the data. Tolerance of N5 is lower since approximately 160 fC can be injected without losing the data. More importantly, for all these situations, the logic value of Q does not change. The previous figures for charge injections are very high, substantially over the usual value for testing SEU immunity, i.e., 20 fC [7].

A further test has been carried out to demonstrate the SET masking capability of the proposed D-latch. The result of this test is shown in Figure 6. The proposed design can mask undesirable pulses that are generated at the combinational digital circuits of previous D-latch stages. In the transparent mode, SET can be filtered by two simple inverters and the first and third C-elements comparing data of two paths, with differences in two inverters and two C-elements to produce delay. Those two inverters, and the first, and third C-elements in the direct path, increase the delay but provide the D-latch with one important feature: the filtering of the SET. SET has no impact on the output from the feedback path from "X4" and "X5" nodes, since the second C-element connecting these nodes is not ON at the transparent mode. In Figure 6a, the input signal is shown with a 100 ps SET pulse at 0.9 V supply voltage, illustrating how this SET pulse is filtered by the

Electronics **2021**, 10, 1256 9 of 19

proposed D-latch. It is worth mentioning that this masking depends on the supply voltage, the width of SET pulse, the delay and the temperature. The maximum width of SET pulses filtered by the proposed D-latch is shown as a function of supply voltages in Figure 6b. As can be seen, the maximum pulse width of SET decreases as the voltage supply increases (higher conductivity of the transistors) [7]. This dependency should be considered when it is necessary to suppress the SET pulse in sensitive applications [30–32].




Figure 6. (a) SET pulse filtering capability of the proposed D-latch; (b) maximum pulse width of SET filtered by the proposed D-latch at various supply voltages.

It is worth mentioning that in [24], aiming at masking SET, a Schmitt Trigger Inverter is used in transparent mode; however, it has a large impact on delay because of the hysteresis property. LSEH-2 [7] also has two different paths for two different inputs, "0" and "1", which implies huge power consumption and area for filtering SET without double sampling, reducing reliability. These solutions are avoided in this work in order to achieve reasonable delay and accuracy. Thanks to the double sampling with different delays, SET is masked. The delay of the two paths (one transmission gate, and the inverters and C-elements) depends indirectly on the delay of inverters and C-1 and C-3 elements. The aspect ratio of PMOS and NMOS of the inverter and C-1 and C-3 element can also affect the delay. However, in our design they do not have a significant impact in comparison to the approach used for masking SET in other D-latches [7,23,24]; therefore, this effect has been neglected.

4. Latch Evaluation and Benchmarking

In this section the Static D-latch, DICE [8], TPDICE-based D-latch [24], LSEH-1 D-latch [7] and the proposed D-latch are simulated at three power supply voltages and three frequencies using HSPICE in the reference TSMC 65 nm CMOS technology. In these simulations, the aspect ratio of PMOS transistors is W/L = 130 nm/65 nm, while the aspect ratio of NMOS transistors is W/L = 120 nm/65 nm. Benchmarking of various important characteristics, such as power consumption, Power Delay Product (PDP), and (D-Q) delay is presented. All these D-latches are immune against SEU apart from the Static D-latch, which is chosen as a reference since it features less power consumption and propagation delay. Furthermore, the proposed D-latch, TPDICE-based D-latch, and LSEH-1 D-latches can filter SET pulses.

4.1. Power Consumption

As can be observed in Figure 7, the power consumption of the proposed D-latch is lower than those of all the other previous hardened D-latches (all of them designed to

achieve minimum footprint), DICE [8], TPDICE-based D-latch [24] and LSEH-1 latch [7]. They all have been simulated at different frequencies, from 1 MHz to 100 MHz. at $0.9 \, \mathrm{V}$ power supply voltage (Figure 7a), and different supply voltages, ranging from $0.9 \, \mathrm{V}$ to $1.1 \, \mathrm{V}$, at $10 \, \mathrm{MHz}$ input frequency (Figure 7b). The power consumption of the proposed D-latch is higher than that of the Static D-latch, with an increment of 142%, but with the introduction of immunity against SEU and SET. The lower power consumption of the proposed D-latch in comparison to the other alternatives is attributed to the use of the clock-gating C-elements. There are two clock-gating C-elements in the proposed D-latch: the first one on the transparent path for filtering SET, which is ON whenever the CK = "1", and the second in the feedback path, which is ON whenever CK = "0". Moreover, the proposed D-latch has separate stages for transparent mode and holding time, which further reduces power consumption and delay. The delay decreases because in transparent mode the output can be set without passing from the saving nodes, which are used for holding time, while power consumption is reduced since, by separating two modes, it is possible to use clock gating-based C-elements.




Figure 7. Power consumption of various D-latches: (a) at three frequencies from 1 MHz to 100 MHz and 0.9 V power supply voltage; (b) at three supply voltages and 10 MHz input frequency.

4.2. Delay

The delay is one of the most important parameters of D-latches. This decreases with increasing supply voltages due to the higher conductivity of the channel of the transistors, as shown in Figure 8. According to the results, the improvement of the proposed D-latch delay in comparison to the Static D-latch is up to 60%.

4.3. PDP

Furthermore, as PDP is a figure of merit showing the total performance of D-latches and, in particular, commonly used to evaluate hardened D-latches [7,30], a PDP comparison of the proposed and previous D-latches is shown in Figure 9. As can be seen, the PDP of the proposed D-latch is even slightly better than that of the Static D-latch, with a 3.67% improvement. This improvement is achieved by reducing delay, as PDP is power consumption multiplied by delay.




Figure 8. Delay of various D-latches: (a) at various frequencies from 1 MHz to 100 MHz and 0.9 V power supply voltage; (b) at three supply voltages and 10 MHz input frequency.




Figure 9. PDP of various D-latches: (a) at various frequencies from 1 MHz to 100 MHz and 0.9 V power supply voltage; (b) at three supply voltages and 10 MHz input frequency.

4.4. Temperature Variation

One of the most important operational parameters considerably affecting the D-latch performance is temperature, which may change dramatically under different conditions. To show this impact, the DICE, TPDICE-based D-latch, Static, LSEH-1, and proposed D-latches are simulated at different temperatures ranging from $-40\,^{\circ}\text{C}$ to 80 $^{\circ}\text{C}$ (industrial range) with 10 $^{\circ}\text{C}$ steps.

As expected, raising the temperature increases the delay (above 30 $^{\circ}$ C for DICE) due to the lower electrical conductivity (lower carrier's mobility) and increases the power consumption (above 60 $^{\circ}$ C for DICE), as high temperature increases current leakage [33]. However, the temperature effect on the proposed D-latch is lower than in other D-latches, such as LSEH-1, DICE, and TPDICE-based D-latches, as deduced from Figure 10 (a comparative study in terms of a temperature coefficient has been included in Appendix A).




Figure 10. Temperature variation effect on: (a) delay vs. temperature; (b) power consumption vs. temperature.

4.5. Area Usage

Another important benchmarking parameter is area usage; this parameter can be evaluated from the device layout. Table 2 shows the area comparison between the proposed D-latch and previous D-latches designed with Tanner L-EDIT [34] (all designs targeting minimum area). As can be observed, the proposed D-latch footprint matches that of DICE with the advantage of presenting better immunity and power consumption parameters.

Table 2. Comparative area of D-latches.

D-Latch	Proposed D-Latch	Static	TPDICE [19]	DICE [8]	LSEH-1 [7]
Area (μm) ²	7.959	3.0816	18.04	7.944	12.21

4.6. Process Variations

Finally, process variability, such as variation of transistor aspect ratio (W/L) or threshold voltage are analyzed. Monte Carlo simulations constitute a helpful tool to assess how the delay and power consumption are affected by these variations. A Gaussian distribution has been considered to model (W/L) and threshold voltage variability. The maximum deviations from the original (W/L) values of transistors and threshold voltages are set from 2% to 16%, which is the probable range of change normally used for comparison in this kind of study [1,7,27]. For each maximum deviation, 20 simulations are carried out to study the effect of (W/L) and threshold voltage variability on the delay and power consumption. Figure 11 shows the delay as the result of (W/L) transistor variability. In Figure 11a, the delay changes of the proposed D-latch as a result of (W/L) transistor variations are shown. It can be seen that the results have approximately the same delay variation as that of the TPDICE-based D-latch (Figure 11c), and the Static D-latch (Figure 11b), while it is much better than that of DICE (Figure 11d) and LSEH-1 D-latches (Figure 11e). The results are normalized to the delay of the original D-latch without any process variation. This normalization helps better visualize the effect of (W/L) transistor variations on delay. Figure 11f clearly shows the minimum variations of delays for the proposed D-latch when compared to other D-latches in maximum deviation.




Figure 11. (W/L) variation effect on D-latch delay: (a) proposed D-latch; (b) Static D-latch (c) TPDICE-based D-latch (d) DICE (e) LSEH-1 latch (f) delay of D-latches with maximum deviation, 0.16, from original W/L.

In Figure 12, the effect of (W/L) variability on the power consumption is shown. As can be seen by varying (W/L) of the transistors by 2–16% deviations from the original value, the power consumption of the proposed D-latch is affected similarly to that of the TPDICE-based D-latch and it is much better than that of the Static-latch, DICE, and LSH-1 latches.




Figure 12. (W/L) variation effect on power consumption: (a) proposed D-latch (b) Static D-latch (c) TPDICE-based D-latch (d) DICE (e) LSEH-1 latch (f) power consumption of D-latches with maximum deviation, 0.16, from original W/L value.

The maximum variance (σ_{max}) and standard deviation (dev_{max}) are calculated for the delay and power consumption of the proposed, Static, and TPDICE-based D-latch, DICE, and LSEH-1 D-latches. These variance and standard deviation measurements are for the maximum deviation from the original (W/L) transistors, which is 16%. Maximum variance and deviation are shown in the insert of the plot for each D-latch in Figures 11–14. The impact of (W/L) variations on the power consumption of the proposed D-latch is low,

but the delay deviation of the proposed D-latch is more than that of the Static D-latch. The delay standard deviations of the proposed D-latch, Static, and TPDICE-based D-latch, DICE, and LSEH-1 are 0.04, 0.012, 0.02, 0.18 and 0.14, respectively. The maximum variance of the delay of the proposed D-latch, Static, TPDICE-based D-latch, DICE, and LSEH-1 are 0.05, 0.014, 0.03, 0.26, and 0.19, respectively. The standard deviation improvement of the (W/L) transistor variability on power consumption of the proposed D-latch, compared with the Static D-latch as reference, is 56.2%. In general, process variations have a negative effect on power consumption and delay.




Figure 13. Threshold voltage variation effect on D-latch delay: (a) proposed D-latch (b) Static D-latch (c) TPDICE-based D-latch (d) DICE (e) LSEH-1 latch (f) delay of D-latches with maximum deviation, 0.16, from original threshold voltage.




Figure 14. Threshold voltage variation effect on power consumption: (a) proposed D-latch (b) Static D-latch (c) TPDICE-based D-latch (d) DICE (e) LSEH-1 (f) power consumption of D-latches with maximum deviation, 0.16, from original threshold voltage.

The gate delay and power consumption variation versus threshold voltages are shown in Figures 13 and 14, respectively. The threshold voltages of the different transistors are changed by 2–16% of their original values. As can be seen in Figures 13 and 14, the delay (D-Q) and power consumption variations of the proposed D-latch are lower in comparison to those of Static, TPDICE-based D-latch, DICE, and LSEH-1 D-latches. This fact demonstrates a superior reliability of the proposed D-latch as compared to other alternatives. These lower variations of power consumption and delay for the proposed D-latch can be attributed to the lower effect of the positive feedback loop in this design (positive feedback yields huge process variation): in the proposed D-latch positive feedbacks are only activated during holding time and their paths are separated from the transparent path. These feedbacks enter a clock-gating C-element, which may reduce the effect of the positive feedback loop.

The impact of threshold voltage variations on the power consumption of the proposed D-latch is negligible. The delay standard deviations of the proposed D-latch, Static, and TPDICE-based D-latch, DICE, and LSEH-1 are 0.06, 0.062, 0.07, 0.39 and 0.145, respectively. The maximum threshold voltage variance of the delay of the proposed D-latch, Static, TPDICE-based D-latch, DICE, and LSEH-1 are 0.08, 0.08, 0.09, 0.5, and 0.19, respectively. The standard deviation improvement of threshold voltage transistors variability on the delay of the proposed D-latch, compared with that of a Static D-latch set as reference, is 3.2% and improvement for power consumption is 9.1%. In summary, threshold voltage variations have low effect on power consumption and delay on the proposed D-latch in comparison to the other hardened alternatives considered in this study.

5. Conclusions

In this contribution, a low-cost hardened D-latch is proposed with full immunity against SET and SEU. Additionally, it features a lower power consumption and delay in comparison to those of previous hardened D-latches alternatives, such as DICE, TPDICEbased D-latch, and LSEH-1. For benchmarking, the performance of the Static D-latch is set as reference, and the proposed D-latch provides the closest values in terms of delay and power consumption. The delay and PDP of the proposed D-latch improve 60.3% and 3.67%, respectively, in comparison to those of the reference latch at the expense of a power consumption increase (142%) with regards to the reference latch. A comparison between Static, DICE, TPDICE-based D-latch, LSEH-1, and the proposed D-latches reveals the superior performance of the proposed D-latch and a lesser impact from temperature and process variability in terms of transistor threshold voltage and aspect ratio. The standard deviation improvement of threshold voltage transistor variability impact on the delay is improved by 3.2%, whereas its impact on the power consumption is improved by 9.1%. Furthermore, it has been shown that the standard deviation improvement of (W/L)transistor variability on the power consumption is 56.2%. Finally, the additional benefits do not come at the expense of a significant increase in cost (PDP, power consumption, area, delay) in comparison to the other hardened alternatives.

Author Contributions: Conceptualization, S.H.; methodology, S.H.; software, S.H.; validation, S.H.; formal analysis, S.H., N.R., A.G., E.C.; data curation, S.H.; writing—original draft preparation, S.H.; writing—review and editing, S.H., N.R., A.G., E.C.; supervision, N.R., E.C. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Conflicts of Interest: The authors declare no conflict of interest.

Appendix A

To show how the temperature effects on delay, the following coefficient can be defined.

$$\alpha = \frac{\left(delay - delay_{ref}\right)}{\left(T - T_{ref}\right)delay_{ref}} \tag{A1}$$

In Equation (A1), reference temperature is 20 $^{\circ}$ C and α is the delay coefficient by temperature, which is calculated for different D-latches and the proposed D-latch in Table A1. As can be seen, the delay coefficient of the proposed D-latch is lower than those of the other alternatives.

Table A1. Comparative delay coefficient by temperature of D-latches.

D-Latch	Proposed	Static	TPDICE	DICE	LSEH-1 [7]
Delay coefficient by temperature	0.0028	0.0032	0.0034	0.0031	0.053

References

- 1. Qi, C.; Xiao, L.; Guo, J.; Wang, T. Low cost and highly reliable radiation hardened latch design in 65 nm CMOS technology. *Microelectr. Reliab.* **2015**, 55, 863–872. [CrossRef]
- 2. Zhang, X.; Jiang, C.; Gu, K.; Zhong, L.; Fang, W.; Dai, G. A Novel SRAM PUF Stability Improvement Method Using Ionization Irradiation. *Electronics* **2020**, *9*, 1498. [CrossRef]
- 3. Jin, Y. Introduction to Hardware Security. Electronics 2015, 4, 763–784. [CrossRef]
- 4. Kazemi, Z.; Hely, D.; Fazeli, M.; Beroulle, V. A Review on Evaluation and Configuration of Fault Injection Attack Instruments to Design Attack Resistant MCU-Based IoT Applications. *Electronics* **2020**, *9*, 1153. [CrossRef]
- 5. Yan, A.; Yang, K.; Huang, Z.; Zhang, J.; Cui, J.; Fang, X.; Yi, M.; Wen, X. A Double-Node-Upset Self-Recoverable Latch Design for High Performance and Low Power Application. *IEEE Trans. Circuits Syst. II Express Briefs* **2019**, *66*, 287–291. [CrossRef]
- 6. Zhang, J. A Practical Logic Obfuscation Technique for Hardware Security. *IEEE Trans. Very Large Scale Integr. Syst.* **2016**, 24, 1193–1197. [CrossRef]
- 7. Rajaei, R.; Tabandeh, M.; Fazeli, M. Low cost soft error hardened latch designs for nano-scale CMOS technology in presence of process variation. *Microelectr. Reliab.* **2013**, *53*, 912–924. [CrossRef]
- 8. Calin, T.; Nicolaidis, M.; Velazco, R. Upset hardened memory design for submicron CMOS technology. *IEEE Trans. Nuclear Sci.* **1996**, 43, 2874–2878. [CrossRef]
- 9. Guo, J.; Xiao, L.; Mao, Z.; Zhao, Q. Novel Mixed Codes for Multiple-Cell Upsets Mitigation in Static RAMs. *IEEE Micro.* **2013**, 33, 66–74. [CrossRef]
- 10. Omana, M.; Rossi, D.; Metra, C. Latch Susceptibility to Transient Faults and New Hardening Approach. *IEEE Trans. Comput.* **2007**, *56*, 1255–1268. [CrossRef]
- 11. Jiang, J.; Zhu, W.; Xiao, J.; Zou, S. A Novel High-Performance Low-Cost Double-Upset Tolerant Latch Design. *Electronics* **2018**, 7, 247. [CrossRef]
- 12. She, X.; Li, N.; Tong, J. SEU Tolerant Latch Based on Error Detection. IEEE Trans. Nuclear Sci. 2012, 59, 211–214. [CrossRef]
- 13. Nan, H.; Choi, K. High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2012**, *59*, 1445–1457. [CrossRef]
- 14. Li, Y.; Wang, H.; Yao, S.; Yan, X.; Gao, Z.; Xu, J. Double Node Upsets Hardened Latch Circuits. J. Electr. Test. 2015, 31, 537–548. [CrossRef]
- 15. Nan, H.; Choi, K. Low cost and highly reliable hardened latch design for nanoscale CMOS technology. *Microelectr. Reliab.* **2012**, 52, 1209–1214. [CrossRef]
- Yan, A.; Liang, H.; Huang, Z.; Jiang, C.; Yi, M. A Self-Recoverable, Frequency-Aware and Cost-Effective Robust Latch Design for Nanoscale CMOS Technology. *IEICE Trans. Electron.* 2015, 98-C, 1171–1178. [CrossRef]
- 17. Huang, Z.; Liang, H.; Hellebrand, S. A High Performance SEU Tolerant Latch. J. Electr. Test. 2015, 31, 349–359. [CrossRef]
- 18. Fazeli, M.; Miremadi, S.G. A Power Efficient Masking Technique for Design of Robust Embedded Systems against SEUs and SETs. In Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, Cambridge, MA, USA, 1–3 October 2008; pp. 193–201.
- 19. Karimiyan Alidash, H.; Oklobdzija, V.G. Low-Power Soft Error Hardened Latch. In Proceedings of the International Workshop on Power and Timing Modeling, optimization and Simulation, Delf, The Netherlands, 9–11 September 2009; pp. 256–265.
- 20. Alidash, K.; Sayedi, S.M.; Saidi, H.; Oklobdzija, V.G. Soft error filtered and hardened latch. In Proceedings of the 2009 IEEE 8th International Conference on ASIC, Changsha, China, 20–23 October 2009; pp. 613–616.

21. Yan, A.; Liang, H.; Huang, Z.; Jiang, C. High-performance, low-cost, and highly reliable radiation hardened latch design. *Electr. Lett.* **2016**, *52*, 139–141. [CrossRef]

- 22. Jiang, J.; Xu, Y.; Ren, J.; Zhu, W.; Lin, D.; Xiao, J.; Kong, W.; Zou, S. Low-cost single event double-upset tolerant latch design. *Electr. Lett.* **2018**, *54*, 554–556. [CrossRef]
- 23. Fazeli, M.; Miremadi, S.G.; Ejlali, A.; Patooghy, A. Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies. *IET Comput. Dig. Tech.* **2009**, *3*, 289–303. [CrossRef]
- 24. Yan, A.; Huang, Z.; Fang, X.; Ouyang, Y.; Deng, H. Single event double-upset fully immune and transient pulse filterable latch design for nanoscale CMOS. *Microelectr. J.* **2017**, *61*, 43–50. [CrossRef]
- Huang, Z. A high performance SEU-tolerant latch for nanoscale CMOS technology. In Proceedings of the 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), Drede, Germany, 24–28 March 2014; pp. 1–5.
- Nan, H.; Choi, K. Novel radiation hardened latch design considering process, voltage and temperature variations for nanoscale CMOS technology. *Microelectr. Reliab.* 2011, 51, 2086–2092. [CrossRef]
- 27. Li, H.; Xiao, L.; Li, J.; Qi, C. High robust and cost effective double node upset tolerant latch design for nanoscale CMOS technology. *Microelectr. Reliab.* **2019**, 93, 89–97. [CrossRef]
- 28. Yan, A.; Lai, C.; Zhang, Y.; Cui, J.; Huang, Z.; Song, J.; Guo, J.; Wen, X. Novel low cost, double-and-triple-node-upset-tolerant latch designs for nano-scale CMOS. *IEEE Trans. Emerg. Top. Comput.* **2018**, *9*, 520–533. [CrossRef]
- 29. Rajaei, R.; Tabandeh, M.; Rashidian, B. Single event upset immune latch circuit design using C-element. In Proceedings of the 2011 9th IEEE International Conference on ASIC, Xiamen, China, 25–28 October 2011; pp. 252–255.
- 30. Yan, A.; Xu, Z.; Cui, J.; Ying, Z.; Huang, Z.; Liang, H.; Girard, P.; Wen, X. Dual-Interlocked-Storage-Cell-Based Double-Node-Upset Self-Recoverable Flip-Flop Design for Safety-Critical Applications. In Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain, 10–21 October 2020; pp. 1–5.
- 31. Yan, A.; Xu, Z.; Feng, X.; Cui, J.; Chen, Z.; Ni, T.; Huang, Z.; Girard, P.; Wen, X. Novel Quadruple-Node-Upset-Tolerant Latch Designs with Optimized Overhead for Reliable Computing in Harsh Radiation Environments. *IEEE Trans. Emerg. Top. Comput.* 2020. [CrossRef]
- 32. Yan, A.; Hu, Y.; Cui, J.; Chen, Z.; Huang, Z.; Ni, T.; Girard, P.; Wen, X. Information Assurance Through Redundant Design: A Novel TNU Error-Resilient Latch for Harsh Radiation Environment. *IEEE Trans. Comput.* **2020**, *69*, 789–799. [CrossRef]
- 33. Yu, X.; Chai, C.; Ren, X.; Yang, Y.; Xi, X.; Liu, Y. Temperature dependence of latch-up effects in CMOS inverter induced by high power microwave. *J. Semiconduct.* **2014**, *35*, 084011. [CrossRef]
- 34. Siemens Digital Industries Software. Available online: https://www.sw.siemens.com/en-US/ (accessed on 2 April 2021).