A Multi-MHz Wireless Power Transfer System With Mains Power Factor Correction Circuitry on the Receiver

Juan M. Arteaga, Samer Aldhaher, David C. Yates and Paul D. Mitcheson Department of Electrical and Electronic Engineering Imperial College London j.arteaga-saenz15@imperial.ac.uk

Abstract—This paper proposes the implementation of a new system topology for multi-MHz inductive power transfer (IPT) systems, which achieves unity power factor when fed from a mains power supply without traditional active circuitry in the front-end as a mains interface. Experiments were performed using an IPT-link which consists of two 20 cm two-turn aircore printed-circuit-board (pcb) coils separated by an air-gap of 13 cm. At the transmit side, a push-pull load-independent Class EF inverter fed from a rectified 60 Hz power supply with no bulk capacitor was designed to drive the transmit coil at 13.56 MHz. This inverter, which has two choke inductors between the voltage source and the two switches, similar to that of an interleaved boost converter, is suitable to be fed directly from a rectified mains source because it tolerates large changes on the input voltage. The IPT rectifier in the experiments was built using a dual current-driven Class D-based topology which allows for higher output voltage when the induced electromotive force (emf) on the receive coil is low. The final power conversion stage on the receive side is a power factor correction (PFC) boost converter that regulates the output voltage and shapes the current waveform at the input of the system. This stage is the only part of the system with closed-loop control. The end-to-end efficiency was measured at 73.3% with 99.2% power factor, when powering a load of 150 W.

I. INTRODUCTION

Performing PFC at the receive side of an IPT system was proposed in [1] for a system operating at 20 kHz, and capable of supplying 1 kW to the load, with the purpose of eliminating a mains-to-dc power conversion stage with PFC at the transmit side and reducing the size of the input capacitance of the inverter. Therefore, the inverter was required to operate with a fluctuating input voltage, shaped as the absolute value of a single-phase ac-voltage source. Improvements of that type of system can be found in the development of bidirectional wireless power transfer (WPT) systems in [2], [3]. One of the advantages of employing a PFC stage at the receive side, which was well addressed in the mentioned references, is that minimising or indeed eliminating the large capacitance across the dc-link at the transmit side, reduces the size of the circuitry and improves the reliability, as it is well known that large capacitor banks tend to compromise the reliability of the system [1]–[3].

These advantages were also analysed in [4], where a detailed comparison of IPT systems with the PFC stage at the transmit side before the inverter, and alternatively at the receive side after the rectifier, was performed for contactless IPT systems that operate in the kHz range. It was noted that the disadvantage of feeding a high frequency power converter directly from a rectified mains, which is an intrinsic disadvantage of alternating current, is that the peak voltages and currents reached are higher than those required for systems that operate in dc. Therefore, IPT systems with PFC circuitry on the receive side may require higher rated devices for a particular power level.

Most of the points made in the comparison in [4] are also applicable to systems that operate at MHz frequencies. Multi-MHz IPT solutions have been mostly proposed for low power applications where the design relays on an ideal dc-voltage source for power supply. These solutions therefore require a prior PFC stage when powered from the mains. With efficient higher power IPT systems demonstrated at MHz frequencies using wide-bandgap devices [5], [6], solutions integrating the mains-to-dc power conversion stage become more relevant. For example, a 100 W mains-connected 6.78 MHz full-bridge inverter combined with a totem-pole rectifier was proposed in [7]. In that work the two power conversion stages are unified, hence reducing the number of components and allowing to drive an IPT transmit coil with the inverter connected directly from the mains.

Unlike in [7] we propose a system that performs PFC at the receive side, which instead of using a full bridge inverter or a Class D, uses a single switch resonant inverter. This group of topologies is known to be simple to construct, efficient, and also suitable to operate with with large variations on the input voltage [8], [9]. This solution is different to those found in literature for lower frequencies because currentdriven resonant inverters (i.e. Class E/EF) have a large input inductance as part of the topology, which then also serves as a filter and absorbs the line inductance. This type of inverter require only one low-side switch (or two in push-pull configurations), and are commonly operated in open loop, i.e. at constant frequency and duty cycle, in order to achieve soft switching, and hence optimum performance. Since the system we propose does not require power throughput control at the transmit side, the advantageous properties this type of inverters are fully exploited with the proposed system architecture.

Copyright © 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works by sending a request to pubs-permissions@ieee.org.

Citation: J. M. Arteaga, S. Aldhaher, D. C. Yates and P. D. Mitcheson, "A Multi-MHz Wireless Power Transfer System With Mains Power Factor Correction Circuitry on the Receiver," 2019 IEEE Applied Power Electronics Conference and Exposition (APEC), 2019, pp. 683-688. Doi: 10.1109/APEC.2019.8722038. IEEExplore link: https://ieeexplore.ieee.org/abstract/document/8722038



Fig. 1. Multi-MHz IPT system architecture diagrams.

II. PROPOSED SYSTEM ARCHITECTURE

A typical multi-MHz IPT system architecture and the proposed alternative are represented as block diagrams in Fig. 1. The typical architecture includes a PFC stage at the transmit side which is not always accounted for but is conventionally required to produce a dc-voltage supply from the mains. A design example of a multi-MHz IPT system constructed using the typical architecture outlined in Fig. 1a can be found in [10].

The proposed system architecture in Fig. 1b eliminates the PFC stage at the transmit side resulting in a simplification and size reduction of the circuitry, especially considering singlephase PFC stages tend to have large output capacitances to filter out low-frequencies. Also, this allows for the transmit side to operate in open-loop, because the proposed type of inverter does not require changes in duty cycle and switching frequency. Therefore, power throughput control is required to be done exclusively on the receive side, which is a feature that can be beneficial since a communication link between both ends of the WPT system can be avoided.

The proposed system architecture operates as follows: a single-phase mains voltage source (V_{mains}) is rectified (mains-rectifier in Fig. 1b). The output voltage of this stage, V_{rect} , has a waveform that is the absolute value of V_{mains} minus the voltage drop on the diodes. This source is then connected to a Class E or a Class EF inverter. The amplitude of the output current of the inverter depends on V_{rect} ; therefore, the transmit coil is driven by a high frequency (the frequency of operation of the inverter) output current (i_p), with a modulated amplitude determined by V_{rect} . The switching frequency and duty cycle of the inverter are kept constant. i_p produces an induced emf on the receive coil with an amplitude of:

$$\mathcal{E}_{\rm s} = 2\pi f_{\rm i_p} k \sqrt{L_{\rm p} L_{\rm s}} i_{\rm p},\tag{1}$$

where coupling (k) is:

$$k = \frac{M_{\rm ps}}{\sqrt{L_{\rm p}L_{\rm s}}},\tag{2}$$

 f_{i_p} is the frequency of operation, L_p is the transmit coil self-inductance, L_s is the receive coil self-inductance, and M_{ps} is the mutual inductance. Detailed formulation relating parameters to optimise the link can be found in [11].

An IPT-rectifier (this block also includes the capacitance typically used to resonate the receive coil) is then integrated to rectify the high frequency emf induced on the receiving coil and filter out the high frequency component, but not the lower (twice the mains) frequency. The voltage waveform of $V_{\rm o}$ is therefore dc with a modulated amplitude determined by $V_{\rm rect}$ and the voltage-gain of the rectifier.

The final power conversion stage is a dc-dc converter, which not only shapes the system's input current to emulate a resistive load, but can also regulate the output voltage ($V_{\rm reg}$). Thus, a single closed-loop switch-mode power supply at the receive side of the system is utilised to achieve unity power factor and regulate the output voltage of the system.

III. CASE STUDY

An IPT system was developed to showcase an example of a multi-MHz IPT system that uses the proposed system architecture described in Fig. 1b. The IPT system under test operates at a fixed frequency of 13.56 MHz and was designed to be capable of powering loads of up to 150 W at couplings lower than 10 %. The inverter is fed from a single phase $100 V_{\rm rms}$, $60 \,\rm{Hz}$ voltage source, and the receiver gives a regulated output voltage of $400 \,\rm{V_{dc}}$ and shapes the input current of the inverter from the receive by emulating a resistive load.

Figs. 2 and 3 show the circuit schematics of the transmit and receive side respectively, which together make up the proposed system architecture. The transmit side consists of a diode bridge mains-rectifier and a push-pull load-independent Class EF inverter. The receive side consists of a dual currentdriven Class D rectifier and a boost converter for PFC and output voltage regulation. The values and description of the components chosen for the prototype are listed in Table I.

A. The IPT-link

The two 20 cm air-core pcb coils (IPT link in Fig.1) used in the case study were characterised in [12] using electromagnetic simulation software and a Keysight E4990A impedance analyser. Coupling was also characterised in relation to distance and misalignment of the coils in [12], which allows calculating the induced emf on the receive coil as a function of i_p and



Fig. 2. Schematic of a Push-Pull Class EF inverter driving an IPT coil and a reflected impedance from a mains ac-source.



Fig. 3. Receiving end circuit.

 TABLE I

 Components values for the inverter design

Component	Value	Description
C_1 (pF)	$270+C_{\rm oss}$	Vishay QUAD HIFREQ
$C_2 {\rm (pF)}$	470	Vishay QUAD HIFREQ
$C_3~(\mathrm{pF})$	256	Vishay QUAD HIFREQ
L_1 (μ H)	88	Wurth Elektronik WE-PD
L_2 (nH)	66	Coilcraft 2014VS
$L_{\rm p}$ & $L_{\rm s}$ (nH)	1181	PCB coil
$Q_1 \& Q_2$	GS66508B (650 V, 30 A) GaN FET	
C_s (pF)	117	Vishay QUAD HIFREQ
C_b (nF)	100	Vishay QUAD HIFREQ
$C_o~({\rm nF})$	500	Vishay QUAD HIFREQ
D_1 - D_4	C3D02060E-TR (600 V, 2 A) SiC diode	
PFC stage	LT8312EMS Demo Board	

k, (1), as also the reflected impedance on the transmit coil as $Z_{eq} = R_{eq} + jX_{eq}$, where:

$$R_{\rm eq} = \frac{4\pi^2 f_{\rm i_p}^2 k^2 L_{\rm p} L_{\rm s} \left(R_{\rm s} + R_{\rm sec}\right)}{\left(R_{\rm s} + R_{\rm sec}\right)^2 + \left(2\pi f_{\rm i_p} L_{\rm s} + X_{\rm sec}\right)^2},\tag{3}$$

$$X_{\rm eq} = -\frac{4\pi^2 f_{\rm i_p}^2 k^2 L_{\rm p} L_{\rm s} \left(2\pi f_{\rm i_p} L_{\rm s} + X_{\rm sec}\right)}{\left(R_{\rm s} + R_{\rm sec}\right)^2 + \left(2\pi f_{\rm i_p} L_{\rm s} + X_{\rm sec}\right)^2},\qquad(4)$$

 $R_{\rm s}$ is the receiver-coil's equivalent-series-resistance, $R_{\rm sec}$ the rectifier's input resistance, and $X_{\rm eq}$ the rectifier's input reactance, positive if inductive and negative if capacitive.

B. Design of the Transmit-side Circuit

High-frequency single-switch resonant inverters, namely Class E and Class EF, are effectively current-source driven when the purpose of the input inductance (L_1 in Fig. 2) is not to be part of the resonant circuit (e.g. [13]) but to pass dc and block ac currents, i.e. an infinite choke [8]. A large inductance at the input of a power converter is convenient because it decouples the high frequency currents of the switch from the power source, and also absorbs residual line inductances. This feature of inherently continuous input current, is why boost converters, which have this same characteristic, are most often preferred for shaping the input current of a system connected to a single phase power supply [14].

The proposed inverter (Fig. 2) is a push-pull variation of the load-independent Class EF introduced in [15], which in this work is fed from a rectified ac-voltage source for the first time. The design was done following the load-independent guidelines in [15] in order to achieve zero-voltage-switching (ZVS) independent of the load resistance. The values and specifications of the components are listed in Table I. A push-pull variation, as opposed to a single-ended one (which could also be utilised in the proposed system architecture), is selected for this design in order to achieve higher currents in the transmit coil, and therefore allow for lower coupling. For the push-pull design, the transistors must be driven with a phase difference of 180° , and the design of the passive components can be done as in [15], by taking into account that the inductance of the coil ($L_{\rm p}$ in Fig. 2) and the reflected load Z_{eq} are split between the two branches of the inverter.

The inverter operates at a constant frequency of 13.56 MHz and a fixed duty cycle of 30%, which is the duty cycle that achieves the highest power output capability of the switching devices for this topology and tuning method [15]. Frequency and duty cycle were not altered throughout the experiments since the proposed system architecture does not require power throughput control on the transmit side.

C. Design of the Receive-side Circuit

Fig. 3 shows the selected IPT rectifier topology followed by a boost converter for PFC and output voltage regulation. $C_{\rm s}$ is the capacitance that resonates the receive coil and $C_{\rm b}$ is a dc-blocking capacitance to allow each current-driven Class D rectifier to operate at different voltage offsets. The output capacitance of the two current-driven Class D rectifiers are connected in series to achieve an open-circuit output voltage of three times $\mathcal{E}_{\rm s}$, i.e. three times higher than the opencircuit output voltage of a current-driven Class D rectifier. This topology was chosen and designed so that the PFC stage would have a large enough input voltage at low coupling. The selected PFC stage requires a minimum input voltage of 90 V_{rms}, as do most of the commercially available universalinput PFC solutions.



Fig. 4. Photograph of the experimental setup.



Fig. 5. Photograph of the IPT system under test.

The output capacitance of the IPT rectifier $C_{\rm o}$ was designed to filter out high frequencies (≥ 13.56 MHz) but not the fundamental frequency of $V_{\rm rect}$, which is twice the mains frequency, 120 Hz.

IV. EXPERIMENTAL RESULTS

Photographs of the experimental setup and the IPT system are presented in Figs. 4 and 5 respectively. Experiments were performed using the following equipment: a Keysight AC6802A ac-power supply, a PX8000 precision power scope by Yokogawa to measure the input power of the inverter and the power factor at the source, a 5 Series Mixed Signal Oscilloscope by Tektronix to capture the drain voltage waveform of Q_1 and Q_2 , and the waveforms of the inverter's input voltage (V_{rect}) and input current (i_{rect}), and a WT310 power meter by Yokogawa to measure the output power.

Three types of experiments were performed. First, the inverter was powered from dc at three different voltages and was loaded gradually at three steps to verify the power capabilities of the inverter. Second, the inverter was powered using a $100 V_{\rm rms}$ 60 Hz voltage source, and was loaded as in the first experiment to verify that the proposed inverter can indeed be powered from an ac-source and achieve unity power

factor when the inductively coupled load is resistive. Third, the inverter was powered from a $100 V_{\rm rms} 60 \,\rm Hz$ voltage source and was coupled to the designed receive side which can power a dc-load of up to $150 \,\rm W$ at $400 \,\rm V$, and perform PFC at the source from the receive side.

The IPT load used in the first two experiments is an RLC circuit developed in [12] which reflects a resistive load on the transmit coil. The reflected load $(R_{\rm eq})$ was calculated at 1.55Ω when the IPT load is positioned at $18 \,{\rm cm}$ from the transmit coil, and at 3.55Ω when positioned at $15 \,{\rm cm}$.

A. First Experiment: Inverter's Performance from a dc-Source

The first experiment consisted of powering the inverter at different input dc-voltages to verify the effects produced by changes in voltage at different load ratings. The experimental waveforms on a time domain of 100 ns are shown in Fig. 6. The transistors' drain voltage waveforms show that as expected, the behaviour of the inverter is load-independent, i.e. the drain voltage converges to zero at turn-on (ZVS) independent of the load. The shape of the waveform is different for different input voltages, due to the voltage-dependent output capacitance of the transistors which affect the effective value of C_1 . However, ZVS is achieved in all cases, and this should not therefore significantly affect the performance and efficiency of the inverter.

In these experiments, a maximum input power of 440 W was achieved when the input voltage was set to 120 V and the and the reflected load was calculated at 3.55Ω .

B. Second Experiment: Inverter's Performance from an ac-Source

After verifying that the inverter is capable of operating from 0 to $150 V_{dc}$ and that the power transfer capabilities are well over 150 W at $100 V_{dc}$, we proceeded to feed the inverter with a $100 V_{rms}$ 60 Hz voltage source. Fig. 7 shows the waveforms of V_{rect} and i_{rect} when the transmit side is loaded with the IPT load. In these experiments, a power factor of 99.7% was measured at maximum load. At this point, the system's input power was measured at 293 W, which is congruent with the input power measured when the system was powered with $100 V_{dc}$ and the same load.

C. Third Experiment: System Performance from Mains-ac to Regulated-dc

The designed receive side was powered from the developed inverter in the third experiment. The system was tested at different air-gaps from 15 cm to 12 cm corresponding to a coupling range of 3 to 8%. At lower coupling (<4%), the system could only power up loads lower than 100 W, since as the load was increased, the PFC stage stopped regulating the output voltage at 400 V. The minimum coupling at which the system operated for the entire load range was at 5.3%, when the coil separation was set at 13 cm. Results are shown in Fig. 8.

At full load, the system reached an end-to-end efficiency of $73.3\,\%$ and the power factor was measured at $99.3\,\%$





50

0**0**0

0.5





Fig. 7. Experimental waveforms from the input voltage and current of the inverter when fed from an ac-source, and loaded with an inductively coupled ac-load.



Fig. 8. Experimental waveforms from the input voltage and current of the inverter when fed from an ac-source, and loaded with the proposed rectifier followed by a PFC stage at the receiver and a dc-load.

V. CONCLUSIONS

A new multi-MHz IPT system architecture which can be fed directly from the mains voltage and achieve unity power factor was proposed and showcased using a push-pull load independent Class EF inverter fed from an ac-source. The proposed system architecture takes advantage of the inherently continuous input current of single switch resonant inverters that help filter out high frequencies at the source. A boost converter at the receive side, after the IPT-rectifier, was used to shape the input current of the multi-MHz IPT system in order to achieve unity power factor.

The operation of a prototype using the proposed system architecture was demonstrated experimentally at 13.56 MHz and 150 W. Results show a an end-to-end efficiency of 73.2 % and a power factor of 99.3 % when powering a 150 W load.

ACKNOWLEDGEMENT

The authors would like to acknowledge the following funding sources: the Department of Electrical and Electronic Engineering of Imperial College London, PINN Programme by the Ministry of Science and ICT of Costa Rica MICITT, University of Costa Rica and EPSRC grant ref: EP/R004137/1 Converter Architectures.

REFERENCES

- J. T. Boys, C. Y. Huang, and G. A. Covic, "Single-phase unity powerfactor inductive power transfer system," in 2008 IEEE Power Electronics Specialists Conference, June 2008, pp. 3701–3706.
- [2] S. Weerasinghe, U. K. Madawala, and D. J. Thrimawithana, "A matrix converter-based bidirectional contactless grid interface," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 1755–1766, March 2017.
- [3] G. R. Kalra, D. J. Thirmawithana, M. Neuburger, B. Riar, U. K. Madawala, and R. Zane, "A novel boost active bridge based wireless power interface for v2g/g2v applications," in 2017 IEEE Southern Power Electronics Conference (SPEC), Dec 2017, pp. 1–6.

- [4] A. Avila, A. Garcia-Bediaga, U. Iruretagoyena, I. Villar, and A. Rujas, "Comparative evaluation of front and back end PFC IPT systems for a contactless battery charger," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 4842–4850, Sept 2018.
- [5] J. Choi, D. Tsukiyama, Y. Tsuruda, and J. Rivas, "13.56 MHz 1.3 kW resonant converter with GaN fet for wireless power transfer," in 2015 IEEE Wireless Power Transfer Conf. (WPTC), May 2015, pp. 1–4.
- [6] D. C. Yates, S. Aldhaher, and P. D. Mitcheson, "Design of 3 MHz dc/ac inverter with resonant gate drive for a 3.3 kW EV WPT system," in 2nd IEEE Annual Southern Power Electron. Conf. (SPEC), Dec 2016, pp. 1–4.
- [7] L. Jiang and D. Costinett, "A high-efficiency GaN-based single-stage 6.78 MHz transmitter for wireless power transfer applications," *IEEE Trans. on Power Electron.*, pp. 1–1, 2018.
- [8] M. K. Kazimierczuk and D. Czarkowski, *Resonant power converters*. John Wiley & Sons, 2012.
- [9] J. M. Arteaga, S. Aldhaher, G. Kkelis, D. C. Yates, and P. D. Mitcheson, "Multi-MHz IPT systems for variable coupling," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7744–7758, Sept 2018.
- [10] J. M. Arteaga, S. Aldhaher, G. Kkelis, C. Kwan, D. C. Yates, and P. D. Mitcheson, "Dynamic capabilities of multi-MHz inductive power transfer systems demonstrated with batteryless drones," *IEEE Trans. on Power Electron.*, pp. 1–1, 2018.
- [11] K. Van Schuylenbergh and R. Puers, *Inductive powering: Basic theory and application to biomedical systems*. Springer Science & Business Media, 2009.
- [12] J. M. Arteaga, L. Lan, S. Aldhaher, G. Kkelis, D. C. Yates, and P. D. Mitcheson, "A multi-MHz IPT-link developed for load characterisation at highly variable coupling factor," in *IEEE Wireless Power Transfer Conf. (WPTC)*, June 2018, pp. 1–4.
- [13] R. C. N. Pilawa-Podgurski, A. D. Sagneri, J. M. Rivas, D. I. Anderson, and D. J. Perreault, "Very-high-frequency resonant boost converters," *IEEE Trans. on Power Electron.*, vol. 24, no. 6, pp. 1654–1665, June 2009.
- [14] C. Qiao and K. M. Smedley, "A topology survey of single-stage power factor corrector with a boost type input-current-shaper," *IEEE Transactions on Power Electronics*, vol. 16, no. 3, pp. 360–368, May 2001.
- [15] S. Aldhaher, D. C. Yates, and P. D. Mitcheson, "Load-independent class E/EF inverters and rectifiers for MHz-switching applications," *IEEE Trans. on Power Electron.*, pp. 1–1, 2018.