# Letters

1826

## Stabilization of a Cascaded DC Converter System via Adding a Virtual Adaptive Parallel Impedance to the Input of the Load Converter

Xin Zhang, Member, IEEE, Qing-Chang Zhong, Senior Member, IEEE, and Wen-Long Ming

Abstract-Connecting converters in cascade is a basic configuration of dc distributed power systems (DPS). The impedance interaction between individually designed converters may make the cascaded system become unstable. The previous presented stabilization approaches not only need to know the information of the regulated converter, but also have to know the characteristics of the other converters in the system, which are contradictory to the modularization characteristic of dc DPS. This letter proposes an adaptive-input-impedance-regulation (AIIR) method, which connects an adaptive virtual impedance in parallel with the input impedance of the load converter, to stabilize the cascaded system. This virtual impedance can adaptively regulate its characteristic for different source converters. Therefore, with the AIIR method, all the load converters can be designed to a fixed standard module to stably adapt various source converters. In addition, at any cases, the AIIR approach only changes the load converter's input impedance in a very small frequency range to keep the load converter's original dynamic performance. The requirements on the AIIR method are derived and the control strategies to achieve the AIIR method are proposed. Finally, considering the worst stability problem that often occurs at the system whose source converter is an LC filter, a load converter cascaded with two different LC input filters is fabricated and tested to validate the effectiveness of the proposed AIIR control method.

*Index Terms*—Adaptive-input-impedance-regulation, cascaded system, input impedance regulator, load converter, modularization, stability, virtual impedance.

## I. INTRODUCTION

T HE dc distributed power systems (DC DPS) have been widely used in space stations, shipboard, hybrid vehicles, and renewable energy systems in the last few decades, thanks to their flexible system configurations, high efficiency, and high density power delivery capability [1]–[3]. One of the DC DPS' attractive characteristics is modularity design [4], in which each subsystem is first designed individually as a module, and then all subsystems are integrated to form DC DPS. The modularization

Manuscript received June 4, 2015; revised July 6, 2015; accepted August 4, 2015. Date of publication August 18, 2015; date of current version November 16, 2015. This work was supported by the Engineering and Physical Sciences Research Council, U.K. under Grant EP/I038586/1.

X. Zhang and W.-L. Ming are with the Department of Automatic Control and Systems Engineering, The University of Sheffield, Sheffield S1 3JD, U.K. (e-mail: xin.zhang@sheffield.ac.uk; wenlongming@gmail.com).

Q.-C. Zhong is with the Department of Electrical and Computer Engineering, Illinois Institute of Technology, Chicago, IL 60616 USA, and also with the Department of Automatic Control and Systems Engineering, The University of Sheffield, Sheffield S1 3JD, U.K. (e-mail: zhongqc@ieee.org).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2015.2469720



Fig. 1. Typical cascaded system.

characteristic of DC DPS considerably cuts down the system's development cycles and costs.

In DC DPS, there are various ways to connect subsystems, and a typical connection style is the cascaded configuration. Fig. 1 shows a typical cascaded system, which is composed of a source converter and a load converter. Though both the source and load converters can work well individually, their interactions may cause the instability of the whole system [5]–[7]. This stability problem is not really a new problem and was first reported and researched in op-amps in 1930s [8], [9]. Generally speaking, in a cascaded system, if  $Z_{oS}/Z_{iL}$  satisfies the Nyquist criterion [10], [11], the system will be stable, where  $Z_{oS}$  is the output impedance of the source converter and  $Z_{iL}$  is the input impedance of the load converter.

In order to meet the Middlebrook criterion, various solutions have been proposed, and they can be classified into two types: passive [12], [13] and active [14]–[16] methods. For passive methods, passive components, such as resistors, capacitors, and inductors, are employed. In [12] and [13], RC and RL dampers were introduced to reduce the output impedance resonant peak of the source converter, so that  $Z_{oS}$  is less than  $Z_{iL}$  in the entire frequency range and, thus, the system stability is guaranteed. However, the adoption of passive components might lead to significant power losses. As a result, active methods, which were based on advanced control of the source converter [14] and/or the load converter [15], or adding a power buffer between the source and load converters [16], were proposed.

However, compared to the stability solutions by changing the source converter's output impedance, the methods of regulating the load converter's input impedance are more difficult. This is because the load converter's input impedance is preferred to be regulated as a negative resistor for good dynamic performance [17], but this negative resistor characteristic constitutes a major problem for the stability of a cascaded system [18]. Accordingly, it is a big challenge to regulate the load converter's input impedance when ensuring the stability of the cascaded system and good dynamic performance of the load converter simultaneously. In [19], one solution to this contradictory issue was presented by developing the regulation signal maps of the

This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/



Fig. 2. Load converter's: (a) instability reason, (b) improvement.

source converter into the regulation loop of the load converter. However, this method may be unachievable in some applications. For instance, if the source converter is a simple LC filter, there do not exist regulation signals of the source converter, and as a result, the load converter's input impedance cannot be regulated to stabilize the cascaded system. Moreover, if the source converter is an LC filter, its output impedance is higher than that of other types of source converters and the system's stability problem is more likely to appear [20]. In order to overcome this shortage, a more general stability solution was proposed in [21] to improve the stability of the cascaded system via shaping the input impedance of the load converter with a parallel or series virtual impedance.

In addition, all the above-mentioned solutions not only need to know the information of the regulated converter, but also have to know the characteristics of the other converters in the system, leading to the redesign of the regulated converters with different source/load converters. This contradicts with the objective of the modularity design of DC DPS and, hence, increases the system's development cycles.

This letter introduces an AIIR method to connect a selfregulated virtual impedance in parallel with the load converter's input impedance. Thanks to this virtual impedance, the load converter can change its input impedance adaptively with different source converters to stabilize the whole system. Therefore, the AIIR method can help all the load converters to achieve modularization stably in different DC DPS. Furthermore, the proposed method only modifies the load converter's input impedance in a very small frequency range to keep the original dynamic performance of the load converter.

The other parts of this letter are organized as follows: In Section II, the instability reason of the cascaded system is reviewed and the improvement of the load converter's input impedance is discussed. Then, the AIIR control strategy is presented in Section III. After that, two different cascaded systems as numerical examples, which are composed of two different *LC* input filters and the same load converter, are designed and experimentally implemented to verify the effectiveness of the proposed AIIR method in Section IV. Finally, Section V concludes this letter.

## II. INSTABILITY REASON AND IMPROVEMENT OF THE INPUT IMPEDANCE OF THE LOAD CONVERTER

Fig. 2(a) shows the bode plots of  $Z_{oS}$  and  $Z_{iL}$  at a typical instability case. Here, if the source converter is a switching-



Fig. 3. Cascaded system with parallel-connected virtual impedance.

mode power supply,  $f_{\rm CS}$  is the cutoff frequency of its voltage loop; if the source converter is an LC input filter,  $f_{\rm CS}$  is the filter's resonant frequency. Besides,  $f_{\rm CL}$  is the cutoff frequency of the load converter's voltage loop.  $Z_{oSP}$  is defined as the peak value of  $Z_{oS}$ . According to Fig. 2(a), the cause of the instability can be summarized as follows. If  $Z_{oS}$  is intersected with  $Z_{iL}$ , and if  $f_{\rm CS}$  is less than  $f_{\rm CL}$ , the cascaded system is unstable even if the subsystems can work well individually [22]. The  $-180^{\circ}$  phase resulted by the load converter's negative resistor characteristic is the main factor that causes the instability of the cascaded system [23]. According to Fig. 2(a), the worst case of instability problem of a cascaded system occurs at full load and with an LC filter as the source converter.

According to Fig. 2(a), there is nothing more desirable than changing  $Z_{iL}$  only in the vicinity of the intersection frequencies  $(f_1 \text{ and } f_2)$  of  $|Z_{oS}|$  and  $|Z_{iL}|$ , to stabilize the cascaded system while keeping a better dynamic performance of the load converter. Therefore, as shown in Fig. 2(b), this letter only compensates the phase of  $Z_{iL}$  during  $[f_1, f_2]$ , which can ensure  $|\varphi(Z_{oS}) - \varphi(Z_{iL})| < 180^\circ$  at the intersection frequency range. Here, the improved input impedance of the load converter  $Z_{iLi}$ can be expressed as

$$Z_{iLi} = \begin{cases} -|Z_{iL1}| e^{j\theta} & f \in [f_1, f_2] \\ \\ Z_{iL} & f \notin [f_1, f_2] \end{cases}$$
(1)

where  $Z_{iL}$  is the original input impedance of the load converter,  $|Z_{iL1}|$  and  $\theta$  are the magnitude and phase of the improved input impedance of the load converter within  $[f_1, f_2]$ , respectively. In order to ensure  $|\varphi(Z_{oS}) - \varphi(Z_{iLi})| < 180^\circ$ ,  $\theta$  should meet  $\theta \in (-90^\circ, 90^\circ)$ . Since  $|\varphi(Z_{oS}) - \varphi(Z_{iLi})| < 180^\circ$  at  $[f_1, f_2]$ ,  $|Z_{iL1}|$  can be any values. In order to minimize the resulting effect on the load converter,  $|Z_{iL1}|$  is designed to be equal to  $|Z_{iL}|$ [see Fig. 2(b)].

#### III. AIIR CONTROL STRATEGY

#### A. Adaptively Regulated Virtual Impedance $Z_{via}$

As shown in Fig. 3, if a virtual impedance  $Z_{vi}$  is added in parallel with the input port of the load converter, the load converter's input impedance is changed to

$$Z_{iL} = Z'_{iL} \parallel Z_{vi} = (Z'_{iL} \cdot Z_{vi}) / (Z'_{iL} + Z_{vi})$$
(2)

where  $Z'_{iL}$  is the original input impedance of the load converter and if  $f < f_{cL}$  its expression is  $-V_{\text{bus}}^2/P_o$ .

According to (1) and (2), if  $Z_{iL} = Z_{iLi}$ ,  $Z_{vi}$  can be selected as

$$Z_{vi} = \begin{cases} \left( V_{\text{bus}}^2 / P_o \right) \cdot \left[ e^{j\theta} / (1 + e^{j\theta}) \right] & f \in [f_1, f_2] \\ +\infty & f \notin [f_1, f_2]. \end{cases}$$
(3)



Fig. 4. Adaptively regulated virtual impedance  $Z_{via}$ .



Fig. 5. Concept of AIIR control strategy.

As seen from (3), within  $[f_1, f_2]$ ,  $Z_{vi}$  is a constant value, which is determined by the load converter, otherwise,  $Z_{vi} = +\infty$ . Since  $f_1$  and  $f_2$  are very close to  $f_{CS}$  [see Fig. 2(a)], the frequency characteristics of  $Z_{vi}$  are also affected by the source converter. In other words, for a particular load converter, if its source converter is changed, its  $Z_{vi}$ 's frequency characteristics are needed to be accordingly changed. However, if  $Z_{vi}$ can be changed according to the source converter adaptively, as shown in Fig. 4, the load converter is not required to be changed anymore. Therefore, the adaptively regulated virtual impedance  $Z_{via}$  is the main aim of the proposed AIIR control strategy.

#### B. Concept of AIIR Control Strategy

Fig. 5 shows the small-signal control block of the original load converter. Its variables and transfer functions are described in Table I. If  $Z_{via}$  is required to be added in parallel with the input port of the load converter, one intuitive way is to introduce  $1/Z_{via}$  to the control block between the input voltage and input current (as shown with dashed lines in Fig. 5). However, this method cannot be achieved by control directly. In order to address this issue, the output of  $1/Z_{via}$  is moved to the output voltage reference and, hence, the transfer function to  $G_{zina}(s)$  can be equivalently adjusted, as shown with the dot-dashed lines. Fig. 5 is the concept of the proposed AIIR control strategy, and  $G_{zina}(s)$  is expressed as

$$G_{\text{Zina}}(s) = \frac{1}{Z_{\text{via}}(s)} \cdot \frac{1 + T_v(s)}{G_v(s) \cdot G_{\text{PWM}}(s) \cdot G_{id}(s)}$$
(4)

where  $T_v(s) = H_s(s)G_v(s)G_{PWM}(s)G_{vd}(s)$  is the loop gain of the voltage closed-loop of the load converter.

TABLE I Variables and Transfer Functions of Load Converter

$\hat{v}_{bus}$	Disturbance of the bus voltage	î <sub>ino</sub>	Disturbance of the input current
$\hat{v}_o$	Disturbance of the output voltage	î	Disturbance of the output current
â	Disturbance of the duty cycle	$\hat{v}_{or}$	Disturbance of the output voltage reference
$G_{PWM}(s)$	Transfer function of the modulator	$H_s(s)$	Sampling coefficient of the output voltage
$G_{\nu}(s)$	Transfer function of the voltage regulator	$Z_{inOL}(s)$	Open-loop input impedance
$Z_{oOL}(s)$	Open-loop output impedance	$G_{id}(s)$	Control to input current transfer function
$G_{vd}(s)$	Control to output voltage transfer function	$G_{iiOL}(s)$	Open-loop load to input current transfer function
$G_{unOI}(s)$	Open-loop input to output voltage transfer function		



Fig. 6. Adaptive characteristic of  $|G_{zina}(s)|$ .

## C. Realization of $G_{\text{zina}}(s)$

Substituting (3) into (4), the adaptive regulator  $G_{zina}(s)$  can be further derived as

$$G_{\text{Zina}}(s) = \begin{cases} \frac{P_o(1 + e^{-j\theta}) \left[1 + T_v(s)\right]}{V_{\text{bus}}^2 G_v(s) G_{\text{PWM}}(s) G_{id}(s)} & f \in [f_1, f_2] \\ 0 & f \notin [f_1, f_2] . \end{cases}$$
(5)

As seen from (5),  $G_{zina}(s)$  is an adaptive frequency-based piecewise function, which is shown in Fig. 6, where  $|G_{zina}(s)|$ is a nonzero value within  $[f_1, f_2]$  and zero outside  $[f_1, f_2]$ . Since  $f_1$  and  $f_2$  are very close to  $f_{CS}$ , an adaptive bandpass filter  $G_{BPFa}(s)$ , whose center frequency is  $f_{CS}$ , can be used to realize  $G_{zina}(s)$ , i.e.

$$G_{\text{Zina}}(s) = G_{\text{Zin1}}(s) \cdot G_{\text{BPF}a}(s) \tag{6}$$

where

$$G_{\rm Zin1}(s) = \frac{P_o}{V_{\rm bus}^2} \frac{(1 + e^{-j\theta}) \left[1 + T_v(s)\right]}{G_v(s)G_{\rm PWM}(s)G_{id}(s)}$$
(7)

$$G_{\rm BPFa}(s) = -\frac{s \left(2\pi f_{\rm CS}/Q\right)}{s^2 + s \left(2\pi f_{\rm CS}/Q\right) + \left(2\pi f_{\rm CS}\right)^2} \qquad (8)$$

where Q is the quality factor of the bandpass filter, whose initial value is recommended as 0.707 and can be changed manually if needed;  $f_{\rm CS}$  is changed adaptively according to different source converters. By [24], the numerator degree of  $G_{\rm zina}(s)$  is always lower than its denominator degree for all dc/dc converters. As a result,  $G_{\rm zina}(s)$  is a proper transfer function that can be fully implemented by digital processors.



Fig. 7. Realization of the adaptive input impedance regulator  $G_{zina}(s)$ .



Fig. 8. Impact of  $K_p$  and  $K_i$  on  $G_{zina}(s)$ : (a) large  $K_p$  and  $K_i$ , (b) small  $K_p$  and  $K_i$ .

According to (7), (8) and the dot-dashed line in Fig. 5,  $G_{\text{zina}}(s)$  can be realized by Fig. 7. As shown in Fig. 7, in subcircuit A,  $v_{\text{bus}}$  first goes through a high-pass filter  $\frac{s}{s+10}$  to remove the dc component and to extract  $\triangle v_{\rm bus}$ , and then  $|\triangle v_{\rm bus}|$  is obtained by an absolute value block. After that, this is compared with zero, and the error is amplified by a PI controller. If the system is unstable, the output of the controller would be increased from zero and regulate the center frequency of  $G_{\text{BPF}a}(s)$ . Besides, if the output of the controller arrives at  $f_{\rm CS}$ ,  $Z_{\rm via}$  would find its right frequency characteristics, stabilize the cascaded system, and make  $|\triangle v_{\text{bus}}| = 0$ . At this moment,  $S_1$  and  $S_2$ would lock  $f_{\rm CS}$  as the final center frequency of  $G_{\rm BPFa}(s)$  immediately and not change it during the left running time. After that, any disturbances in the  $v_{\rm bus}$  voltage level do not affect the parameters of  $G_{zina}(s)$ . Here, the logic of  $S_1$ ,  $S_2$ , and Relay is given in Fig. 7. In addition,  $v_{\rm bus}$  is also sent to subcircuit D to realize the function of  $G_{zin1}(s)$  in (7). The output of subcircuit D is sent to the adaptive bandpass filter  $G_{BPFa}(s)$  (see subcircuit E), whose center frequency is determined by the output of subcircuit C, to obtain the output of  $G_{zina}(s)$  in (6). Fig. 7 is the realization method of the adaptive input impedance regulator  $G_{\rm zina}(s).$ 

Note, though  $G_{zina}(s)$  can lock  $f_{CS}$  as the final center frequency of  $G_{BPFa}(s)$  after finding it, too large  $K_p$  and  $K_i$  parameters should be avoided in the design of the PI controller in the Section B of Fig. 7. As shown in Fig. 8(a), it is because, if  $K_p$  and  $K_i$  are too large, it may make the output of the PI controller increase so much during the first sampling period after the system is started and, hence,  $f_{CS}$  is skipped. As a result, small  $K_p$  and  $K_i$  are preferred for the PI controller [see Fig. 8(b)]. The only compromise is that the  $G_{zina}(s)$  may spend a slightly longer time before the right  $f_{CS}$  is found. However, if



Fig. 9. Operation flow of the AIIR control method.

the AIIR controller finds the right  $f_{\rm CS}$ , the PI controller will be disabled and the  $K_p$  and  $K_i$  do not affect any steady or dynamic performance of the load converter. Therefore, small  $K_p$  and  $K_i$  can be accepted practically.

### D. Operation Flow of the AIIR Control Method

Fig. 9 gives the operation flow of the AIIR control method. First, check both source and load converters to make sure they can work well individually. Then, if the cascaded system is unstable, the AIIR controller will be utilized. For the AIIR controller, the initial value of Q is set as 0.707. It is because Q =0.707 can ensure a relatively narrow passband for  $G_{BPFa}(s)$ , and if 0.707 is also suitable for Q, the AIIR controller not only can stabilize the cascaded system, but also can keep the original dynamic performance of the load converter. However, if the system is still unstable, it means that 0.707 is too larger than Qand the bandwidth of  $G_{BPFa}(s)$  is smaller than  $(f_2 - f_1)$ , then, Q should be reduced and the above procedures should be done again until the suitable Q is found.

It is worth pointing out that, though the type of the typical input voltage feed-forward control loop seems similar with the proposed AIIR control block, they are totally different. The purpose of the typical input voltage feed-forward control loop is to regulate the input impedance of the load converter as a pure negative resistor within the whole frequency range. However, the purpose of the AIIR control method is to remove the negative resistor characteristic out of the input impedance of the load converter. As a result, the proposed AIIR control method can stabilize the cascaded system, but the typical input voltage feedforward method cannot.

#### IV. EXPERIMENTAL VERIFICATION

Since the worst instability phenomenon is most likely to happen at the cascaded system whose source converter is an *LC* filter, the AIIR control strategy is applied into two such unstable 100-W cascaded systems. As shown in Fig. 10, the two cascaded systems utilize the same load stage, which is a 48–24 V buck converter with 20-kHz switching frequency. If the load stage is connected to the source stage 1, which is an input filter formed



Fig. 10. Example cascaded systems.



Fig. 11. Bode plots of example systems at full load.

by a 6-mH inductor and a 150- $\mu$ F capacitor, the first unstable system is formed. On the other hand, if the load converter is connected to the source stage 2, which is an input filter whose inductor and capacitor are 6 mH and 60  $\mu$ F, respectively, the second unstable system is then formed.

Fig. 11 shows the bode plots of the example systems, where  $Z_{oS1}$ ,  $Z_{oS2}$ , and  $Z_{iL}$  are the output impedance of source stage 1, source stage 2, and the input impedance of the load converter at full load, respectively. It can be seen that both the cascaded systems are unstable.

According to Figs. 5 and 7, an adaptive input impedance regulator  $G_{zina}(s)$  is introduced to the load converter. Here,  $\theta$  is selected as 0. Then, as shown in Fig. 11,  $Z_{iLi}$  is modified into  $Z_{iLi1}$  in the first cascaded system and  $Z_{iLi2}$  in the second cascaded system adaptively. In this case,  $|\varphi(Z_{oS}) - \varphi(Z_{iLi})| < 180^{\circ}$  at the intersection frequencies in both cases. Therefore, the modified cascaded system with the AIIR control method is stable and the design of  $G_{zina}(s)$  is appropriate. In addition, Fig. 11 also shows that  $G_{zina}(s)$  can achieve the modified input impedance in Fig. 2(b), i.e., only changing the input impedance's phase without changing its magnitude, which can minimize the resulting effect on the load converter.

The experimental results of the first example system are given in Fig. 12, where the waveforms of  $v_{bus}$  and  $v_o$  are their ac com-



Fig. 12. Experimental waveforms with the source stage 1: (a) steady-state waveforms with rated input voltage and rated load, (b) dynamic waveforms when the input voltage stepped down from 100% rated to 80% rated voltage at full load, (c) dynamic waveforms when the load increased from 10% rated to 100% rated load at rated input voltage.

ponents to clearly show the oscillation  $(i_L, v_{bus}, i_{L1}, and v_o$  are illustrated in Fig. 10). As seen from Fig. 12(a), this cascaded system is unstable without the AIIR control strategy. After the AIIR control strategy was applied, it spent about 45.56 ms to adjust the parameters of  $G_{zina}(s)$  and to stabilize the cascaded

Tek PreVu 140kHz Noise Filter Start AIIR 4: [5 A/div] 2.2 ms vbus: [20 V/div] i/1: [5 A/div] vo: [5 V/div] 20.0 V 5.00 V 20.0ms -8.00000ms 1 1.3.20 V < 10 Hz 12:31:58 (a) Tek PreVu 140kHz Noise Filter  $V_{in}: 48 \text{ V} \rightarrow 38.4 \text{ V}$ iz: [5 A/div] vbus: [20 V/div] 1 in: [5 A/div] vo: [5 V/div] 2 5.00 V N 20.0 V Ð 2 < 10 Hz 16:42:50 20.0ms 77.6000 13.20 V (b) Tek PreVu 140kHz Noise Filter  $i_{\alpha}: 0.417 \text{ A} \rightarrow 4.17 \text{ A}$ i: [5 A/div] vbus: [20 V/div] 1 iLi: [5 A/div] vo: [5 V/div] 20.0 V 5.00 V 1 1 2 2 1 1.3.20 V < 10 Hz 17:20:02 20.0ms 1.10120 (c)

Fig. 13. Experimental waveforms with the source stage 2: (a) steady-state waveforms with rated input voltage and rated load, (b) dynamic waveforms when the input voltage stepped down from 100% rated to 80% rated voltage at full load, (c) dynamic waveforms when the load increased from 10% rated to 100% rated load at rated input voltage.

system automatically. Fig. 12(b) shows dynamic waveforms of the modified system with the AIIR control strategy when its input voltage stepped down from 100% rated to 80% rated voltage at the full load. It is clear that the AIIR control strategy can work well during an input voltage change. Fig. 12(c) shows dynamic waveforms of the modified system with the AIIR control strategy when its load increased from 10% rated to 100% rated load at the rated input voltage. It is demonstrated that the AIIR control strategy can also work well during a load change.

Similarly, Fig. 13(a)–(c) gives the steady-state waveforms, input voltage, and load dynamic waveforms of the second example system. Again, it is verified that the AIIR control strategy not only can adaptively solve the instability problem of the cascaded system, but also can work well during dynamic process.

## V. CONCLUSION

In order to solve the instability problem of the cascaded system, and also to facilitate the modularization of DC DPS, AIIR control strategy has been proposed in this letter. It has been theoretically demonstrated that the proposed strategy can adaptively regulate the input impedance of the load converter for different source converters. Therefore, the load converter can be designed as a standard module connected to any source converters. Additionally, since the AIIR method only modifies the input impedance of the load converter in a small range of frequencies, the original dynamic performance of the load converter is well maintained. Finally, the AIIR control strategy has been experimentally verified on two cascaded systems.

#### ACKNOWLEDGMENT

The authors would like to thank the reviewers for their insightful and interesting comments, which have helped the authors significantly improve the quality of this letter.

## REFERENCES

- Q.-C. Zhong and T. Hornik, Control of Power Inverters in Renewable Energy and Smart Grid Integration. Hoboken, NJ, USA: Wiley, 2013.
- [2] F. Blaabjerg, A. Consoli, J. Ferreira, and J. Van Wyk, "The future of electronic power processing and conversion," *IEEE Trans. Power Electron.*, vol. 20, no. 3, pp. 715–720, May 2005.
- [3] R. Haroun, A. Cid-Pastor, A. El Aroudi, and L. Martinez-Salamero, "Synthesis of canonical elements for power processing in DC distribution systems using cascaded converters and sliding-mode control," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1366–1381, Mar. 2014.
- [4] S. Luo, "A review of distributed power systems part I: DC distributed power system," *IEEE Aerosp. Electron. Syst. Mag.*, vol. 20, no. 8, pp. 5–16, Aug. 2005.
- [5] X. Wang, F. Blaabjerg, and W. Wu, "Modeling and analysis of harmonic stability in an AC power-electronics-based power system," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6421–6432, Dec. 2014.
- [6] S. Vesti, T. Suntio, J. Oliver, R. Prieto, and J. Cobos, "Impedance-based stability and transient-performance assessment applying maximum peak criteria," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2099–2104, May 2013.
- [7] W. Du, J. Zhang, Y. Zhang, and Z. Qian, "Stability criterion for cascaded system with constant power load," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1843–1851, Apr. 2013.
- [8] R. Kline, "Harold black and the negative-feedback amplifier," *IEEE Control Syst.*, vol. 13, no. 4, pp. 82–85, Aug. 1993.
- [9] H. Black, "Stabilized feed-back amplifiers," *Elect. Eng.*, vol. 53, no. 1, pp. 114–120, Jan. 1934.
- [10] R. D. Middlebrook, "Input filter considerations in design and application of switching regulators," in *Proc. IEEE Ind. Appl. Soc.*, May 1979, pp. 366–382.
- [11] J. Sun, "Impedance-based stability criterion for grid-connected inverters," IEEE Trans. Power Electron., vol. 26, no. 11, pp. 3075–3078, Jan. 2011.
- [12] M. Cespedes, L. Xing, and J. Sun, "Constant-power load system stabilization by passive damping," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 1832–1836, Jul. 2011.

- [13] X. Yu and M. Salato, "An optimal minimum-component DC/DC converter input filter design and its stability analysis," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 829–840, Feb. 2014.
- [14] A. Khaligh, A. Rahimi, and A. Emadi, "Modified pulse-adjustment technique to control DC/DC converters driving variable constant-power loads," *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 1133–1146, Mar. 2008.
- [15] X. Liu, A. Forsyth, and A. Cross, "Negative input-resistance compensator for a constant power load," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3188–3196, Dec. 2007.
- [16] X. Zhang, D. Vilathgamuwa, K.-J. Tseng, B. Bhangu, and C. Gajanayake, "Power buffer with model predictive control for stability of vehicular power systems with constant power loads," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5804–5812, Dec. 2013.
- [17] R. W. Erickson and D. Maksimov, Fundamentals of Power Electronics. Norwell, MA, USA: Kluwer, 2001.
- [18] D. Marx, P. Magne, B. Nahid-Mobarakeh, S. Pierfederici, and B. Davat, "Large signal stability analysis tools in DC power systems with constant power loads and variable power loads: A review," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1773–1787, Apr. 2012.

- [19] X. Wang, R. Yao, and F. Rao, "Subsystem-interaction restraint in the two-stage DC distributed power systems with decoupling-controlledintegration structure," *IEEE Trans. Ind. Electron.*, vol. 52, no. 6, pp. 1555–1563, Dec. 2005.
- [20] X. Zhang, X. Ruan, H. Kim, and C. K. Tse, "Adaptive active capacitor converter for improving stability of cascaded dc power supply system," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1807–1816, Apr. 2013.
- [21] X. Zhang, X. Ruan, and Q.-C. Zhong, "Improving the Stability of Cascaded DC/DC Converter Systems via Shaping the Input Impedance of the Load Converter with a Parallel or Series Virtual Impedance," *IEEE Trans. Ind. Electron.*, to be published.
- [22] G. Thandi, R. Zhang, K. Xing, F. Lee, and D. Boroyevich, "Modeling, control and stability analysis of a PEBB based DC DPS," *IEEE Trans. Power Del.*, vol. 14, no. 2, pp. 497–505, Apr. 2006.
- [23] X. Zhang, X. Ruan, and C. Tse, "Impedance-based local stability criterion for DC distributed power systems," *IEEE Trans. Circuits Syst. I, Regular Papers*, vol. 62, no. 3, pp. 916–925, Mar. 2015.
- [24] S. Cuk, "Modeling, analysis, and design of switching converters," Ph.D. dissertation, California Inst. Technol., Pasadena, CA, USA, Nov 1976.