



#### Strathprints Institutional Repository

Gupta, Swati and Hannah, Stuart and Gleskova, Helena (2014) Correlation between the structure of the dielectric monolayer and the performance of low-voltage transistors based on pentacene. In: Organics, Photonics and Electronics: Faraday Discussion 174, 2014-09-08 - 2014-09-10, University of Strathclyde. , http://dx.doi.org/10.1039/C4FD90074J

This version is available at http://strathprints.strath.ac.uk/57138/

**Strathprints** is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (<a href="http://strathprints.strath.ac.uk/">http://strathprints.strath.ac.uk/</a>) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to Strathprints administrator: <a href="mailto:strathprints@strath.ac.uk">strathprints@strath.ac.uk</a>

# CORRELATION BETWEEN THE STRUCTURE OF THE DIELECTRIC MONOLAYER AND THE PERFORMANCE OF LOW-VOLTAGE TRANSISTORS BASED ON PENTACENE

# Swati Gupta, Stuart Hannah and Helena Gleskova

Department of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, United Kingdom

#### > INTRODUCTION

Alkyl phosphonic acids (C<sub>n</sub>PA) are becoming a material of choice for passivation of high-k oxides in organic thin-film transistors with ultra-thin gate dielectrics. A monolayer of phosphonic acid inserted between the inorganic oxide and the organic semiconductor provides two main benefits: (i) the density of the charge carrier traps associated with the surface -OH groups of the oxide is reduced because these groups act as binding sites for the organic molecules; and (ii) the low surface energy of the organic monolayer may reduce the density of defects in the subsequently deposited conjugated polymer.

To date such monolayers have been assembled from solutions only. We have recently developed a vapour-phase self-assembly of n-octylphosphonic acid (C<sub>8</sub>PA) monolayer in vacuum that leads to a well chemisorbed monolayer of C<sub>8</sub>PA. When such a monolayer is attached to ~9-nm thick aluminium oxide to form an ultra-thin dielectric implemented in low-voltage organic thin-film transistors based on pentacene, the transistor performance exhibits measurable changes upon alteration of the structure of the C<sub>8</sub>PA monolayer.

#### > AIM

- Seek correlation between the structure of the dielectric and the short- and long-term performance of organic thin-film transistors
- Optimize the vapour-phase self-assembly of n-octylphosphonic acid monolayer

#### > EXPERIMENTAL DETAILS N-octylphosphonic acid growth **Substrate temperature:** 25 - 150°C Fully dry fabrication process boat with n-octyl Rate: 0.3 - 10 Å/s • AlO<sub>x</sub> is prepared by UV/ozone oxidation of aluminium phosphonic acid Thickness: 100 Å

# **Monolayer formation**

Anneal: 160°C, 25 – 210 min monolayer of ← n-octylphosphonic acid

• All other layers are thermally evaporated in Minispectros vacuum system (K.J. Lesker)

glass aluminium n-octylphosphonic oxide (~ 9 nm) acid (~ 1 nm)

**Transistor cross-section** 

 $L = 30, 50, 70, 90 \mu m$ ;  $W = 1000 \mu m$ 

#### Samples for FTIR, AFM and WCA

FTIR – Fourier Transform Infrared Spectroscopy AFM – Atomic Force Microscopy WCA – Water Contact Angle Measurement

# > BIAS STRESS

Performed on 3 sets of transistors with altered C<sub>8</sub>PA monolayer preparation:

- a) C<sub>8</sub>PA deposited at 25°C at 3 Å/s and annealed at 160°C for 25 210 minutes (Post-growth anneal series) 50-nm-thick pentacene deposited at 25°C at 0.24 Å/s, 50-nm-thick Au deposited at 3 Å/s
- b)  $C_8PA$  deposited at 25 150°C at 3 Å/s and annealed at 160°C for 180 minutes (Growth temperature series) - 50-nm-thick pentacene deposited at 70°C at 0.24 Å/s, , 50-nm-thick Au deposited at 3 Å/s
- c)  $C_8PA$  deposited at 25°C at 0.3 10 Å/s and annealed at 160°C for 180 minutes (Growth rate series) - 50-nm-thick pentacene deposited at 55°C at 0.24 Å/s, , 50-nm-thick Au deposited at 3 Å/s
- All transistors were bias-stressed up to 5000 seconds with  $V_{\rm gs} = V_{\rm ds} = -3$  V and the source electrode grounded
- Transfer characteristics measured at certain intervals to determine  $V_{\rm t}$ , S,  $\mu$ , and  $I_{\rm d}$
- Time constant  $\tau$  and stretching parameter  $\beta$  determined for each of  $\Delta V_{\rm t}$   $\Delta S$ ,  $\mu/\mu(t=0)$ , and  $I_{\rm d}/I_{\rm d}(t=0)$

# $\frac{\mu(t)}{\mu(0)} = \frac{\mu(\infty)}{\mu(0)} + \left[1 - \frac{\mu(\infty)}{\mu(0)}\right] \cdot e^{-\left(t/\tau_{\mu}\right)\beta_{\mu}}$ $\frac{I_{d}(t)}{I_{d}(t)} = \frac{I_{d}(\infty)}{I_{d}(\infty)} + \left| 1 - \frac{I_{d}(\infty)}{I_{d}(\infty)} \right| e^{-(t/\tau_{Id})\beta_{Id}}$

#### > RESULTS **POST-GROWTH ANNEAL SERIES AFM** AIO<sub>x</sub>/C<sub>8</sub>PA AIO<sub>x</sub>/C<sub>8</sub>PA-**WCA** 210-minute 25-minute 210-minute 25-minute $AIO_x$ anneal anneal anneal as-deposited $AlO_x$ as-deposited $46.6^{\circ} \pm 0.2^{\circ}$ $101.5^{\circ} \pm 0.3^{\circ}$ $106.4^{\circ} \pm 0.4^{\circ}$ $107.4^{\circ} \pm 0.5^{\circ}$ R = 0.45 nmR = 4.5 nmR = 0.48 nmR = 0.36 nmFTIR **GATE DIELECTRIC PROPERTIES AS-FABRICATED TRANSISTORS** $V_{DS} = -2.0 \text{ V}$ -1.75 V 10-9 1100 -1.5 V 180 240 Wavenumber (cm<sup>-1</sup>) $V_{GS} = -1.25 \text{ V}$ C<sub>8</sub>PA desorption time (min) Al-to-Au voltage (V) -2 -1.5 -1 -2 -1.5 -1 -0.5 0 $V_{GS}(V)$ $V_{DS}(V)$ C<sub>8</sub>PA thickr (nm) C<sub>8</sub>PÂ 25 min $- C_8^{\circ} PA 90 min$ **- - -** 25 min (on-to-off) - – C<sub>s</sub>PA 210 min 120 180 240 C<sub>8</sub>PA desorption time (min) C<sub>8</sub>PA desorption time (min) Wavenumber (cm<sup>-1</sup>) **BIAS STRESS** $3.3 \times 10^6$ 0.15 $4.0 \times 10^4$ 0.35 $4.5 \times 10^2$ 0.61 $3.0 \times 10^2$ 0.29 $8.8 \times 10^3$ 0.23 $7.0 \times 10^4$ 0.36 $5.7 \times 10^2$ 0.61 $3.7 \times 10^2$ 0.30 $0.26 \quad 5.3 \times 10^6 \quad 0.42 \quad 5.7 \times 10^2 \quad 0.61 \quad 1.8 \times 10^2 \quad 0.33$ $7.5 \times 10^{2}$ 0.28 $3.7 \times 10^{10}$ 0.72 $7.0 \times 10^{2}$ 0.65 $1.4 \times 10^{2}$ 0.34 Long post-growth anneal leads to the lowest surface roughness, highest water contact angle and best molecular ordering of C<sub>8</sub>PA monolayer. Properties are similar to C<sub>8</sub>PA monolayers assembled from solution. Long post-growth C<sub>8</sub>PA anneal also leads to the highest stretching factors

for the threshold voltage and subthreshold slope.

# $\Delta V_{t} = |V_{t}(t) - V_{t}(0)| = |V_{t}(\infty) - V_{t}(0)|. \left[1 - e^{-(t/\tau_{Vt})\beta_{Vt}}\right]$ $\Delta S(t) = S(t) - S(0) = (S(\infty) - S(0)). \left[1 - e^{-(t/\tau_{S})\beta_{S}}\right]$

WCA

**Growth T** 

(°C)

WCA (°)

113.5 ± 1.4

112.1 ± 1.4

111.1 ± 0.7

#### R = 0.36 nmR = 0.38 nm150 $107.9 \pm 0.8$ R = 0.54 nm**FTIR** - - C<sub>8</sub>PA 25°C ---- C<sub>8</sub>PA 75°C --- C<sub>8</sub>PA 150°C 2900 Wavenumber (cm<sup>-1</sup>) **BIAS STRESS** 0.70 $3.6 \times 10^2$ 0.65 $2.2 \times 10^2$ 0.34 $0.27 1.1 \times 10^4$ 0.60 $3.8 \times 10^{2}$ $0.53 \quad 2.2 \times 10^2 \quad 0.35$ 0.53 $2.6 \times 10^2$ 0.37 $0.25 1.7 \times 10^4$ $0.59 5.6 \times 10^2$ 125 0.25 $5.0 \times 10^3$ 0.51 $5.7 \times 10^2$ 0.50 $2.6 \times 10^2$ 0.38 $2.9 \times 10^{3}$ **GROWTH RATE SERIES WCA** FTIR WCA (°) Rate (Å/s) $111.5 \pm 0.3$ 112.1 ± 0.5 $109.3 \pm 0.6$ 109.9 ± 1.3 10 **BIAS STRESS** 0.37 $1.4 \times 10^3$ 0.60 $1.1 \times 10^3$ 0.63 $4.6 \times 10^2$ 0.44

0.35  $1.5 \times 10^3$  0.59  $1.3 \times 10^3$  0.70  $3.2 \times 10^2$  0.39

**GROWTH TEMPERATURE SERIES** 

150°C

125°C

**AFM** 

25°C

## > CONCLUSIONS

Correlation between monolayer structure and long-term transistor stability was uncovered.

Bias stress time (s)

- C<sub>8</sub>PA annealing has the largest effect on the bias-induced transistor degradation, then the growth temperature and finally the evaporation rate.
- The best  $C_8PA$  properties were obtained at 25°C, 1-3 Å/s and 210-minute anneal. This correlates with improved transistor performance.
- These conditions lead to highest values of  $\beta$  for  $V_{t}$  and S indicating narrower distribution of carrier traps. Pentacene growth also has a minor effect on the values of  $\beta$  and  $\tau$ .

### > ACKNOWLEDGEMENTS

We would like to thank the School of Engineering of University of Glasgow for transistor fabrication support, P. Šutta from New Technology Research Centre of University of West Bohemia for FTIR measurements, and D. Lamprou from Strathclyde Institute for Pharmacy and Biological Sciences, University of Strathclyde, for WCA measurements. In addition, our thanks go to R. Ulijn from Pure and Applied Chemistry, University of Strathclyde, for access to an AFM.

