

Strathprints Institutional Repository

Blair, Steven Macpherson (2015) Beckhoff and TwinCAT 3 System Development Guide. [Report] ,

This version is available at http://strathprints.strath.ac.uk/55254/

Strathprints is designed to allow users to access the research output of the University of Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights for the papers on this site are retained by the individual authors and/or other copyright owners. Please check the manuscript for details of any other licences that may have been applied. You may not engage in further distribution of the material for any profitmaking activities or any commercial gain. You may freely distribute both the url (<u>http://strathprints.strath.ac.uk/</u>) and the content of this paper for research or private study, educational, or not-for-profit purposes without prior permission or charge.

Any correspondence concerning this service should be sent to Strathprints administrator: strathprints@strath.ac.uk



Beckhoff and TwinCAT 3 System Development Guide

December 2015

Steven Blair University of Strathclyde

Contents

1	Intr	oduction	2
2	Twi	nCAT 3 Installation on Development PC	3
3	Cor	nnecting to a Hardware Controller	4
4	Twi	nCAT 3 – Typical C++ Project Configuration	5
	4.1	C++ Module	5
	4.2	Assigning Module Instances to Processor Cores	9
	4.3	Using a TMC File	
	4.4	Real-Time Monitoring	
5	Inte	grating Simulink Models	
	5.1	Manual Compilation of Generated C++ Code within TwinCAT	
	5.2	Using Simulink-TwinCAT 3 Integration	
6	Ref	erences	

Abbreviations

CPU	Central Processing Unit
10	Input or Output
PC	Personal Computer
PMU	Phasor Measurement Unit

- PMU TMC TwinCAT Module Class
- **WDK** Windows Driver Kit

1 Introduction

This document is a guide for setting up a Beckhoff hardware controller and a development PC. It is assumed that the development PC runs Windows 7 or Window 8/8.1, although other versions of Windows (including 32-bit and 64-bit) should also work. In particular, guidance is given on using C++ modules and integrating MATLAB Simulink models within TwinCAT 3.

This guide supplements existing Beckhoff documentation:

- Webinar on TwinCAT 3 C++ integration: <u>http://multimedia.beckhoff.com/webinar/en/Webinar TwinCAT 3 C plusplus Integra</u> <u>tion/default.htm</u>
- C++ Quick Start Guide: <u>https://infosys.beckhoff.com/english.php?content=../content/1033/tc3_c/7205759414</u> <u>8625035.html&id=</u>
- The comprehensive manual is available here: ftp://ftp.beckhoff.com/Document/automation/twincat3/TC1300 C EN.pdf
- The Beckhoff Information System (available at: <u>http://infosys.beckhoff.com/index en.htm</u>) contains general documentation and some code examples; however, many examples are for TwinCAT 2 and cannot be used in TwinCAT 3.

2 TwinCAT 3 Installation on Development PC

- 1. Install Visual Studio. There are several versions which are compatible with TwinCAT 3, and provide full functionality:
 - a. Free download: Visual Studio Community 2013 (available here: <u>https://www.visualstudio.com/en-us/news/vs2013-community-vs.aspx</u>). Note that TwinCAT 3 does not yet support the 2015 version.
 - b. Commercial: Visual Studio 2010, 2012, or 2013 (Professional, Premium, or Ultimate).
 - c. Within Strathclyde, the 2013 Professional edition can obtained from the <u>Microsoft DreamSpark agreement</u>, for teaching and non-commercial research purposes.

Note that if you install TwinCAT 3 without Visual Studio already installed, it will install "Visual Studio 2010 Shell". This version is not suitable for C++ development or debugging.

- Install Microsoft Windows Driver Kit (WDK) 7 and set up a Windows environment variable, as described by the following instructions: <u>http://infosys.beckhoff.com/english.php?content=../content/1033/tc3 c/54043195639</u> <u>122187.html&id=</u>
- 3. Download TwinCAT 3 from http://www.beckhoff.co.uk/english.asp?download/tc3-downloads.htm?id=1905053019883865
 - a. You need to create an account on the Beckhoff website to access downloads.
 - b. The specific download is found in the "Software" > "TE1xxx | Engineering" section, and is called "TwinCAT 3.1 – eXtended Automation Engineering (XAE)".
- 4. When using TwinCAT 3, you might be asked to create or renew licenses. This is normal. Licenses last for one week, but can be simply renewed, perpetually, when needed. Licenses only need to be purchased for commercial work.
- 5. For 64-bit targets, two additional steps must be done:
 - a. On the development PC, set up digital driver signing. The process is given here:

<u>http://infosys.beckhoff.com/english.php?content=./content/1033/tc3_c/63050</u> <u>394893879947.html&id=</u>. Note that step 3 is only required for executing the system on the local development machine.

- b. On the hardware target, execute the "bcdedit /set testsigning yes" command (step 3 from the link above) and reboot the device.
- 6. Visual Studio with TwinCAT 3 can be opened form the Windows system tray icon, and a new TwinCAT 3 project can be created as described here: http://infosys.beckhoff.com/english.php?content=../content/1033/tc3 c/54043195639 143947.html&id=17135.

3 Connecting to a Hardware Controller

A TwinCAT "target" is the hardware device which will ultimately execute a control system. Typically, the target will be one of the Beckhoff hardware controllers (such as the CX1020, etc.), but the local development PC can also be used as the target for testing purposes.

To use a hardware controller:

- Connect one of the Ethernet interfaces on the Beckhoff controller to the development PC. This can be a direct connection, or via a switch. Set the PC's network interface IP address to be on the same subnet as the control. For example, if the controller's IP address is 192.168.2.10 with a subnet mask of 255.255.255.0, then the PC's IP address could be set to 192.168.2.20. Note that Beckhoff controllers must not be added to a corporate Windows domain, because this conflicts with the functionality.
- 2. Create a new TwinCAT 3 project (or use an existing project) in Visual Studio.
- 3. In the Solution Explorer panel, double-click on the "SYSTEM" for your project and select "Choose target...". Select "Search (Ethernet)". Press "Broadcast Search" and select the appropriate network interface (if there is more than one). Select the appropriate controller device in the list. You may need to select the "IP address" radio box before adding the route. Enter the device username and password (by default: "Administrator" and "1"). This process is described in further detail here: http://infosys.beckhoff.com/english.php?content=../content/1033/tc3 system/html/tcs

4 TwinCAT 3 – Typical C++ Project Configuration

This section describes adding a C++ module to a TwinCAT 3 project.

4.1 C++ Module

In the Solution Explorer panel, right click on "C++" and "Add New Item...". Select "TwinCAT Driver Project", choose a name, and click on "Add".



Figure 1: Initial C++ module creation

There are several C++ module templates to choose from:



Figure 2: C++ module template

Select the option with "Cyclic IO" and click on "Add". Select a name for the Module Class:

TwinCAT Class Wizard										
	winCAT Class Wizard									
Short name	SingleCoreModule									
Class name	CSingleCoreModule									
Header file name	SingleCoreModule.h									
Source file name	SingleCoreModule.cpp									
	Cancel OK									

Figure 3: Module Class name

This results in a "Module Project" with a TwinCAT Module Class (TMC) file and some pregenerated C++ code. For example a template CycleUpdate() function has been created within the main module C++ file (SingleCoreModule.cpp in this example):



Figure 4: Example of initial generated code

However, this Module Class is merely "template", and you must still create an instance (or "object") of the Module Class to assign to a processor core on a target controller.

Right click on the C++ project, select "Add New Item", and find your "published" module, as shown below:

TwinCAT Project1 - Microsoft Visual Studio		🖓 🕅 Quick Launch (Ctrl+Q)
FILE EDIT VIEW PROJECT BUILD DEBUG TWINCAT PLC TEAM TOO	S TEST SCOPE ANALYZE WINDOW HELP	Sign in 🔛
○ • ○ 12 • 12 • 12 ■ 4 × 12 12 • 7 • 7 • ► Attach •	- · · · · · · · · · · · · · · · · · · ·	- 《종·@ 旨 At 111 (관 관) 정 21 ▲ 위 개 11 등
	(Global Scope)	
Search Solution Evplorer (Ctrl+1)	#include "TestClass.h"	÷
Solution 'TwinCAT Project' (1 project)		Î
8 4 Test multi-core	<pre> TestClass::TestClass() </pre>	
SYSTEM	test_variable = 0;	
Real-Time	Insert TcCom Object	
1 Tasks	Sanake Marco McMan Descusive Oki/ (Clinic Castle data)	
TcCOM Objects	Vealor Name Multiclientocessing_out (Congrectientoure) DK	
MOTION	Type: E C++ Module Vendor Cancel	
A PLC	CSingleCoreModule [Module]	
⊿ 🔛 C++		
MultiCoreProcessing MultiCoreProcessing	Interd Instance	
External Dependencies	Baland	
General Header Files MultiCoreProcerringClassEactory.h	neuau	
MultiCoreProcessingInterfaces.h		
MultiCoreProcessingServices.h		
B SingleCoreModule.h		
D TcPch.h		
✓ Source Files D MultiCoreProcessing rc		
** MultiCoreProcessingClassFactory.cpp		
** SingleCoreModule.cpp ** TcReb.cop		
 TMC Files 		
MultiCoreProcessing.tmc		
P III IwinCAT RI Files	File: c:\Llsers\nau03113.DS\documents\visual studio 2013\Projects\T winCAT Project1\T win/	
t+ TestClass.cpp		*
D TestClass.h	Outout	* 0 X
^a E Devices	Show output from: Build - L 등 늘 놀 몯 행	
Mappings	TestClass.cpp	A
	Add directive to 'precompiled header (.h) file' or rebuild precompiled header	and a second second
	Done building project "MultiCoreProcessing.vcxproj" FAILED.	add '#include ""' to your source?
	Done building project "MultiCoreProcessing.vcxproj" FAILED. ====================================	
Solution Explorer Team Explorer Resource View	Error List Output Find Results 1 Find Symbol Results	
This item does not support previewing		Ln.8 Col.1 Ch.1 INS
	Projecter M Turine CAT Descript 120 150 00 04 . Pa	14:26
		10/11/2015

Figure 5: Creating an instance of a Module Class

This means that you can create multiple object instances from the same Module Class template.

4.2 Assigning Module Instances to Processor Cores

In "SYSTEM" > "Real-Time", enable the required CPU cores (you may first need to click "Read from Target") and set the required Base Time:

™incAT Project1 - Microsoft Visual Studio File EDIT View PROJECT BUILD DEBUG TWINCAT PLC TEAM TOOLS T © •	EST SCOPE ANALYZE W	INDOW HELP TwinCAT RT (x64)	• J ^a PMU_Beckhoff_Te	st_Obj. 🔹 🗖 🖋 👳) ± 4 © [K	♥ Quick Launch (Ctrl+Q) ■ • • • ● ●	오 _ 라 × Sign in ┖ 로 개 제 제 1월 같
bb* Image: Second Sec	Minor Process Constraints Minor Process Constraints Minor Process Constraints Minor Process Constraints Minor Process Minor Pro	A O 61 45 CO sch TetClass.cpp 60 60 60 g2 Image:	Read from Target S Base Time (ms) 100 µs 100 µs	SingleCereModule.cpp et on larget CPU Limit CPU Limit 80 % 80 % 90 % 90 % 90 % 90 % 90 % 90 % 90 % 9	× × Sycie Ticks 1 1	Latency Warning (none) • (none) • Phonty 1 2	
Solution Explorer Resource View 6	utput how output from: Build TextClass.cpp TextClass.cp(1): workIng TextClass.cp(1): Signature TextClass.cp(1): Signature Bone building project "Mu Dene building project "Mu Dene building project "Mu mor Lim Output Find Results 1	C4637: Haintide "To "peccapital heads" (1009: unspected and litCoefforcessing.vcc hodules finished at Find Symbol Result	. 2 2 2 2 stlass*": signed at 20 file or stallag ord": - FAILD. 10/11/2015 14:25:18 ==	· [설] 73 hen Looking for process recepting header for precessiled header	iled header un	:e get to add "#include ***' to your s	- # ×

Figure 6: Assigning module instances to processor cores

Then create a task for each C++ module instance:

TwinCAT Project1 - Microsoft Visual Studio	TST SCOPE ANALYZE WINDOW HEP	5×
© •	- (C・Release ・ TwinCATRT(64) ・ が PMU Beckhoff, Tet, 0b) ・ 同 タ 田 由 雄 体 服 回 ・ 。 (F m h 本 版 任 3 3 3 単 数 3 1 単 3 1	
Solito Explorer (Chr.) Sector Soliton Explorer (Chr.) Sector	Tark Ctarks TestClass.b TestClass.cpp SingleCoreModule.h SingleCoreModule.cpp Tark Order Or	
	Output Output Show output from: Build ・ ※ 論 論 逆 100 TestClass.cop TestClass.cop * ※ 論 論 注 20 TestClass.cop(1): worning C4627: "#include "TestClass.ch"; skipped when looking for precompiled header use Add directive to "proceedide header" * * * TestClass.cop(1): worn C1080: wexpected end of file while looking for precompiled header * * * TestClass.cop(1): project "fullCorProcessing.vexproj" - FAILD. * * * * Done building project "fullCorProcessing.vexproj" - FAILD. * * * * * Summer Turich Publish Moules "finished at 19/17/0815 Addis18 ************************************	▼ # ×
Solution Explorer Team Explorer Resource View	Error List Output Find Results 1 Find Symbol Results	•

Figure 7: Task configuration

For each module instance, select the "Context" tab and assign the module to a task:

TwinCAT Project1 - Microsoft Visual Studio							🖓 🛛 Qu	ick Launch (Ctrl+Q)	P	- 8 ×
FILE EDIT VIEW PROJECT BUILD DEBUG TWINCAT PLC TEAM TOOLS	TEST SCOPE AN	ALYZE WINDOW	HELP							Sign in 🛛 🕑
© • ◎ 18 • 1 • 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- 🔿 - Rele	ase • TwinC	AT RT (x64) 🔹 🏓 PN	IU_Beckhoff_Test_Obj.	• 🗛 🖗 🖓		• • • • • • •	1 A? (1) = 21	18 28 🔳 1	લ ગાલા 🗄
🗄 💒 🚨 🛯 🧟 🌂 🎯 📴 💑 🔤 CX-20AF0A 💽 🛫	<u>.</u> 권 ▶ ■ 원	相関強相の		al Va 🕫		_				
Solution Explorer 🗸 🕂 🗙	TwinCAT Project1 👳	× TestClass.h	TestClass.cpp SingleC	oreModule.h S	SingleCoreModule.cpp					
	Object Context Para	imeter (Init) Data Area	Interfaces Interface Pointer							
Search Solution Explorer (Ctrl+;)	Context:		1	~						
I A Test multi-core	Depend On:		Manual Config	~						
SYSTEM	Need Call From Sy	nc Mapping								
Icense Real-Time	Data Areas:		Interfaces:							
🔺 🏥 Tasks	✓ 0 'inputs'									
ign Task 1 - Core 1 ∰ Task 2 - Core 2										
Routes	Data Pointer:		Interface Pointer:							
MOTION										
PLC										
▲ SAFEIY ▲ See C++	Result:									
MultiCoreProcessing	ID	Task	Name		Priority	Cycle Time (µs)	Task Port	Symbol Port	Sort Order	-
WultiCoreProcessing_Obj1	1	00000000	~		0	0	0	0	0 (default)	•
MultiCoreProcessing_Obj2		00000000 02010020 'Task 2 - 0	Core 2'							
Levices		02010010 'Task 1 - C	Core 1'							
State										
										-
	0.47.14									× 1 ×
	Show output from: Br	ild		S S S X	20					
	TestClass.cpp									*
	Add dire	tive to 'precom	piled header (.h) file' o	r rebuild precomp	iled header	ieu neauer use				
	TestClass.cpp(13 Done building pro): error C1010: oject "MultiCore	unexpected end of file wh Processing.vcxproj" FA	ile looking for p ILED.	precompiled header.	Did you forget	to add '#incl	ude ""' to your	source?	
	Done building pro	oject "MultiCore AT Publish Modul	Processing.vcxproj" FA es finished at 10/11/2015	ILED. 14:25:18 ======						
Solution Explorer Team Explorer Resource View	Error List Output Fin	d Results 1 Find Syn	nbol Results							
Ready										1

Figure 8: Task context mapping

More details on task configuration are available here: <u>http://infosys.beckhoff.com/english.php?content=../content/1033/tc3_system/html/tcsysmgr_systemnode_subnodes_tasks.htm&id=15611</u>.

4.3 Using a TMC File

The TMC file, with its associated editor GUI, defines the functionality of a C++ module. For example, Outputs – which are visible to other TwinCAT modules – can be defined:



Figure 9: Defining a module output using the TMC editor

In order to be able to monitor variables in real-time, select "Create symbol" in the editor:



Figure 10: "Create symbol" option

After making changes to a TMC file, save the file, right click on the module, and select "TwinCAT TMC Code Generator". This updates the generated code. The changes should automatically appear for all module instances:



Figure 11: Two Module Class objects, with a common definition

The definitions can be accessed from C++ code. For example, two output variables can be assigned values as follows:



Figure 12: Assignment of output values

Once all required definitions have been added to the TMC file and the required C++ code has been added, the module can now be built, although this will also be done automatically when transferring to a target. Select "Activate Configuration" in the toolbar to run the project on the TwinCAT target.

FurtherTMCdocumentationisavailablehere:https://infosys.beckhoff.com/english.php?content=../content/1033/tc3c/27021598485651723.html&id=.

4.4 Real-Time Monitoring

Data in TwinCAT projects can be monitored with high granularity in real-time. Go to "File" > "Add" > "New Project..." > "TwinCAT Measurement", then select the appropriate scope type:



Figure 13: Creating a new TwinCAT Measurement project

Open the Target Browser by right-clicking on the newly-created "Axis" element:

Image: Interview of the second plane (The Educe) TextUnit.	Attent Explore	12 • 12 • 12 ■ 2 ■ 2 × 0 60 %	▲ 🖞 🖞 🦿 - 🤍 - 🕨 TwinC4 CX-20AF0A	T Debugger •	- ∃ = ∢	O Release 9∃ 0∃ 4∃ +≣ O	- TwinCAT RT (x64) - P	MU_Beckhoff_Test_Obj		\$4 © [6] ⊡ + ,		
Image:	Cont Cont Cont	Explorer		▼ 🖟 🗙 Scope YT	Project 🌩	× MultiCoreProces	ing.tmc [TMC Editor]	TestClass.h	TestClass.cpp	SingleCoreModule.h	SingleCoreModule.cpp		
Status Experience (Chr.) Status Experience	Scalabac (find) p: Sect. 00:00 [Feb. 00:00 [Fe	☆ ७-200	£ _=	Chart	I								
andrum Tunckl Project (2 projects) Tunckl Project (2 projects) Tunckl Constrained Tunckl Constrained Tunck	Alter Munical Project: [2 project] Start and uncode in the project (2 project) Start and uncode in the project (2 project) Start and uncode in the project (2 project) Start (2 project) <	iolution Explorer (Ctrl+;)		Start: 00 ب	:00:00 End:	00:00:00 Pos: 00:	0:00 Time: 00:00:00	Date: DATE					
Internet 0.4 Internet 0.4 <td>Iterate 0.4 Iterate 0.4 It</td> <td>lution 'TwinCAT Project1'</td> <td>(2 projects)</td> <td>▶ 11</td> <td>0.00:00:10</td> <td>000</td> <td></td> <td>5 C ↔ 😔 🖳</td> <td></td> <td></td> <td></td> <td></td> <td></td>	Iterate 0.4 It	lution 'TwinCAT Project1'	(2 projects)	▶ 11	0.00:00:10	000		5 C ↔ 😔 🖳					
• The first of the second former • Index confiscents of the second former • Index confiscent former • Index confisc	 In the interest of th	Test multi-core		0	.67					T			
Protection P	Particle Trans	License											
Brance Trade Control of the Server Started: (STITE: Control Synthesis Control Synthesis Con	Brack - Core 1 Brack - Core 2 Route Track - Core 2 Route	Real-Time		0.4									
In trait-Core 1 In trait-Core 2	In the 1- Core 1 In the 1- Core 1 In the 1- Core 1 In Configures	🖌 🎦 Tasks											
Image: Code Code Image: Code Code Code Code Code Code Code Code	Image: Active 2 Image: Active 2	Task 1 - Core 1		0.2									
Image: Transformed Projects 0.24 0.24 0.24 Image: Construction of the constr	Image: Transformer Project 0.24 0.24 0.24 Image: Transformer Project 0.26 0.205 0.205 0.205 Image: Transformer Project Image: Transformer Project 0.24 0.24 0.24 Image: Transfo	Ban Routes		0.3	~								
Image: Answer of Project 0.24 Set Fit Y 0.12 Set Fit Y 0.12 MultiCorPrecessing (b)1 0.12 MultiCorPrecessing (b)2 0.12 Work 0.12 MultiCorPrecessing (b)1 0.12 MultiCorPrecessing (b)2 0.12 Work 0.12 MultiCorPrecessing (b)2 0.12 Work 0.12 Sospe VT Project 0.24 MultiCorPrecessing (b)2 0.12 Work 0.12 Output 0.12 -0.12 0.12 -0.12 0.12 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.24 -0.12 0.205 -0.24	■ Toron ■ MulticeProcessing PIC SkeffY SkeffY ■ MulticeProcessing Priort ● MulticeProcessing Noist ■ MulticeProcessing Noist ● MulticeProcessing Noist ■ MulticeProcessing Server startes: NatificeProcessing ● MulticeProcessing Noist ■ MulticeProcessing Server startes: NatificeProcessing ● MulticeProcessing Noist ■ MulticeProcessing Server startes: NatificeProcessing	TcCOM Objects											
PCC SHETY © Multiconformersing > Second > Seconfor	PC SHETY © Multiconforcessing © Multiconforcessing, Op2 © V © Detects © Control © Not motion © Control © Control © Control © Control © Control © Notinticon	MOTION		0.2	24 -								
Skill Y Gree Cree Multiconfracessing Pract Multiconfracessing Pract Multiconfracessing Pract Multiconfracessing Pract Multiconfracessing Pract Multiconfracessing Pract Server Transformer Server Transformer Multiconfracessing Pract Server Const Output Strest Const Server Transformer Server Transformer Server Transformer Const Multiconfracessing Const Server Server Statted Transformer Server Const Server Server Statted Transformer Const Multiconfracessing Const Server Server Statted Transformer Server Server Eleva	SAFTY C++ C C++ MultiCoeProcessing Project MultiCoeProcessing Object MultiCoeProcessing Server started: KultiCoeProcessing. MultiCoeProcessing Server started: KultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCoeProcessing. MultiCo	PLC PLC											
WindConfreesing Prict WindConfreesing Prict <td< td=""><td>Explore Researce Year Explore Researce Year</td><td>SAFETY</td><td></td><td>0.1</td><td>2 -</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	Explore Researce Year Explore Researce Year	SAFETY		0.1	2 -								
* Bit MulticareProcessing Obj2 0 * Work MulticareProcessing Obj2 0 * Const 0 * Mappings 0 * Const 0 * Const 0 * Const 0 * Const 0 * Mappings 0 * Const 0	Image: Apply Ordered Support Image: Apply Ordered Support	MultiCoreProcess	ing										
MulticarPrecessing_0bj1 MulticarPrecessing_0bj1 MulticarPrecessing_0bj2 Vo Boxes Mappings Vo Doxes Mappings Vo Doxes Mappings Vo Doxes Mappings Vo Doxes MulticarPrecessing_0bj2 Vo Vo Doxes MulticarPrecessing_0bj2 Vo Vo Doxes MulticarPrecessing_0bj2 Vo	by By MulticarPrecessing, 0.01 We MulticarPrecessing, 0.01 We may be may b	MultiCoreProc	essing Project										
Image: Multiconforce:sing, 0bj2 -0.12 Image: Mapping: Trancal Mesuremet Project -0.24 Image: Screev Transport -0.24 Image: Screev Transport -0.24 Image: Transport<	Image: An and Conferencesing, 08/2 VO We have conserved Project Image: An and the summer Project	MultiCoreProc	essing_Obj1		0-								
Points	Policies Policies Polic	MultiCoreProc MultiCoreProc	essing_Obj2										
Compared Theorem Project Compared Project	By proper We chant	The Devices		-0.1	.2 -								
TomExt Measurement Project Scope Transmitter Scope	Turn CA Masurement Piged Sope VT Piget Sope VT Piget Cursor Tringer Cursor Wildle -0.36 Visible -0.48 Visible -0.48 Output -0.48 Change Index Group. -0.48 Sove Otype Torm Call System -0.48 Visible -0.48 Output -0.48 Visible -0.48 Output -0.48 Output -0.48 Output -0.48 Visible -0.48 Output -0.48 Internet <td>2 Mappings</td> <td></td>	2 Mappings											
Second Trigger Trigge	Scoper VP Project Curace Window Curace Wind	TwinCAT Measurement	Project	-0.2	24 .								
Corport Toger	Image Browser Image Browser In Copyer Image Browser In Copyer Image Browser Image Add Symbol. Output Output Image Add Symbol. Output	Scope YT Project											
Cover C	Curser Window Curser Window Curser Window Vable Appb Defaults Some Chapter Change Mex (mpt) Change Appb Defaults Some Chapter Change Mex (mpt) Change Appb Defaults Some Chapter Change Mex (mpt) Change Mex (mpt) Change	Avis		-0.2	6								
• Triger • Curues Window • Output • New Empty Dannel • Output • Output • Output • Output • Output • Sing IDST 55:44:22 025 ss • St • St • Instract	Finger Here Trager Le Cunos Window Weite Trade Cunos Window All New Empty Channel -0.48 -0.48 -0.48 -0.48 -0.48 -0.48 -0.52 2.0005 3.0005 3.0005 4.0005 5.0005 5.0005 7.0005 8.0005 9.0005	L Cursor	🔍 Target Browser										
Image Index Group -0.48 -0.49	Image Index Group 0.48 Image Index Group 0.600s Image Index Gro	🕂 Trigger	Cursor Window										
Y Visible -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4 -0.4	• Visible Apply Defaults 		Kew Empty Channel	-0.4									
Apply Detaults -0.6 J	Apply Defaults 0.6.5 1.000s 2.000s 3.000s 6.000s 7.000s 8.000s 9.000s Send Project by F. Mail. Charge Add Symbol. Charge Add Symbol. 1.000s 1.000s 1.000s 9.000s 6.000s 7.000s 8.000s 9.000s C Clear from List Change Add Symbol. Charge Add Symbol. 1.000s 1.000s 1.000s 1.000s 1.000s 1.000s 1.000s 9.000s 9.0000s 9.000s		✓ Visible										
Stard Project By F-Mall_ 0.000s 1.000s 2.000s 3.000s 4.000s 5.000s 6.000s 7.000s 8.000s 9.000s Charge Adds Symbol. Charge Adds Symbol. Charge Adds Symbol. Image Index Group Image Index	Send Poject By E-Mail Coder ford lats Clear ford lats Change Index Group Change Index Group Change Index Group Copy Ctrl-C Copy Ctrl-C Mono copt from TrancAT Single By Index Group Properties Alt-Enter		Apply Defaults	-0.	.6		l					l	
Clear forsult at Change Ada Symbol_ Output Output Show subput from [wmCAT] Change Ada Symbol_ Change Ada Symbol_ Poperties Ada-Enter Feptorer Resource View! Emplorer Resource View!	Clear forsitat Output Output Output Output Sinow output form: TwincAT Properties Att=Enter Explorer Resource Year Explorer Resource Year Explorer Resource Year		Send Project By E-Mail		0.000s	1.000s	2.000s	3.000s	4.000s 5.	000s 6.000s	7.000s 8.000s	9.000s	
Change Ands Symbol. Change Ands Symbol. Change Ands Group Show output from: [winCAT Change Ands Group Show output from: [winCAT Copy Chi-C Copy Chi-C Copy Chi-C Properties Alt-Enter	Explorer Resource View Enror List Output		Clear Front List										
Charge Index Group. Solution of Ind/I/2015 15:48:28 019 ms 'TwinCAT System' (100000): KulltiCoreProcessing Server started: MultiCoreProcessing. Kontent Del Properties Alt-Enter Explore: Resource View From List Output Find Results 1 Find Symbol Results	Change Index Group Change Index Group Change Index Group Change Index Group Copy Ctil-C Copy Ctil-C NoG 20/11/2015 35:48:28 924 ms 'twinCAT System' (100000): TGUINE Server started: ICGTINE. NoG 20/11/2015 35:48:28 924 ms 'twinCAT System' (100000): TGUINE Server started: NultiCoreProcessing. Explorer Team Explorer Resource View Forc List Output Find Results 1 Find Symbol Results		Change Ads Symbol	Output									-
Explorer Team Explorer Resource View	Explorer Resource View Emetted Ctrl+C NSG 19/11/2015 15/48/28 28/19 11/11/2015 15/48/28 11/11/2015 15/48/28 11/11/2015		Change Index Group	Show ou	tput from:	TwinCAT		• = =					
Error Gorg Control Properties Alt-Enter Explorer Team Explorer Resource View Error List	Epiperer Team Explorer Resource View Emerular Find Symbol Results		E Com	MSG	10/11/2019	5 15:48:28 019 m	s 'TwinCAT Syst	2m' (10000): TCRT	IME Server starte	d: TCRTIME.			
n Explorer Team Explorer View Emor Los Output Find Results 1 Find Symbol Results	Properties Alte-Enter Explorer Team Explorer Resource View EnortList Output Find Results 1 Find Symbol Results:		Y Delete Del	MSG	10/11/2019	5 15:48:28 310 m	s 'TwinCAT Syst	em' (10000): Star	ting COM Server T	cEventLogger !	remotessing.		
n Explorer Team Explorer Resource View Error List Output Find Results Find Symbol Results	n Explorer Team Explorer Resource View Enror List Output Find Results 1 Find Symbol Results		6 Dentis										
n Explorer Team Explorer Resource View Error List Output Find Results 1 Find Symbol Results	Explorer Team Explorer Resource View, Enror List Output Find Results 1 Find Symbol Results		Properties Alt+1	nter									
Epilorer Team Explorer Resource View Enror List Output Find Results 1 Find Symbol Results	Epilorer Team Explorer Resource View Enor List Output Find Results 1 Find Symbol Results												
Explorer Team Explorer Resource View Error List Output Find Results 1 Find Symbol Results	Epilorer Team Epilorer Resource View Error List Output Find Results												
		Explorer Team Explorer	Resource View	Error List	Output F	nd Results 1 Find Sy	mbol Results						

Figure 14: Adding data to plots

Add the relevant signals to your plot:

Target Browser						- □ ×
🐴 🖻 🕒 🛋 儲 🔮						
ROUTES	Name	Туре	Index Index	Size	Full-Name	Comment
EEE-AESG14	dexternal_TestClass_test_variable	INT	0x101 0x810	. 2	MultiCoreProcessing_Obj2.Outputs.externa	
	Internal_TestClass_test_variable	INT	0x101 0x810	. 2	MultiCoreProcessing_Obj2.Outputs.internal	
CX-10A40E						
🚊 💼 Task 1 - Core 1 (350)						
🖶 📹 MultiCoreProcessing_Obj1.						
Outputs.						
Task 2 - Core 2 (351)						
MulticoreProcessing_Obj2. Outputs.						
	4					•
F1.					- T	

Figure 15: Selecting signals from the Target Browser

Press the Record button on the toolbar to capture data:



Figure 16: Viewing plots of module data

For the trial license of TwinCAT 3 (which can be renewed perpetually), up to one hour of data, per signal, can be captured.

5 Integrating Simulink Models

There are two approaches for integrating an algorithm or control system implemented in Simulink (which may include performance-critical components written directly in C) into the Beckhoff platform, and these approaches are described in the following subsections. Both approaches involve the automatic generation of a C or C++ code implementation of a Simulink model, using Simulink Coder [1], [2].

5.1 Manual Compilation of Generated C++ Code within TwinCAT

Simulink Coder can be used to create a C or C++ implementation of a Simulink model, which is intended to be optimised for embedded, real-time applications. For integration with TwinCAT 3, Simulink Coder should be configured to generate C++ code for a 32-bit x86 platform (unless a different controller unit architecture is being targeted). Double-precision floating-point numbers can be used.

The generated C++ code can be included in a TwinCAT 3 project within a C++ Module Class, using the template for "cyclic" tasks (see Figure 2). The code from Simulink Coder should wrap the Simulink model in a C++ class. An instance of this class should be defined as a protected member in the header file of the Module Class (i.e., not simply declared arbitrarily in the C++ code). The Simulink model should be initialised within the SetObjStatePS() function within the main Module Class C++ file, for example:

```
// State transition from PREOP to SAFEOP
//
// Initialize input parameters
// Allocate memory
HRESULT CPMU_M_class::SetObjStatePS(PTComInitDataHdr pInitData)
{
    m_Trace.Log(tlVerbose, FENTERA);
    HRESULT hr = S_OK;
    IMPLEMENT_ITCOMOBJECT_EVALUATE_INITDATA(pInitData);
    // Simulink model initialization
    PMU_Beckhoff_Test_Obj.initialize();
    m_Trace.Log(tlVerbose, FLEAVEA "hr=0x%08x", hr);
    return hr;
}
```

The task should be configured to execute on a particular time-base, such as 1 ms or 100 μ s, which matches the time-step of the Simulink model. For example, the CX1020 controller unit – a relatively basic controller with a 1 GHz single-core CPU – can execute the phasor measurement (PMU) algorithm documented in [3] in real-time with a 100 μ s time-base, requiring 30-40% of the CPU time¹. This is illustrated in Figure 17.

¹ This only includes the CPU time for the PMU algorithm; however, the additional CPU time requirements for communications processing are not significant, and can be allocated to a lower priority task than the time-critical algorithm processing.



Figure 17: PMU algorithm CPU execution time

There are two caveats with this approach:

- 1. In TwinCAT 3, precompiled headers must be manually disabled for the imported Simulink source files. This is a simple change within the C++ compiler settings.
- 2. It is required to use platform-specific library calls for mathematical functions, which are better suited for real-time operation, rather than those defined in the standard C "math.h" library. A simple method for achieving this is to replace the "#include <math.h>" line in the main C++ header file generated by Simulink Coder with:

#include <fpu87.h>
#include "math_h_defines.h"

where "math_h_defines.h" provides a mapping of the standard C versions to the TwinCAT versions:

#define sqr sqr_ #define sqrt sqrt_ #define sin sin #define cos cos #define tan tan #define atan atan_ #define atan2 atan2 #define asin asin_ #define acos acos #define exp exp_ #define log log_ #define log10 log10_ #define fabs fabs_ #define fmod fmod_ #define ceil ceil #define floor floor_ #define pow pow #define sincos sincos_

```
#define fmodabs fmodabs_
#define round round_
#define rounddigits rounddigits_
#define coubic coubic_
#define ldexp ldexp_
#define ldexpf ldexpf_
#define sinh sinh_
#define cosh cosh_
#define tanh tanh_
#define finite finite_
#define isnan isnan_
#define rands rands_
```

Note that this will result in compiler warnings, but allows the module to be built and executed.

5.2 Using Simulink-TwinCAT 3 Integration

There is a Beckhoff software tool for directly integrating Simulink models with TwinCAT 3. This is achieved simply by selecting the TwinCAT 3 "target" with Simulink Coder (rather than the normal embedded target); once the code is generated, the module is automatically available within TwinCAT 3. A simple example, which illustrates the integration of a Simulink "block" model into the TwinCAT 3 user interface, is shown in Figure 18.



Figure 18: Simple example of Simulink-TwinCAT 3 integration

This tool is intended to be more convenient and to allow easier debugging than direct integration of C_{++} code as described in Section 5.1. Simulink model inputs and outputs are automatically identified in TwinCAT 3, as illustrated in the left of Figure 18. Signals in the Simulink model can be monitored in real-time whilst the project is executed on the target hardware. However, this approach requires a separate software licence and the code generation process typically takes significantly longer than for manual C_{++} code integration.

Furthermore, the process in Section 5.1 allows additional "wrapper" C++ code to be added to the Module Class, without needing to add an additional task. Conversely, the direct Simulink-TwinCAT integration forces all task functionality to be implemented within Simulink.

6 References

- [1] MathWorks, "Simulink Coder Generate C and C++ code from Simulink and Stateflow models," 2012. [Online]. Available: http://www.mathworks.co.uk/products/simulink-coder/.
- [2] A. J. Roscoe, S. M. Blair, and G. M. Burt, "Benchmarking and optimisation of Simulink code using Real-Time Workshop and Embedded Coder for inverter and microgrid control applications," in *Universities Power Engineering Conference (UPEC)*, 2009, pp. 1–5.
- [3] A. J. Roscoe, "Exploring the Relative Performance of Frequency-Tracking and Fixed-Filter Phasor Measurement Unit Algorithms Under C37.118 Test Procedures, the Effects of Interharmonics, and Initial Attempts at Merging P-Class Response With M-Class Filtering," *IEEE Trans. Instrum. Meas.*, vol. 62, no. 8, pp. 2140–2153, Aug. 2013.