

UNITED KINGDOM · CHINA · MALAYSIA

Gurpinar, Emre and Castellazzi, Alberto (2016) Singlephase T-type inverter performance benchmark using Si IGBTs, SiC MOSFETs and GaN HEMTs. IEEE Transactions on Power Electronics, 31 (10). pp. 7148-7160. ISSN 0885-8993

Access from the University of Nottingham repository:

http://eprints.nottingham.ac.uk/33352/1/Single-Phase%20T-Type%20Inverter %20Performance%20Benchmark%20Using%20Si%20IGBTs%2C%20SiC%20MOSFETs %20and%20GaN%20HEMTs%201.pdf

Copyright and reuse:

The Nottingham ePrints service makes this work by researchers of the University of Nottingham available open access under the following conditions.

This article is made available under the University of Nottingham End User licence and may be reused according to the conditions of the licence. For more details see: http://eprints.nottingham.ac.uk/end_user_agreement.pdf

A note on versions:

The version presented here may differ from the published version or from the version of record. If you wish to cite this item you are advised to consult the publisher's version. Please see the repository url above for details on accessing the published version and note that access may require a subscription.

For more information, please contact eprints@nottingham.ac.uk

1

2

3

Single-Phase T-Type Inverter Performance Benchmark Using Si IGBTs, SiC MOSFETs and GaN HEMTs

Emre Gurpinar, Student Member, IEEE, and Alberto Castellazzi

Abstract-In this paper, benchmark of Si IGBT, SiC MOSFET, 5 and Gallium nitride (GaN) HEMT power switches at 600-V class 6 is conducted in single-phase T-type inverter. Gate driver require-7 ments, switching performance, inverter efficiency performance, 8 heat sink volume, output filter volume, and dead-time effect 9 for each technology is evaluated. Gate driver study shows that 10 GaN has the lowest gate driver losses above 100 kHz and below 11 100 kHz, SiC has lowest gate losses. GaN has the best switching 12 performance among three technologies that allows high efficiency 13 at high-frequency applications. GaN-based inverter operated at 14 160-kHz switching frequency with 97.3% efficiency at 2.5-kW out-15 put power. Performance of three device technologies at different 16 temperature, switching frequency, and load conditions shows that 17 heat sink volume of the converter can be reduced by 2.5 times by 18 switching from Si to GaN solution at 60 °C case temperature, and 19 for SiC and GaN, heat sink volume can be reduced by 2.36 and 4.92 20 times, respectively, by increasing heat sink temperature to 100 °C. 21 Output filter volume can be reduced by 43% with 24, 26, and 22 23 61 W increase in device power loss for GaN-, SiC-, and Si-based converters, respectively. WBG devices allow reduction of harmonic 24 distortion at output current from 3.5% to 1.5% at 100 kHz. 25

Index Terms—Insulated gate bipolar transistors (IGBTs),
 inverters, multilevel systems, power conversion, power elec tronics, power metaloxide semiconductor field-effect transistors
 (MOSFETs), power semiconductor switches.

			I g	Oute un
30		NOMENCLATURE	P_{Diss}	Maximu
31	$\triangle I_{\rm OUT}$	Output current ripple.	P_{MAX}	Maximu
32	$\triangle T$	Maximum temperature rise.	P_y	Total ser
33	$\triangle V_{(\text{neg})}$	Negative bias voltage for GaN HEMT.	PWM	Pulse wi
34	A_p	Area product.	Q_{C_q}	Charge a
35	Att _{req}	Required attenuation.	Q_{C_s}	Charge a
36	$B_{\rm max}$	Maximum flux density.	Q_g	Gate cha
37	$C_{ m DC}$	DC-link capacitance.	$r_{ m ch}$	Case-to-
38	C_f	Output filter capacitance.	$R_{\text{DS-on}}$	Drain-so
39	C_q	Gate-source capacitance.	R_{gate}	External
40	$C_{gs(ext)}$	External gate-source capacitance.	$R_{\text{gate(turn-off)}}$	Turn-off
41	$C_{\rm iss}$	Input capacitance.	$R_{\text{gate(turn-on)}}$	Turn-on
42	CMR	Common-mode rejection.	r_{h-r}	Required
43	$C_{\rm oss}$	Output capacitance.	$r_{ m jc}$	Junction
44	$C_{\rm rss}$	Reverse transfer capacitance.	SBD	Schottky
			Si	Silicon

Manuscript received June 17, 2015; revised October 27, 2015; accepted November 25, 2015. Recommended for publication by Associate Editor J. Wang.

The authors are with the Power Electronics, Machines and Control Research Group, Tower Building, University of Nottingham, Nottingham NG7 2RD, U.K. (e-mail: emre.gurpinar@nottingham.ac.uk; alberto. castellazzi@nottingham.ac.uk).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2015.2506400

C_s	Series gate capacitance.	45
D	Duty cycle.	46
DC	Direct current.	47
f_s	Switching frequency.	48
GaN	Gallium nitride.	49
НЕМТ	High-electron-mobility transistor.	50
IC	Integrated circuit.	51
Î	Peak inductor current.	52
I _{DS}	Drain-source current.	53
I_a	Gate current.	54
IGBT	Insulated-gate bipolar transistor.	55
IOUT	Inverter output current.	56
JFET	Junction gate field-effect transistor.	57
k_c	Capacitor volume constant.	58
K_i	Current waveform factor.	59
k_L	Inductor volume constant.	60
$\vec{k_u}$	Window utilisation factor.	61
L_f	Output filter inductance.	62
MOSFET	Metaloxide semiconductor field-effect tran-	63
	sistor.	64
NPC	Neutral point clamped.	65
$P_{\text{GaN}}, P_{\text{SiC}}, P_{\text{Si}}$	Device power loss.	66
P_a	Gate driver loss.	67
P_{Diss}	Maximum power dissipation.	68
PMAX	Maximum output power.	69
P_{u}	Total semiconductor loss.	70
PWM	Pulse width modulation.	71
Q_C	Charge across Cg.	72
\dot{Q}_{C}	Charge across Cs.	73
\dot{Q}_a	Gate charge.	74
$r_{\rm ch}$	Case-to-heat sink thermal resistance.	75
RDS on	Drain-source on-state resistance.	76
R _{gate}	External gate resistance.	77
$R_{gate(turn-off)}$	Turn-off gate resistance.	78
$R_{gate(turn-on)}$	Turn-on gate resistance.	79
T_{h-r}	Required heat sink thermal resistance.	80
Tic	Junction-to-case sink thermal resistance.	81
SBD	Schottky barrier diode.	82
Si	Silicon.	83
SiC	Silicon carbide.	84
SI	Super junction.	85
T_{a}	Ambient temperature	86
T_h	Heat sink temperature.	87
THD	Total harmonic distortion	88
T_{i}	Iunction temperature	80
Vol	Volume	an
	, oranic,	30

0885-8993 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

2

9

9

9

9

9

9

9

9

9

100

1	$V_{\text{CE-sat}}$	Collector-emitter saturation voltage.
2	$V_{\rm DC}$	DC link voltage.
3	$V_{\rm DS}$	Drain-source blocking voltage.
4	V_g	Rail-to-rail gate driver voltage.
5	V_{gs}	Gate-source voltage.
6	$V_{\rm nom}$	Nominal voltage of capacitor.
7	$V_{\rm OUT}$	Inverter output voltage.
8	$V_{\rm th}$	Minimum gate threshold voltage.
9	WBG	Wide-bandgap.

I. INTRODUCTION

ELIVERY of generated power from energy sources to end 101 user with maximum efficiency is crucial for electricity 102 generation sources and utilities for maximum utilization of the 103 source and minimization of the payback time for initial system 104 cost. Power electronic converters are the key elements of the 105 energy systems for integration of the source to electrical grid 106 and delivery of the generated power to end user. Efficiency of 107 the power electronic converter has a significant impact on the 108 system efficiency and has to be kept at maximum due to the 109 reasons mentioned earlier. 110

The literature review clearly shows that SiC and Gallium ni-111 tride (GaN) devices are promising advancements in power semi-112 conductor technology that can enable very high efficiencies and 113 very high power density by increased switching frequencies [1]. 114 In this paper, performance analysis of three different device tech-115 nologies (SiC, GaN, and Si) at 600-V blocking voltage range 116 is discussed based on a three-level single-phase inverter. There 117 are limited SiC and GaN power devices at 600-V blocking volt-118 age range and the performance analysis of these devices against 119 state-of-the-art Si insulated-gate bipolar transistor (IGBTs) pro-120 vides insight into wide-bandgap (WBG) device potential and 121 limits for high efficient power converters. 122

Application of SiC devices in renewable energy converters 123 has been widely discussed in the literature and papers show 124 125 the potential of achieving very high efficiency figures with SiC devices for photovoltaic applications specifically. Performance 126 of SiC Junction gate field-effect transistor (JFET) devices for 127 PV applications is discussed in detail in [2]–[4]. In [2], designed 128 converter achieved 98.8% peak efficiency and in [3], HERIC 129 converter with SiC devices achieved 99% peak efficiency. 130 131 According to [4], overall losses in a PV inverter can be halved by just replacing Si IGBTs with SiC JFETs. The performance 132 of 650-V SiC metaloxide semiconductor field-effect transistor 133 (MOSFETs) is also evaluated for H6 topology in [5]. The results 134 show that replacing Si IGBT with SiC MOSFETs can bring up to 135 1% efficiency gain for same switching frequency. In addition 136 to these, synchronous rectification capability of SiC MOSFETs 137 is utilized for three-level ANPC inverter in [6] and the inverter 138 is successfully operated with grid connection up to 80 kHz. 139 Performance evaluation of 1200-V and 650-V SiC MOSFETs and 140 comparison with Si IGBTs is discussed in [7]. The evaluation 141 proves the performance stability of SiC MOSFETs under different 142 ambient temperatures and all SiC inverter achieves 98.3% peak 143 efficiency at 16 kHz switching frequency. 144

Normally-off GaN High-electron-mobility transistor 145 (HEMTs) have been introduced by Panasonic at 600 V. In 146 [8], GaN HEMTs are implemented in a dc/dc converter for 147 maximum power point tracking for PV applications and 148 converter operated with 98.59% peak efficiency at 48-kHz 149 switching frequency. Same devices have been used in different 150 applications such as resonant LLC dc/dc converter, three-phase 151 inverter, and synchronous buck converter that show the high 152 switching and conduction performance of the devices in 153 different operating conditions [9]–[11]. In [9], GaN devices 154 are operated at 1-MHz switching frequency in LLC resonant 155 converter and achieved 96.4% efficiency at 1-kW output power. 156 In [10], GaN devices are used at low-frequency three-phase 157 inverter and the inverter achieved 99.3% efficiency at 900-W 158 output power and 16-kHz switching frequency. Normally-on 159 GaN HEMTs at 600-V voltage class with and without cascode 160 structure are discussed in [12] and [13] for hard-switching 161 topologies. Performance improvement in a synchronous buck 162 topology is presented in [12] and it is shown that smaller 163 reverse recovery charge and output capacitance of GaN HEMT 164 lead to reduction in turn-on losses and up to 2% efficiency 165 improvement in comparison to Si MOSFET. The current collapse 166 phenomena for 600-V normally-on GaN HEMT is presented 167 in [13] and although the device is statically rated at 600 V, 168 the experimental results are presented up to 50–60 V due to 169 increase in on-state voltage drop during dynamic testing. 170

GaN HEMT power devices have been presented in the lit-171 erature for different topologies but this is the first time 600-V 172 GaN devices are implemented as bidirectional switch in a mul-173 tilevel inverter. The converter is operated at different switching 174 frequencies, different ambient temperatures, and different load 175 conditions in order to fully evaluate performance of Si, SiC, and 176 GaN device technologies. In view of the above considerations, 177 grid connected power converters are one of the most interesting 178 applications for high-performance power semiconductors such 179 as SiC and GaN. 180

In Section II, T-type inverter and selected Pulse width mod-181 ulation (PWM) modulation is explained. In Section III, device 182 characteristics of Si IGBT, SiC MOSFET, and GaN HEMT from 183 manufacturer datasheets are presented and discussed. Gate 184 driver requirement for each technology is discussed and gate 185 drive loss analysis is presented in Section III-A. In Section V, 186 experimental results from the converter with different devices 187 are presented. In Section VI, the impact of WBG devices 188 in reduction of volume of passive components and cooling 189 requirements is presented to show the potential of WBG tech-190 nology in next generation power converters. In the final Section 191 VI-C, the effect of deadtime to output current harmonics with 192 high-frequency inverters and WBG devices are discussed. 193

II. T-TYPE INVERTER

194

T-Type inverter, also known as Neutral Point Piloted inverter, 195 is a member of neutral-point-clamped inverter topologies with 196 three output voltage levels [14]. It is one of the interesting 197 topologies for single-phase three-level inverter systems and is 198





Fig. 1. (a) T-type inverter topology, (b) switching pattern and (c) test setup.

used in commercial products [15]. The schematic of the con-199 verter and switching strategy signals are presented in Fig. 1(a) 200 and (b), respectively. Switches that are forming the half bridge 201 S_1 and S_4 are rated at V_{DC} and bidirectional switch S_2 and S_3 202 are rated at $V_{\rm DC}/2$. Control and implementation of T-type con-203 verter in various applications such as renewable converters and 204 fault-tolerant systems are discussed in the literature [16]–[21]. 205 The switching strategy for this topology is published in [22]. 206 The commutation of output current takes place between S_1 and 207 S_2 in the positive half and between S_3 and S_4 in the negative 208 half wave. S_3 is completely on during positive half and S_2 is 209 completely on during negative half of the output current in or-210 der to utilize the reverse conduction capability of MOSFETs and 211 HEMTs. The antiparallel diode across each device is optional 212 for SiC MOSFET and GaN HEMTs due to intrinsic body diode 213 and bidirectional current capability of SiC MOSFETs; and due 214 to bidirectional current capability and freewheeling capability 215 of GaN HEMTs. For Si IGBT, high-performance antiparallel 216 diode has to be used in order to minimize additional turn-on 217 losses caused by reverse recovery charge of antiparallel diode 218 [23]. The deadtime between S_1 , S_2 and S_3 , S_4 switches should 219 be as small as possible for SiC and GaN devices in order to mini-220 mize the conduction losses across bidirectional switch. Reverse 221 conduction performance of S_2 and S_3 is crucial in compari-222 son to S_1 and S_4 with unity power factor operation and has a 223

significant impact on overall conduction losses. With unity 224 power factor operation, the current flow through S_1 and S_4 225 will be always from drain to source terminals; therefore, body 226 diode of the devices will not conduct under nominal operation. 227 On the other hand, one of the devices in bidirectional will be 228 in reverse conduction mode at any zero-state switching instant. 229 Furthermore, minimization of deadtime for all device technolo-230 gies will reduce output current harmonic distortion that will be 231 discussed in final section of the paper. In this setup, 1200-V SiC 232 MOSFETs for S_1 and S_4 switches are used without antiparallel 233 diodes. Si IGBT, SiC MOSFET, and GaN HEMT are tested in S_2 234 and S_3 switches. For Si IGBT, 600-V SiC diodes are used as an-235 tiparallel diodes due to necessity of reverse current conduction 236 and high efficiency. 237

III. 600-V SI IGBT, 650-V SIC MOSFET, AND 600-V GAN HEMT DEVICES 239

In this paper, three different power device technologies for 240 single-phase power converters are investigated: Si IGBT, SiC 241 MOSFET, and GaN HEMT. Super-junction MOSFETs at 600 V 242 class can also be counted as alternative device type due to good 243 on-state performance. However, nonlinear behavior of output 244 capacitance of super-junction devices places large transient load 245 on the complementary switch and extensive reverse recovery 246 charge increases turn-on losses in hard-switching topologies 247 [24], [25]. Parallel connection of SiC Schottky diode to 248 SJ MOSFET does not solve reverse recovery problem as the 249 on-state voltage drop of SJ-MOSFET body diode is lower than 250 SiC Schottky diode [26]. Different half-bridge topologies, gate 251 driver, and auxiliary circuit concepts have been introduced in 252 the literature that mitigate the problems associated with output 253 capacitance and reverse recovery charge but it should be noted 254 that the proposed concepts increase complexity and design of 255 the converter [24], [26]. In the literature, reliability, control 256 methods, and applications of 1200-V SiC MOSFETs and JFETs 257 have been discussed [27]–[34] but there is limited information 258 for WBG devices at 600-V blocking voltage range as 650-V 259 SiC MOSFET and 600-V GaN HEMT became available in the 260 last years. 261

Main device parameters of tested Si IGBT, SiC MOSFET, 262 and GaN HEMT are listed in Table I. In order to simplify the 263 comparison, drain and source terms used for HEMT and SiC 264 can be replaced with collector and emitter for Si IGBT. The SiC 265 MOSFET that is used in this paper is commercially available and 266 GaN HEMT is available as samples at the time of publication. 267 Comparison table shows that GaN HEMT has smallest continu-268 ous current capability at 25 °C with 15 A. The current capability 269 of GaN HEMT is related to maximum power dissipation capa-270 bility of the package at 25 °C, which is half of SiC MOSFET and Si 271 IGBT due to insulated tab. In terms of conduction performance, 272 GaN HEMT and SiC MOSFETdo not have offset voltage during 273 turn-on like Si IGBT and the on-state resistance of GaN-HEMT 274 is approximately half of SiC MOSFET at room temperature. On 275 the other hand, drain current at 100 °C case temperature is 20 276 A for SiC MOSFET and Si IGBT, and 11 A for GaN HEMT. It 277 is clear that Si IGBT has to be derated significantly in order to 278

TABLE I GAN HEMT, SIC MOSFET, AND SI IGBT DEVICE PARAMETERS

	Panasonic GaN HEMT PGA26A10DS	ROHM SiC mosfet SCT2120AF	Infineon Si IGBT IGP20N60H3
Vds	600 V	650 V	600 V
I _{ds} (25 °C)	15 A	29 A	40 A
I _{ds} (100 °C)	11 A	20 A	20A
$R_{\text{DS-on}} (25 ^{\circ}\text{C})$	65 mΩ @8 A	120 mΩ @10 A	N/A
V _{CE-sat} (25 °C)	N/A	N/A	1.95 V
$C_{\rm iss}$	300 pF @500 V	1200 pF @500 V	1100 pF @25 V
C_{oss}	90 pF @500 V	90 pF @500 V	70 pF @25 V
C_{rss}	1.5 pF @500 V	13 pF @500 V	3 2pF @25 V
Q_q	12 nC @3.2 V	61 nC @18 V	120 nC @15V
V _{th}	0.8 V	1.6 V	4.1 V
Vgs	-10 to 4.5 V	-6 to 22 V	$\pm 20 \text{ V}$
T_i	150 °C	175 °C	175 °C
P _{Diss} (25 °C)	83 W	165 W	170 W
$r_{\rm ic}$	1.5 °C/W	0.7 °C/W	0.88 °C/W
Device Package	TO-220D-A1	TO-220AB	TO-220-3

operate at high ambient temperatures. At 150 °C, the voltage 279 drop of across GaN HEMT, SiC MOSFET, and Si IGBT is 3, 280 3.5, and 2.2 V, respectively. On-state voltage drops at different 281 case temperatures show that Si IGBT has the best conduction 282 performance at high case temperature values and GaN HEMT 283 has the best conduction performance at ambient temperature. 284 The device datasheets show that SiC and GaN devices have 285 very stable switching loss performance over different junction 286 temperatures unlike Si IGBT. This property makes WBG 287 devices interesting at high switching frequencies with high case 288 temperatures. Regarding gate requirements, it is clear that GaN 289 HEMT has the minimum gate drive requirement among these 290 291 three devices due to smallest gate charge. Gate driver requirements will be discussed in the next topic in detail. The output 292 capacitances are similar for all three devices and the reverse 293 transfer capacitance of GaN HEMT is approximately 8 and 20 294 times smaller than SiC MOSFET and Si IGBT, respectively. 295

296 A. Gate Driver Requirements

The devices presented in the previous section require different gate–source voltages for turn-on and turn-off and have different dynamic characteristics; therefore, bespoke gate drivers have to be designed for each device. The schematics and gate waveforms for each device are presented in Fig. 2. The gate driver loss P_g for SiC MOSFET and Si IGBT can be calculated as

$$P_g = V_g Q_g f_s \tag{1}$$

where V_q is rail-to-rail gate driver voltage, Q_q is cumulative 303 gate charge, and f_s is switching frequency. SiC MOSFET and Si 304 IGBT are easy to drive in terms of gate configuration but both 305 devices are generally operated with positive and negative voltage 306 for safety reasons and faster switching. SiC MOSFET requires 307 around +19 to +21 V for fast turn-on and minimum conduction 308 loss; and -3 to -5 V for better noise immunity during turn-309 off. On the other hand, Si IGBT is driven with symmetrical 310 voltage such as ± 15 or ± 18 V for similar reasons with SiC 311 MOSFET. For these two devices, two isolated power supplies or 312



Fig. 2. Gate driver schematics and waveforms: (a) GaN HEMT gate driver, (b) GaN HEMT gate waveform, (c) SiC MOSFET and Si IGBT gate driver, (d) SiC MOSFET gate waveform, (e) Si IGBT gate waveform.

isolated power supply with two outputs are required. The turnon and turn-off paths for these devices can be separated with $R_{gate(turn-off)}$, optional external gate-emitter capacitance $C_{gs(ext)}$ 315 can be included as it can be seen in Fig. 2(c), in order to achieve 316 optimum switching speed and avoid false turn-on due to reverse 317 transfer capacitance [35]. 318

GaN HEMT requires continuous gate current during conduction, therefore, the gate driver losses can be calculated as follows: 321

$$P_g = V_g (Q_{C_s} + Q_{C_g}) f_s + R_{\text{gate}} I_g^2 D$$
⁽²⁾

where C_s is series connected capacitor in GaN gate driver, C_g 322 is total gate capacitance including reverse transfer capacitance, 323 R_{gate} is the gate resistor that provides continuous gate current 324 I_g , and D is duty cycle in a switching period. Series connected 325 capacitance C_s provides inrush current during switching and 326 also negative voltage during turn-off in order to prevent false 327

18 Q1



Fig. 3. Gate loss comparison of single Si IGBT, SiC MOSFET, and GaN HEMT.

turn-on due to low threshold voltage of GaN HEMT. The accu-328 mulated charge across C_s should be larger than Q_{C_a} in order 329 to reach required voltage level across GaN HEMT during turn-330 on and the capacitance value of C_s will determine the turn-off 331 negative voltage. R_{gate} resistor is defined by continuous gate cur-332 rent, which is 20 mA at 3.2 V gate-source voltage, and supply 333 voltage. $R_{\text{gate(turn-on)}}$ is determined according to maximum gate 334 driver current, supply voltage and recommended limits (300 mA 335 in this case). 336

In GaN HEMT gate driver, R_{gate} is selected as 470 Ω in 337 order to limit continuous gate current to 18.7 mA with 12 V 338 rail-to-rail gate driver voltage and 3.2 V gate-source voltage. 339 340 For determining $R_{gate(turn-on)}$ and C_s values, at first, $R_{gate(turn-on)}$ is selected as 47 Ω in order to provide 300 mA gate charging 341 current along with R_{gate} . Then, the series capacitor C_s is selected 342 as 2.82 nF according to following equation in order to provide 343 $-4.5 \text{ V} (\triangle V_{(\text{neg})})$ during turn-off for safe operation and speed 344 345 up turn-on transient:

$$C_s = \frac{Q_g}{V_g - V_{\rm gs} - \triangle V_{\rm (neg)}}.$$
(3)

346 By using datasheet values, the gate drive loss for each device at different switching frequencies can be calculated. The com-347 parison of gate drive loss with respect to switching frequency 348 is presented in Fig 3. For GaN HEMT, the duty cycle is taken 349 as 0.64 and the gate-source (emitter) voltage, gate charge for 350 all devices are taken as shown in Table I. The comparison in 351 Fig. 3 shows that GaN has minimum gate loss above 100 kHz 352 and has clear advantage in high switching frequencies in com-353 parison to both SiC MOSFET and Si IGBT. Results show that 354 the on-state loss of GaN HEMT is clearly dominating switching 355 losses below 100 kHz. 356

The gate current requirement and noise immunity are impor-357 tant factors for selection of gate driver Integrated circuit (IC), 358 and therefore, size of the IC package. High-speed switching 359 for SiC MOSFET and Si IGBT requires small gate resistance, 360 and therefore, high peak current. Two different gate drive 361 ICs are presented in Fig. 2(a) and (c). Gate drive optocoupler 362 (ACPL-P346) in Fig. 2(a) provides isolation with 70 kV/s 363 common-mode noise rejection and totem pole arrangement in 364 the same package but the continuous peak current capability is 365 limited to 3 A. The main advantage of this IC is the isolation with 366 367 single package, minimum external component requirement, and

TABLE II CONVERTER PARAMETERS AND TEST CONDITIONS

Parameter	Value	
P _{MAX}	3.5 kW	
$V_{\rm DC}$	700 V	
Vout	700 V	
L_f	1 mH	
C _{DC}	4 mF	
f_s	16 to 160 kHz	
Dead-time	400 ns	
S_1, S_4	CREE CMF2120D	
S_{2}, S_{3}	Panasonic PGA26A10DS	
	ROHM SCT2120AF	
	Infineon IGP20N60H3	
600 V SiC Diode	CREE C3D20060	
T_h	50 to 80 $^\circ\mathrm{C}$	

small footprint in the printed circuit board. On the other hand, 368 limited current capability means it is not suitable for high-speed 369 switching devices with large gate charge. For SiC MOSFET and 370 Si IGBT, in Fig. 2(c), a gate-drive interface optocoupler with 371 high Common-mode rejection (CMR) has to be used for signal 372 isolation and a high current nonisolated gate driver IC is used 373 for driving the power switch. In this configuration, ACPL-4800 374 interface IC with 30 kV/s CMR is used for signal isolation 375 and IXDN609SI with 9 A current capability is used for gate 376 drive circuit. Although this configuration provides higher peak 377 current with commercial ICs, the footprint of gate driver circuit 378 increases significantly and component count on the board 379 also increases in comparison to the option in Fig. 2(a). 380 Moreover, isolated gate drive supply for both configurations 381 is provided by isolated dc/dc converters with minimum 1 kV 382 isolation rating and low isolation capacitance (e.g., IH0512S-H 383 for +12 V supply) in order to minimize common-mode current 384 circulation. The complexity of gate driver is an important 385 factor, which significantly impacts both manufacturing and 386 testing, especially in large volume applications, from a cost 387 point of view. 388

IV. TEST SETUP

The converter parameters are listed in Table II and a schematic 390 of the test setup is shown in Fig. 1(c). Converter parameters 391 are based on single-phase grid-connected inverters. PPA 5530 392 precision power analyzer from N4L is used to measure voltage, 393 current, and power factor at the input and output of the converter 394 and overall efficiency. The voltage at the output is measured be-395 fore the filter inductor L_f in order to exclude winding and core 396 losses of output filter inductors from performance analysis. The 397 accuracy of the analyzer reduces with respect to signal frequency 398 and is around 2% at 200 kHz. Therefore, the measurements as 399 carried out inevitably characterized by some degree of inaccu-400 racy, but as the inaccuracy is the same for all type of devices, it 401 is expected that the error should always be in the same direction 402 and should not affect the comparative analysis. 403

Two heating resistors are mounted to the heat sink with equal 404 distance to power devices and a cooling fan is placed directly at 405 the cooling fins of heat sin for the control of case temperature 406





Fig. 4. Single phase T-type inverter: (a) gate driver and (b) power cell.

of devices. The resistors generate additional heat at light load 407 and cooling fan cools down power devices at heavy load condi-408 tions. By properly setting the required amount of heat generation 409 including device losses and heat removal, the heat sink temper-410 ature can be controlled independently from converter operation 411 point. For each load and switching frequency condition, the heat 412 sink temperature is independently set between 50 and 80 °C in 413 order to evaluate the performance of the devices under different 414 load, frequency, and temperature conditions. By this arrange-415 ment, temperature of the heat sink can be made independent 416 417 from load and switching frequency.

Gate driver board and power cell are shown in Fig. 4(a) and (b), respectively. High-frequency film capacitors are placed closed to switches in parallel with electrolytic capacitors in order to provide minimum voltage overshoot across devices and output inductor L_f is formed by two off the shelf 500 μ H inductors connected in series and mounted on power plane PCB. The gate driver is designed according to requirements in the



Fig. 5. 1200-V SiC MOSFET: (a) turn-off and (b) turn-on performance in T-type inverter.

previous section to provide high switching speed performance 425 for SiC, Si, and GaN devices. The board is directly soldered 426 on the device pins in order to minimize the gate loop stray 427 inductance and the gate signals are provided through a fiber 428 optic link by FPGA board that can provide high-frequency 429 sinusoidal PWM modulation. 430

432

A. Switching Performance

The switching performance of 1200-V SiC MOSFET, 650-V 433 SiC MOSFET, and 600-V GaN HEMT is presented in this section. 434 Si IGBT is a well-established technology at 600 and 1200-V 435 blocking voltage range and the switching performance already 436 exists in the literature [36], [37]. Turn-off and turn-on switch-437 ing transitions at 3-kW output power are presented for 1200-V 438 SiC MOSFET, 650-V SiC MOSFET, and 600-V GaN HEMT in 439 Figs. 5 and 6, respectively. Due to commutation scheme of 440 T-type inverter in [22], at unity power factor, S_1 achieves soft 441 turn-off when output voltage changes from $+V_{DC}/2$ to 0 while 442 S_2 switch starts reverse conduction with body diode for SiC 443 MOSFET, antiparallel diode for Si IGBT and freewheeling mode 444 with GaN HEMT. When the output voltage changes from 0 to 445 $+V_{DC}/2$, S_2 achieves hard turn-off. The drain-source currents 446 for all devices are measured at the source pin of the devices; 447 therefore, include the gate-source current. In Fig. 5(b), one im-448 portant thing to note is 24 A current overshoot in I_{DS} at turn-on 449 due to high dV/dt, which is 12 V/ns at device turn-on, and 1.9 nF 450



Fig. 6. Turn-off waveforms for: (a) 650-V SiC MOSFET, (b) 600 V GaN HEMT.

451 input capacitance. This current overshoot remained constant at different load conditions with same drain-source voltage and 452 one of the reasons is the gate-source current for turn-on of 453 the device and the second reason is the charging current of de-454 vice output and reverse capacitance. The external and internal 455 456 gate resistors of SiC MOSFET are 3.3 and 4.6 Ω , respectively, and peak gate-source during turn-on is 3 A with 24 V voltage 457 change at gate-source. The output and reverse capacitance of 458 SiC MOSFET is voltage dependent and increases with decrease 459 drain-source voltage due to decrease of depletion region. 460

The theoretical conduction loss analysis of T-type inverter has 461 462 been discussed thoroughly in [38] and equations can be found in the appendix. The theoretical conduction loss can be calculated 463 with respect to experimental conditions (e.g., temperature, mod-464 ulation index, output power) in order to extract switching losses 465 from experimental efficiency results. Therefore, switching and 466 conduction performance of Si, SiC, and GaN can be compared at 467 different switching frequency and heat sink temperature cases. 468 The converter total, theoretical conduction, and switching loss 469 comparisons at 2.5-kW output power, different heat sink tem-470 peratures, and 32-kHz switching frequency for Si, SiC, and GaN 471 based configurations are presented in Fig. 7. Switching losses 472 dominate the total losses for SiC- and Si-based configurations. 473 On the other hand, GaN-based configuration shows significant 474 reduction in total loss due to high switching performance of 475 GaN devices at different heat sink temperature values. 476

477 B. Efficiency Performance

The power cell efficiency with three different semiconductor technologies is presented in this section. The efficiency analysis









Fig. 7. Loss breakdown for GaN-, SiC-, and Si-based converter at 2.5-kW output, 32-kHz switching frequency: (a) total power device loss, (b) conduction loss, (c) switching loss.

at 16 and 32 kHz at 50 °C heat sink temperature is presented in 480 Fig. 8 for Si IGBT, SiC MOSFET, and GaN HEMT. It is clear that 481 by just replacing Si IGBT with GaN HEMT or SiC MOSFET, 482 significant improvements in efficiency can be achieved due 483 to superior switching properties of WBG devices. The perfor-484 mance difference between silicon and WBG devices becomes 485 clearer at 32 kHz. The converter achieved peak efficiency 486 99.2% with GaN HEMTs at 16-kHz switching frequency and 487 50 °C heat sink temperature. At 16 kHz, SiC MOSFET and GaN 488 HEMT brings up to 0.6% and 1.45% efficiency improvement, 489



Fig. 8. Efficiency comparison at: (a) 16-kHz and (b) 32-kHz switching frequencies at 50 $^\circ$ C heat sink temperature.

respectively, and at 32 kHz, these values increase to 0.75%
and 1.6% due to poor switching performance of Si IGBT in
comparison to WBG technologies.

The performance of the devices at different switching fre-493 quencies and heat sink temperatures are presented in Fig. 9(a) 494 and (b). Fig 9(a) shows the comparison of SiC and GaN solutions 495 up to 64-kHz switching frequency and between 60 and 80 °C 496 heat sink temperatures at 2.5-kW output power. The results show 497 that GaN solution proves a robust performance under differ-498 499 ent temperature conditions and complete SiC solution has less than 0.5% efficiency variation at 64-kHz switching frequency. 500 Fig. 9(b) shows a similar efficiency comparison versus heat sink 501 temperature at 16 and 32-kHz switching frequencies at 2.5-kW 502 output power for three different device technologies. It is clear 503 that SiC and GaN device show good performance under different 504 505 ambient temperatures due to WBG device properties [1].

Finally, due to best performance among all three devices, in-506 verter based on GaN is tested up to 160 kHz at various load 507 conditions in order to evaluate switching performance of the in-508 verter. The results are presented in Fig. 10. The efficiency results 509 show that SiC- and GaN-based T-type inverter can perform with 510 high efficiency up to 3-kW output power and up to 160-kHz 511 switching frequency. The efficiency remains above 97% above 512 2.2-kW output power. 513

514 VI. IMPACT ON CONVERTER VOLUME

The overall efficiency analysis under various output power, switching frequency, and heat sink temperature conditions show



Fig. 9. Efficiency versus switching frequency comparison at different heat sink temperatures for (a) SiC and GaN, and (b) efficiency versus temperature comparison for SiC, GaN, and Si at 16 and 32-kHz switching frequencies.



Fig. 10. Efficiency versus output power of SiC + GaN inverter at 50 °C heat sink temperature and between 16 and 160-kHz switching frequencies.

that WBG devices can be used to design inverters at high frequency, high heat sink temperature in order to reduce heat sink volume, and output inductor volume without compromising the efficiency. In this section, the impact of high performance of WBG devices on heat sink volume and output filter volume will be investigated and compared to Si IGBT. The impact analysis is based on following assumptions: 523

1) Cooling system is based on natural air convection. 524

525

- 2) Single stage *LC* output filter is used.
- 3) Converter output power is rated at 2500 W.



Fig. 11. Power cell loss comparison with different device technologies at 2500 W output power at 60 $^{\circ}$ C heat sink temperature.



Fig. 12. Thermal network for T-type inverter.

4) Switching frequency of the converter is selected as 32 kHz.

529 A. Heat Sink Design

The heat sink volume analysis is based on interpolation of power losses of three different device choices at maximum output power and between 60 and 100 °C heat sink temperatures. The power losses based on extrapolation of experimental results based on Figs. 7 and 8. The power loss curves based on experimental data for each device technology are presented in Fig. 11.

Based on Figs. 11 and 9, the efficiency of power cell as a
function of heat sink temperature and switching frequency based
on Si IGBT, SiC MOSFET, and GaN HEMT can be expressed as
follows:

$$\eta_{\rm Si} = k_{t_{\rm Si}} \left(-2.82 \times 10^{-5} f_s + 98.4 \right) \tag{4}$$

$$k_{t_{\rm Si}} = -3 \times 10^{-4} T_h + 1.0151 \tag{5}$$

$$\eta_{\rm SiC} = k_{t_{\rm SiC}} \left(-1.22 \times 10^{-5} f_s + 98.192 \right) \tag{6}$$

$$k_{t_{\rm SiC}} = -9 \times 10^{-5} T_h + 1.0043 \tag{7}$$

$$\eta_{\rm GaN} = k_{t_{\rm GaN}} \left(-1.154 \times 10^{-5} f_s + 99.08 \right)$$
(8)

$$k_{t_{\rm GaN}} = -4 \times 10^{-5} T_h + 1.0018 \tag{9}$$



Fig. 13. Commercial naturally cooled heat sink volumes [39].

where η is efficiency, T_h is heat sink temperature, and f_s is 541 switching frequency. Equations (4), (6), and (8) are used to 542 calculate device power loss at specific heat sink temperature 543 and switching frequency and the calculated power loss is for 544 calculation of required heat sink thermal resistance r_{h-r} . The 545 thermal network for devices in T-type inverter is presented in 546 Fig. 12. T_i is junction temperature, r_{ic} is junction to case thermal 547 resistance, r_{ch} is case to heat sink thermal resistance, T_c is 548 ambient temperature, and T_a is ambient temperature. 549

The junction temperature for SiC and GaN devices and required heat sink thermal resistance can be calculated as follows: 551

$$S_{1,4}: T_{j_{\rm SiC}} = P_{\rm SiC} \frac{r_{\rm jc_{SiC}} + r_{\rm ch_{SiC}}}{2} + T_h$$
 (10)

$$S_{2,3}: T_{j_{S_{2,3}}} = P_{S_{2,3}} \frac{r_{j_{c_{S_{2,3}}}} + r_{ch_{S_{2,3}}}}{2} + T_h$$
(11)

$$r_{h-r} = \frac{T_h - T_a}{P_t} \tag{12}$$

where P_{SiC} is total loss of SiC MOSFET, $P_{S2,3}$ is total loss of 552 S_2 or S_3 switch and Pt is total semiconductor loss. Calculated 553 r_{h-r} then can be used to calculate volume of heat sink based 554 on natural air convection. The volume of various extruded nat-555 urally cooled heat sinks against heat sink thermal resistance are 556 presented in Fig. 13[39]. Based on the results, curve fitting is 557 applied to minimum heat sink volume available at given r_{h-r} 558 value and presented in (13). By using r_{h-r} from (12) in (13), 559 volume of extruded naturally cooled heat sink can be calculated 560 for different device case temperature, ambient temperature and 561 power loss 562

$$Vol_{heatsink} = 3263e^{-13.09r_{h-r}} + 1756e^{-1.698r_{h-r}}.$$
 (13)

Heat sink volume calculations based on (10)-(13) for 563 three different device technologies with respect to heat sink 564 temperature are presented in Fig. 14. The ambient temperature 565 is chosen as room temperature 25 °C and case-to-heat sink 566 thermal resistance is 0.57 °C/W and taken from a commercial 567 silicon-based insulation pad with 4 kV insulation breakdown 568 voltage. The results in Fig. 14 show that Si-based converter has 569 2.5 times and SiC-based converter has 2.1 times higher heat 570 sink volume in comparison to GaN-based converter at 60 °C 571 case temperature. In addition to this, the volume of heat sink can 572 be reduced by factor of 4.92 and 2.36 for GaN- and SiC-based 573



Fig. 14. Heat sink volume versus device power loss for three different Technologies.



Fig. 15. Grid connected single-phase T-type inverter.

converters, respectively, by increasing case temperature from 60
to 100 °C. The penalty for increased case temperature for GaN
and SiC solution will be 12% and 16% increase in device losses.
On the other hand, heat sink volume of Si-based inverter can
be reduced by factor of 1.4 with 44% increase in device losses.

579 B. Filter Design

Grid connected power inverters must have output filter in 580 order to minimize the injected harmonics to the grid that are 581 caused by high switching frequency. Passive filters are usually 582 chosen in grid-connected applications due to its simplicity and 583 high performance. The size of the filter depends on number of 584 stages and order of the filter. One of the most common type 585 of filter is second-order single stage LC filter at considered 586 power range and presented in Fig. 15[40]. L_{grid} in Fig. 15 is 587 the impedance of the grid after point of common coupling and 588 can depend on the length of grid cables, connected loads, and 589 sources to the grid. 590

Passive component and output filter volume is inversely pro-591 portional to switching frequency. Therefore, it is interesting 592 to analyze the tradeoff between increased power losses due to 593 increased switching frequency and reduction in filter volume. 594 595 To begin the analysis, expressions that define efficiency with respect to switching frequency at 2500-W output power and 596 heat sink temperature are given in (4), (6), and (8). In this study, 597 single stage LC filter, which is the common type differential 598 output filter for power converters at this power range, is con-599 sidered [40]. The design of LC filter starts with calculation of 600

filter inductance L_f for defined maximum output ripple current 601 by using (14). Calculated Lf is then used in (15) in order to 602 calculate output capacitance 603

$$L_f = \frac{V_{\rm DC}}{8\Delta I_{\rm OUT} f_s} \tag{14}$$

$$C_f = \frac{1}{\left(2\pi f_s\right)^2 L_f \operatorname{Att}_{\operatorname{req}}}$$
(15)

where $V_{\rm DC}$ is dc-link voltage, $\Delta I_{\rm OUT}$ is output current ripple, 604 f_s is switching frequency, and Att_{req} is required attenuation of 605 the filter [40], [41]. The required attenuation is chosen as 0.01 in 606 order to provide adequate damping at switching frequency and 607 keep the resonance frequency far away from inverter switching 608 frequency. Output ripple current is chosen 20% of peak output 609 current for limiting maximum power device switching current 610 and keeping inverter output current ripple in reasonable level. By 611 using inductance and capacitance values, volume of the LC filter 612 can be calculated by using area-product approach for inductor 613 and capacitor volume constant for capacitor. After [42], the area-614 product A_p and volume of a power inductor and volume can be 615 calculated as 616

$$A_p = \left[\frac{\sqrt{1+\gamma}K_i L_f \hat{I}^2}{B_{\max}K_t \sqrt{k_u \Delta T}}\right]^{\frac{1}{7}}$$
(16)

$$\operatorname{Vol}_{L} = k_{L} A_{p}^{\frac{3}{4}} \tag{17}$$

where γ is ratio of iron loss to copper loss (is taken to be 0.03) 617 or less for ac inductors with small high-frequency flux ripple), 618 B_{max} is maximum flux density of inductor core, K_i is current 619 waveform factor $(I_{\rm rms}/I)$, K_t is 48.2 × 103, I is peak inductor 620 current, k_u window utilization factor (based on window fill fac-621 tor, proximity and skin effects), and k_L is inductor volume con-622 stant. Maximum flux density is based on performance factor of 623 ferrite material $(f \times B_{\text{max}})$ N87 in [43]. Maximum temperature 624 rise ΔT is chosen as 60 °C in order to keep current density in the 625 windings high enough while keeping maximum core tempera-626 ture within recommended operating temperature limits. Inductor 627 volume constant vary for different types of cores, therefore, it 628 has been calculated and presented in Fig. 16(a) with respect to 629 designed inductors' area product and total volume. The constant 630 increases slightly with respect to switching frequency and this 631 affect can be represented with a first-order polynomial shown 632 in (18) and represented with blue curve in Fig. 16(a) 633

$$k_L = 2.676 \times 10^{-5} f_s + 19.71. \tag{18}$$

The inductor volume at different switching frequencies based 634 on analytical calculation and actual design are presented in 635 Fig. 16(b). It is clear that analytical calculation is well matched 636 with design results and can be used further in calculation of 637 total volume of output filter for Si, SiC, and GaN solutions at 638 different switching frequencies. 639

The next step in volume analysis of *LC* filter is filter capacitor. 640 The volume of filter capacitor can be calculated by the following 641 equation: 642

$$\operatorname{Vol}_C = k_c C_f V_{\text{nom}}^2 \tag{19}$$



Fig. 16. (a) Inductor volume constant and (b) inductor volume.



Fig. 17. Output LC filter volume versus device power loss for three different device technologies.

where $V_{\rm nom}$ is nominal voltage of capacitor and kc is capaci-643 tor volume constant in $\text{cm}^3/(V^2F)$. The minimum capacitor 644 volume constant is calculated as 72 for X2 type capacitors ac-645 cording to datasheets of different capacitance values in [44]. 646 Based on calculation of inductor and capacitor volumes in (16) 647 to (19), the volume analysis of *LC* filter with respect to power 648 loss for three different semiconductor technologies is presented 649 in Fig. 17. It should be noted that Si IGBTs are not feasible 650 above 64 kHz due to high losses and switching times, but they 651 are included in this study in order to compare the WBG tech-652 nology with Silicon over a wide switching frequency range. 653 The volume of output inductor and capacitor are calculated for 654 switching frequencies between 16 and 160 kHz. The inductor 655



Fig. 18. Effect of different dead-time values to: (a) output current zero crossing, (b) output voltage, (c) output current THD.

volume dominates the output filter volume with 20% ripple 656 current and 0.01 required attenuation. The reduction in filter 657 volume becomes less pronounced below 240 cm³ for all device 658 technologies and increase in switching frequency does not bring 659 significant reduction in filter volume. The main reasons are de-660 crease in B_{max} and window utilization factor k_u with increase 661 of switching frequency that increase core volume and winding 662 volume, respectively. On the other hand, filter volume can be 663 reduced by 43% with 24, 26, and 61 W increase in device power 664 loss for GaN-, SiC-, and Si-based converters, respectively. It 665 should be noted that the inductor size is calculated for specific 666 current density and core loss density, therefore, reduction in in-667 ductor volume will reduce filter losses and make the efficiency 668 penalty for increasing f_s less important. 669

C. Dead-Time Effect on Harmonics 670

Small time interval between commutating switches S_1 and S_1 S_2 , and S_3 and S_4 , where both switches are turn-off, is introduced in order to avoid shoot through. During the deadtime, the control of output voltage is lost and the output voltage can be clamped to +V_{DC}/2, -V_{DC}/2 or 0 depending on the direction of current. The effect of deadtime becomes severe when at higher 676

switching frequencies and lower modulation index values. The 677 harmonic analysis and compensation of deadtime effect for volt-678 age source converters have been studied in [45] and [46]. In this 679 680 study, it is defined as 400 ns in order to make the comparison between Si IGBT and WBG devices but the switching results 681 of SiC and GaN in the previous sections show that the deadtime 682 for WBG devices can be as small as 100 ns due to high switch-683 ing speeds. In order to evaluate the effect of deadtime in T-type 684 inverter with WBG technology, simulations are conducted with 685 686 100 and 400 ns dead-time values. The switching frequency is set as 100 kHz and results are presented in Fig. 18. The effect of 687 two different dead-time values to output current at zero cross-688 ing is shown in Fig. 18(a). The reason for this distortion is due 689 to elimination of output voltage pulses in Fig. 18(b) with duty 690 ratio of less than 0.04 and 0.01 for 400 and 100 ns deadtimes, 691 respectively. The blanking in the output current increases the 692 total harmonic distortion (THD), and therefore, output filter re-693 quirements. The variation of output current THD with respect 694 to deadtime is presented in Fig. 18(c). It is clear that minimum 695 dead-time value has to be used with SiC and GaN devices re-696 697 gardless efficiency concerns in order to utilize high switching performance that allows reduction in filter volume. 698

699

VII. CONCLUSION

In this paper, the performance benchmark of T-type inverter 700 with Si IGBT, SiC MOSFET, and GaN HEMT at 600-V blocking 701 voltage range is presented. The benchmark covered gate driver 702 requirements, switching performance, inverter efficiency per-703 formance, heat sink volume, output filter volume, and dead-time 704 effect for each technology. Gate driver study shows that GaN 705 HEMT has the lowest gate driver losses above 100 kHz due to 706 lowest input capacitance and below 100 kHz, SiC MOSFEThas 707 lowest gate losses due to continuous current requirement of GaN 708 HEMT during turn-on. In terms of switching performance, GaN 709 HEMT has the best performance among three technologies at 710 350 V, 16 A and allows high efficiency at high-frequency appli-711 cations. GaN-based inverter operated up to 160-kHz switching 712 frequency with 97.3% efficiency at 2.5-kW output power, 713 160 kHz and reached 99.2% efficiency at 1.4-kW output 714 power, 16 kHz switching frequency. Performance evalua-715 tion of three device technologies at different temperature, 716 switching frequency, and load conditions shows WBG device 717 provide robust performance under wide temperature and 718 switching frequency conditions. Therefore, the heat sink 719 volume of the converter can be reduced by 2.5 times by 720 switching from Si to GaN solution at 60 °C case temper-721 ature at 32 kHz, and for SiC- and GaN-based inverters, 722 heat sink volume can be reduced by 2.36 and 4.92 times, 723 respectively, by increasing heat sink temperature to 100 °C 724 with increase of 16% and 12% in device losses, respectively. 725 Output LC filter volume can be reduced by 43% with 24, 726 26, and 61 W increase in device power loss for GaN-, SiC-, 727 and Si-based converters, respectively. Fast switching of WBG 728 devices allows reduction of deadtime from 400 to 100 ns, and 729 therefore, THD at output current from 3.5% to 1.5% at 100 kHz. 730

APPENDIX

Theoretical conduction loss analysis of the T-type converter 732 is as follows [38]: 733

$$P_{c-S_{1,4}} = \frac{v_{o,S}MI_{\text{OUT}}}{4\pi} \left[\sin(\phi) + (\pi - \phi)\cos(\phi)\right] \\ + \frac{r_{o,S}M\hat{I}^{2}_{\text{OUT}}}{4\pi} \left[\frac{8}{3}\cos^{4}\left(\frac{\phi}{2}\right)\right] \\ P_{c-D_{1,4}} = \frac{v_{o,D}M\hat{I}_{\text{OUT}}}{4\pi} \left[\sin(\phi) + \phi\cos(\phi)\right] \\ - \frac{r_{o,D}M\hat{I}^{2}_{\text{OUT}}}{2} \left[\frac{4}{3\pi}\sin^{4}\left(\frac{\phi}{2}\right)\right] \\ P_{c-S_{2,3}} = \frac{v_{o,S}\hat{I}_{\text{OUT}}}{pi} \left[1 - \frac{M}{4}\left(2\sin(\phi) - (2\phi - \pi)\cos(\phi)\right)\right] \\ + \frac{r_{o,S}\hat{I}^{2}_{\text{OUT}}}{4} \left[1 - \frac{4M}{3\pi}\left(1 + \cos^{2}(\phi)\right)\right] \\ P_{c-D_{2,3}} = \frac{v_{o,D}\hat{I}_{\text{OUT}}}{pi} \left[1 - \frac{M}{4}\left(2\sin(\phi) - (2\phi - \pi)\cos(\phi)\right)\right] \\ + \frac{r_{o,D}\hat{I}^{2}_{\text{OUT}}}{4} \left[1 - \frac{4M}{3\pi}\left(1 + \cos^{2}(\phi)\right)\right].$$

ACKNOWLEDGMENT

The authors would like to thank ROHM Semiconductor, Kyoto, Japan, for providing 650-V SiC MOSFET and Panasonic Corporation, Osaka, Japan, for providing 600-V GaN HEMT device samples used in this study.

REFERENCES

- J. Millan, P. Godignon, X. Perpina, A. Perez-Tomas, and J. Rebollo, "A survey of wide bandgap power semiconductor devices," *IEEE Trans. Power* 741 *Electron.*, vol. 29, no. 5, pp. 2155–2163, May 2014. 742
- [2] D. Kranzer, C. Wilhelm, F. Reiners, and B. Burger, "Application of normally-off SiC-JFETs in photovoltaic inverters," in *Proc. Power Electron. Appl.*, 2009, pp. 1–6.
- [3] C. Wilhelm, D. Kranzer, and B. Burger, "Development of a highly compact rade and efficient solar inverter with Silicon Carbide transistors," in *Proc. Integr. Power Electron. Syst.*, 2010, pp. 1–6.
- [4] B. Burger and D. Kranzer, "Extreme high efficiency PV-power converters," 749 in *Proc. Power Electron. Appl. Conf.*, 2009, pp. 1–13.
- [5] D. Barater, G. Buticchi, C. Concari, G. Franceschini, E. Gurpinar, D. De, 751 and A. Castellazzi, "Performance analysis of UniTL-H6 inverter with SiC 752 MOSFETs," in *Proc. Int. Power Electron. Conf.*, May 2014, pp. 433–439. 753
- [6] E. Gurpinar, D. De, A. Castellazzi, D. Barater, G. Buticchi, and G. Francheschini, "Performance analysis of SiC MOSFET based 3-level ANPC 755 grid-connected inverter with novel modulation scheme," in *Proc. IEEE 756 15th Workshop Control Model. Power Electron.*, Jun. 2014, pp. 1–7. 757
- [7] D. De, A. Castellazzi, A. Solomon, A. Trentin, M. Minami, and T. Hikihara, "An all SiC MOSFET high performance PV converter cell," in *Proc. 15th IEEE Eur. Conf. Power Electron. Appl.*, Sep. 2013, pp. 1–10.
 760
- [8] A. Hensel, C. Wilhelm, and D. Kranzer, "Application of a new 600 V GaN 761 transistor in power electronics for PV systems," in *Proc. 15th Int. Power 762 Electron. Motion Control Conf.*, Sep. 2012, pp. DS3d.4-1–DS3d.4-5. 763
- [9] T. Ueda, "Recent advances and future prospects on GaN-based power devices," in *Proc. Int. Power Electron. Conf.*, May 2014, pp. 2075–2078.
- [10] T. Morita, S. Tamura, Y. Anda, M. Ishida, Y. Uemoto, T. Ueda, T. Tanaka, 766 and D. Ueda, "99.3% efficiency of three-phase inverter for motor drive 767

731

742 743 744

739

848 849

845

846

847

850

853

854

857

858

859

860

861

862

865

877

895

896

901

902

903

904

905

- 851 852
- 855 856

04

863 864

- 866 867
- [41] J. W. Kolar, U. Drofenik, J. Biela, M. L. Heldwein, H. Ertl, T. Friedli, and S. D. Round, "PWM converter power density barriers," in Proc. IEEE 868 869
- W. Hurley and W. Wölfle, Transformers and Inductors for Power Elec-[42] 870 tronics: Theory, Design and Applications. Hoboken, NJ, USA: Wiley, 871 2013. 872
- [43] EPCOS. (2013). Data book: Ferrites and accessories. [Online]. Avail-873 able: http://en.tdk.eu/blob/519704/download/2/ferrites-and-accessories-874 data-b ook-130501.pdf 875 876

[34] M. Rahimo, F. Canales, R. A. Minamisawa, C. Papadopoulos, U. Vemula-

[35] N. McNeill, B. Williams, and S. Finney, "Assessment of off-state nega-

[36] G. Wang, F. Wang, G. Magai, Y. Lei, A. Huang, and M. Das, "Perfor-

[37] R. T. Naayagi, R. Shuttleworth, and A. J. Forsyth, "Investigating the effect

[38] T. B. Soeiro and J. W. Kolar, "The new high-efficiency hybrid neutral-

[39] Extruded Heatsink Products. [Online]. Available: www.abl-heatsinks.

Power Electron., vol. 30, no. 9, pp. 4638-4642, Sep. 2015.

vol. 13, no. 3, pp. 436-440, May 1998.

Conf. Elect. Energy Syst., Jan. 2011, pp. 50-55.

Power Convers. Conf., Apr. 2007, pp. P-9-P-29.

pp. 3230-3234.

co.uk/

[40]

pp. 1919-1935, May 2013.

pati, A. Mihaila, S. Kicin, and U. Drofenik, "Characterization of a silicon

IGBT and silicon carbide MOSFET cross-switch hybrid," IEEE Trans.

tive gate voltage requirements for IGBTs," IEEE Trans. Power Electron.,

mance comparison of 1200 V 100 A SiC MOSFET and 1200 V 100 A

silicon IGBT," in Proc. IEEE Energy Convers. Congr. Expo., Sep. 2013,

of snubber capacitor on high power IGBT turn-off," in Proc. 1st IEEE Int.

point-clamped converter," IEEE Trans. Ind. Electron., vol. 60, no. 5,

A. Nagel and R. De Doncker, "Systematic design of EMI-filters for power

converters," in Proc. 35th IAS Annu. Meeting World Conf. Ind. Appl. Electr.

Energy Conf. Rec. IEEE Ind. Appl. Conf., 2000, vol. 4, pp. 2523-2525.

- [44] (2015). Vishay interference suppression film capacitor - Class X2. [Online]. Available: http://www.vishay.com/product?docid=28166
- L. Chen and F. Z. Peng, "Dead-time elimination for voltage source in-878 [45] verters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 574-580, Mar. 879 2008. 880
- [46] S.-G. Jeong and M.-H. Park, "The analysis and compensation of dead-881 time effects in PWM inverters," IEEE Trans. Ind. Electron., vol. 38, no. 2, 882 pp. 108-114, Apr. 1991. 883



Emre Gurpinar (S'11) received the Bachelor's of 884 Science degree in electrical engineering from Istanbul 885 Technical University, Istanbul, Turkey, in 2009, and 886 the Master's of Science degree in power electronics, 887 machines and drives from the University of Manch-888 ester, Manchester, U.K., in 2010. Since 2013, he has 889 been working toward the Ph.D. degree at the Uni-890 versity of Nottingham, U.K. He is currently working 891 on his Ph.D. thesis based on wide-bandgap semicon-892 ductor based renewable power converters. He was a 893 visiting Ph.D. student with the Department of Energy 894

Technology, Aalborg University, Denmark, between August 2015 and October 2015.

He was an R&D Power Electronics Engineer with General Electric, U.K. His 897 research interests include wide-bandgap power devices, high-frequency con-898 verters, renewable power systems, and hybrid multilevel inverters. 899 900



Alberto Castellazzi received the Laurea degree in physics from the University of Milan, Milan, Italy, in 1998, and the Ph.D. degree in electrical engineering from the Munich University of Technology, Munich, Germany, in 2004.

He is currently an Associate Professor of power 906 electronics with The University of Nottingham, Not-907 tingham, U.K. He has been active in power electron-908 ics research and development for more than 15 years 909 and has had extensive collaborations with major European and international industrial research labora-

tories and groups on publicly and privately funded research projects. He has 912 authored or coauthored more than 130 papers published in peer reviewed spe-913 cialist journals and conference proceedings, for which he also regularly acts as 914 a Reviewer. His research interests include characterization, modeling, applica-915 tion, packaging, and cooling of power devices. 916

Dr. Castellazzi is a Member of the Technical Program Committee of the ISPSD, ESTC, and ECCE-Asia.

using GaN-based gate injection transistors," in Proc. 26th Annu. IEEE Appl. Power Electron. Conf. Expo., Mar. 2011, pp. 481-484.

770 [11] A. Tuysuz, R. Bosshard, and J. W. Kolar, "Performance comparison of a 771 GaN GIT and a Si IGBT for high-speed drive applications," in Proc. Int. 772 Power Electron. Conf., May 2014, pp. 1904-1911.

768

769

- X. Huang, Z. Liu, Q. Li, and F. C. Lee, "Evaluation and application of 600 V GaN HEMT in cascode structure," *IEEE Trans. Power Electron.*, [12] 773 774 vol. 29, no. 5, pp. 2453-2461, May 2014. 775
- [13] T. Ishibashi, M. Okamoto, E. Hiraki, T. Tanaka, T. Hashizume, D. Kikuta, 776 777 and T. Kachi, "Experimental validation of normally-on GaN HEMT and its 778 gate drive circuit," IEEE Trans. Ind. Appl., vol. 51, no. 3, pp. 2415-2422, 779 May 2015.
- 780 [14] V. Guennegues, B. Gollentz, F. Meibody-Tabar, S. Rael, and L. Leclere, 781 in Proc. 13th Eur. Conf. Power Electron. Appl., 2009, pp. 1-8.
- 02 782 [15] R. Teodorescu, M. Liserre, and P. Rodríguez, Grid Converters for Photo-783 voltaic and Wind Power Systems. Chichester, U.K.: Wiley, Jan. 2010.
 - 784 [16] Y. Park, S.-K. Sul, C.-H. Lim, W.-C. Kim, and S.-H. Lee, "Asymmetric 785 control of DC-Link voltages for separate MPPTs in three-level inverters,' IEEE Trans. Power Electron., vol. 28, no. 6, pp. 2760-2769, Jun. 2013. 786
 - 787 [17] X. Li, S. Dusmez, B. Akin, and K. Rajashekara, "A new SVPWM for the phase current reconstruction of three-phase three-level t-type converters," 788 789 IEEE Trans. Power Electron., vol. 31, no. 3, pp. 2627–2637, Mar. 2016.
 - 790 [18] M. Schweizer and J. W. Kolar, "Design and implementation of a highly efficient three-level T-type converter for low-voltage applications," IEEE 791 792 Trans. Power Electron., vol. 28, no. 2, pp. 899-907, Feb. 2013.
 - [19] Z. Shao, X. Zhang, F. Wang, and R. Cao, "Modeling and elimina-793 794 tion of zero-sequence circulating currents in parallel three-level T-type 795 grid-connected inverters," IEEE Trans. Power Electron., vol. 30, no. 2, pp. 1050-1063, Feb. 2015. 796
 - 797 [20] J.-S. Lee, U.-M. Choi, and K.-B. Lee, "Comparison of tolerance controls 798 for open-switch fault in a grid-connected T-type rectifier," IEEE Trans. 799 Power Electron., vol. 30, no. 10, pp. 5810-5820, Oct. 2015.
 - 800 [21] U.-M. Choi, F. Blaabjerg, and K.-B. Lee, "Reliability improvement of a T-type three-level inverter with fault-tolerant control strategy." IEEE 801 802 Trans. Power Electron., vol. 30, no. 5, pp. 2660-2673, May 2015.
 - [22] B. Kaminski, W. Koczara, and N. Al-Khayat, "A three level inverter 803 804 concept for low voltage applications," in Proc. IEEE Eur. Conf. Power 805 Electron. Appl., 2007, pp. 1-8.
 - [23] A. Elasser, M. Kheraluwala, M. Ghezzo, R. Steigerwald, N. Evers, 806 J. Kretchmer, and T. Chow, "A comparative evaluation of new silicon 807 carbide diodes and state-of-the-art silicon diodes for power electronic 808 809 applications," IEEE Trans. Ind. Appl., vol. 39, no. 4, pp. 915-921, Jul. 810 2003.
 - [24] P. Anthony and N. McNeill, "The efficient deployment of silicon super-811 junction MOSFETs as synchronous rectifiers," in Proc. 7th IET Int. Conf. 812 Power Electron., Mach. Drives, 2014, pp. 0185-0185. 813
 - A. Hefner and D. Berning, "Characterization of paralleled super junc-814 [25] tion MOSFET devices under hardand soft-switching conditions," in Proc. 815 IEEE 32nd Annu. Power Electron. Spec. Conf., 2001, vol. 4, pp. 2145-816 817 2150.
 - [26] M. Conrad and R. W. DeDoncker, "Avoiding reverse recovery effects in 818 super junction MOSFET based half-bridges," in Proc. IEEE 6th Int. Symp. 819 820 Power Electron. Distrib. Generation Syst., Jun. 2015, pp. 1-5.
 - T.-T. Nguyen, A. Ahmed, T. V. Thang, and J.-H. Park, "Gate oxide relia-821 [27] 822 bility issues of SiC MOSFETs under short-circuit operation," IEEE Trans. 823 Power Electron., vol. 30, no. 5, pp. 2445-2455, May 2015.
 - Z. Chen, Y. Yao, D. Boroyevich, K. D. T. Ngo, P. Mattavelli, and K. 824 [28] Rajashekara, "A 1200-V, 60-A SiC MOSFET multichip phase-leg module 825 826 for high-temperature, high-frequency applications," IEEE Trans. Power 827 Electron., vol. 29, no. 5, pp. 2307-2320, May 2014.
 - 828 [29] S. Hazra, A. De, L. Cheng, J. Palmour, M. Schupbach, B. Hull, S. Allen, 829 and S. Bhattacharya, "High switching performance of 1700v, 50A SiC power MOSFET over Si IGBT/BiMOSFET for advanced power conver-830 sion applications," IEEE Trans. Power Electron., 2015, to be publish. 831
- Q3 832 [30] J. Jordan, V. Esteve, E. Sanchis-Kilders, E. J. Dede, E. Maset, J. B. Ejea, 833 and A. Ferreres, "A comparative performance study of a 1200 V Si and SiC 834 MOSFET intrinsic diode on an induction heating inverter," IEEE Trans. Power Electron., vol. 29, no. 5, pp. 2550-2562, May 2014. 835
 - 836 [31] D. Aggeler, F. Canales, J. Biela, and J. W. Kolar, "Dv/Dt-control methods 837 for the SiC JFET/Si MOSFET cascode," IEEE Trans. Power Electron., 838 vol. 28, no. 8, pp. 4074-4082, Aug. 2013.
 - J. Fabre, P. Ladoux, and M. Piton, "Characterization and implementation 839 [32] of dual-SiC MOSFET modules for future use in traction converters," IEEE 840 Trans. Power Electron., vol. 30, no. 8, pp. 4079-4090, Aug. 2015. 841
 - K. Sun, H. Wu, J. Lu, Y. Xing, and L. Huang, "Improved modeling of 842 [33] medium voltage SiC MOSFET within wide temperature range," IEEE 843 Trans. Power Electron., vol. 29, no. 5, pp. 2229-2237, May 2014. 844

910 911