# New Insights into the Design for End-of-life Variability of NBTI in Scaled High-k/Metal-gate Technology for the nano-Reliability Era

Pengpeng Ren<sup>1</sup>, Runsheng Wang<sup>1,\*</sup>, Zhigang Ji<sup>2,#</sup>, Peng Hao<sup>1</sup>, Xiaobo Jiang<sup>1</sup>, Shaofeng Guo<sup>1</sup>, Mulong Luo<sup>1</sup>,

Meng Duan<sup>2</sup>, Jian F. Zhang<sup>2,#</sup>, Jianping Wang<sup>3</sup>, Jinhua Liu<sup>3</sup>, Weihai Bu<sup>3</sup>, Jingang Wu<sup>3</sup>, Waisum Wong<sup>3,5</sup>, Shaofeng Yu<sup>3,5</sup>, Hanming Wu<sup>3,5</sup>, Shiuh-Wuu Lee<sup>3,5</sup>, Nuo Xu<sup>4</sup>, Ru Huang<sup>1,5,\*</sup>

<sup>1</sup>Institute of Microelectronics, Peking University, Beijing 100871, China (\*Emails: ruhuang@pku.edu.cn, r.wang@pku.edu.cn)

<sup>2</sup>School of Engineering, Liverpool John Moores University, Liverpool L3 3AF, UK (<sup>#</sup>Emails: z.ji@ljmu.ac.uk, j.f.zhang@ljmu.ac.uk)

<sup>3</sup>Semiconductor Manufacturing International Corporation (SMIC), Shanghai 201203 and Beijing 100176, China

<sup>4</sup>Department of EECS, University of California, Berkeley, CA 94720, USA

<sup>5</sup>Innovation Center for MicroNanoelectronics and Integrated System, Beijing 100871, China

#### Abstract

In this paper, a new methodology for the assessment of end-of-life variability of NBTI is proposed for the first time. By introducing the concept of characteristic failure probability, the uncertainty in the predicted 10-year VDD is addressed. Based on this, variability resulted from NBTI degradation at end of life under specific VDD is extensively studied with a novel characterization technique. With the further circuit level analysis based on this new methodology, the timing margin can be relaxed. The new methodology has also been extended to FinFET in this work. The wide applicability of this methodology is helpful to future reliability/variability-aware circuit design in nano-CMOS technology.

#### Introduction

As CMOS devices downscaling into nanoscale region, dynamic variability induced by NBTI effects has been paid growing attention [1-10]. With device aging, the induced variations will directly degrade the circuit stability [2-5], which is especially significant at end of life in more aggressive technology nodes (Fig. 1). Therefore, assessment of the end-of-life variability emerges as a big necessity for practical circuit design in the nano-reliability era, including both the impacts of device-to-device variation (DDV) [1, 3, 7-9] and the cycle-to-cycle variation (CCV) recently found in our work [9-10]. However, it faces great challenges: The conventional assessment methodology is not suitable for characterizing NBTI reliability and the resulted variability in nano-devices, due to the stochastic nature of trapping/detrapping within the gate oxide [6-10]. New methodology is thus intensively required.

In this paper, a new methodology is proposed to address the challenges in characterizing the end-of-life variability for nanoscale devices, with demonstrations on high-k/metal-gate (HKMG) and FinFET technology for the first time. By introducing the novel characterization technique, variability induced by the NBTI degradation at end of life is experimentally studied. The impacts on circuit and yield analysis are also investigated.

# New Assessment Methodology for End-of-life Variability

To assess the end-of-life variability, the 10-year VDD should be predicted at first. However, nano-devices brought big challenges into 10-year VDD prediction with conventional constant voltage stress (CVS) procedure [11] in two aspects: (1) Requirements of multiple identical devices in CVS method cannot be met by the severe DDV effect. (2) Time-dependent variability during degradation within a single device (CCV effect) makes the conventional power factor extraction unreliable (Fig. 2). In addition, the method using large devices to predict 10-year *VDD* also fails, since the degradation of large devices is not consistent with the average degradation of nano-devices (Fig. 3). A new assessment methodology with novel characterization technique is thus required. The underlying physics and models should be also explored, with extension to circuit level analysis (Fig.4).

As shown in Fig. 5, the NBTI degradation in nano-devices manifests large fluctuations. To evaluate the extent of device degradation at end of life for specific VDD, the concept of failure probability is introduced in the new methodology, which includes not only the impacts of DDV, but also the transient failure caused by CCV effect. Due to the large variations of the degradation, the conventional definition of 10-year VDD needs to be improved. Rather than a single value, the 10-year VDD becomes probabilistic in nano-devices, and each one is with a characteristic value of failure probability. The 10-year VDD will be determined by the target failure probability in practice. In other words, the end-of-life variability becomes a 2-D problem at specific VDD (Fig. 6): one dimension is the DDV of the mean degradation; the other is the DDV of the fluctuations in the degradation within one device (CCV effect). In order to transform the degradation under accelerated stress to normal VDD for end-of-life characterization, novel characterization technique is required, which will be shown next. Devices measured in this work are scaled HKMG planar pFETs and SOI FinFETs.

# Novel Fast Voltage Step Stress (FVSS) Technique

A new characterization technique named FVSS is proposed to address the challenges in 10-year VDD prediction for nanoscale devices. By introducing the concept of stepped stressing [12], the 10-year VDD can be predicted on a single device, rather than multiple devices with the impact of DDV. Vth sensing method is based on the modified ultra-fast technique [13] to fully capture the CCV effect during degradation. As shown in Fig. 7, the device is continuously stressed by stepped stress  $V_{Gstr}$  for the same time  $\Delta t$  until reaching pre-specified step N. The stress bias is interrupted quickly and periodically to monitor the  $V_{th}$  shift  $(\Delta V_{th})$  within 5µs under the same  $V_{Gmea}$  ( $\langle V_{Gstr}$ ). With ultra-fast measurement,  $\Delta V_{th}$  can be obtained with higher sampling rate, which enables the extraction of n in the first step of FVSS technique. Due to the gradual increase of  $V_{Gstr}$ , the degradation is

accelerated (Fig. 8). With Eq. 2, the stress time under high  $V_{Gstr}$  can be equivalently transformed to effective stress time under the first  $V_{Gstr}$  (= $V_I$ ) with the optimal parameters *m* and *A* to restore the power law statistics under  $V_I$ . Thus the 10-year *VDD* can be predicted on a single device with the extracted parameters. In addition, the effective stress time can be transformed under any  $V_G$  bias (e.g., *VDD*) with Eq. 3. The FVSS method is firstly verified with large devices. Good agreement is achieved between the FVSS and conventional CVS methods (Fig. 9). Thus it can be applied to nano-devices (Fig. 10&11). As expected, the  $\Delta V_{th}$  manifests large fluctuations against stress time due to CCV effect.

# **Experimental Results and Discussions**

a) Statistics of failure probability: As shown in Fig. 12, the failure probability at specific VDD after transformation can be extracted as the probability that  $\Delta V_{th}$  larger than the failure criterion (50mV as an example here) around 10-year lifetime. The extracted failure probability (Fig. 13) presents a large dispersion with varying VDD for nano-device compared with large device, due to CCV effect. With DDV effect further taken into account (Fig. 14), the failure probabilities of different devices have a wider distribution. It can be observed in Fig. 14(c) that DDV is much larger than CCV, mostly due to the fact that the measured devices  $(30 \times 300 \text{ nm}^2)$  are not sufficiently small. Thus, for a given VDD, the effective occupation probability will be 1 or 0 for most of the devices. As a direct result, the distribution of the failure probability among different devices should be U-shape like, which is consistent with the experimental results in Fig. 15. This interesting behavior will be discussed later in more details with correlation to trap energy distribution.

**b)** *HK process, FinFET and AC NBTI:* The mean failure probability is extracted and compared between two HK processes (Fig. 15). HK process #1 presents less degradation and variation due to process optimization. The *VDD* corresponding to 100% and 0% failure are further extracted and compared in Fig. 16. With the scaling of the gate area, the dispersion of failure probability becomes larger, indicating the more severe impacts of CCV and DDV. Fig. 17 shows the results of FVSS technique applied to FinFETs (Fig. 17), confirming its applicability beyond planar technology. The methodology can also be extended to AC NBTI characterization (Fig. 18). The impact of CCV is also non-negligible under practical AC circuit operation conditions.

c) Degradation and variation at end of life: Once the degradation is transformed under specific *VDD*, the average and deviation values of  $\mu(\Delta V_{th})$  and  $\sigma(\Delta V_{th})$  among different devices at end of life can be extracted around 10-year lifetime in terms of  $\mu(\mu)$ ,  $\sigma(\mu)$ ,  $\mu(\sigma)$  and  $\sigma(\sigma)$  respectively, as shown in Fig. 19. Large variations can be observed at end of life, which will directly degrade the parametric yield. With the increase of *VDD*, more traps are generated, contributing to the increase of dynamic variations.

*d)* **Distributions of 10-year VDD:** From another perspective of statistics, the dispersion of failure probability can be evaluated alternatively by the distribution of 10-year *VDD* among different devices with the same mean failure probability. The distribution of 10-year *VDD* well fits Weibull distribution [Fig. 20(a)]. The shape factor of the Weibull distribution keeps the same with the

varying failure probability, and decreases with the shrinking gate area [Fig. 20(b)].

# **Physical Model of Failure Probability**

The U-shape like distribution of failure probability is fundamentally correlated with the energy distribution of oxide traps. Fig. 21 shows the trap charge density  $N_{ot}$  and energy density  $D_{ot}$  extracted in large device with the method in [14]. Since the occupation probability is directly determined by the differences between Fermi level and trap energy level, the distribution of the occupation probability is correlated with the energy distribution of oxide traps (Fig. 22). With the proposed physical model (Eq. 4), the theoretical distribution of failure probability is well consistent with the experiment results. The impact of different energy distribution of oxide traps on failure probability is simulated (Fig. 23). Therefore, the new methodology could also be applied to new materials (e.g. Ge, III-V) which have different trap energy distributions from Si.

# **Impacts on Circuits and Yield Analysis**

Based on the above results, the new methodology is extended to circuit and yield analysis. Considering the severe impacts of DDV and CCV at end of life, the frequency shift of ring oscillator (RO) presents wide distribution with the varying *VDD* (Fig. 24). The individual RO circuit fails stochastically among the operation cycles due to CCV effect (Fig. 25). In other words, it does not fail in some operation cycles within the 'dying' part (Fig. 26), contradicted to the view that the 'dying' part is regarded as totally failed in conventional assessment methodology. Therefore, the additional timing margin can be relaxed with the new methodology. On the other hand, the impact on end-of-life parametric yield is also evaluated. With specific failure criterions, the 10-year *VDD* of RO is determined by the target yield (Fig. 27).

# Summary

We have proposed a new methodology for assessing end-of-life variability of NBTI in this paper. The uncertainty in the predicted 10-year *VDD* is addressed by introducing the concept of characteristic failure probability. At specific *VDD*, the induced variations from NBTI degradation at end of life are extensively studied for the first time with the proposed novel technique. With the further analysis on circuit level, timing margin can be relaxed with the new methodology. It is thus helpful to the variability-aware circuit design in the nano-reliability era.

# Acknowledgement

This work was partly supported by the 973 Projects (2011CBA00601), NSFC (61106085), National S&T Major Project (2009ZX02035-001).

# References

[1] B. Kaczer, et al., IRPS, p.26, 2010; [2] T. Naphade, et al.,
IEDM, p.838, 2013; [3] Y. Mitani, et al., IRPS, p.857, 2011; [4]
R. Wang, et al., IEDM, p.978, 2013; [5] M. Nafria, et al., IEDM,
p.127, 2011; [6] T. Grasser, et al., IEDM, p.85, 2010; [7] M.
Toledano-Luque, et al., VLSI, p.152, 2011; [8] M. Duan, et al.,
IEDM, p.774, 2013; [9] C. Liu, et al., IEDM, p.571, 2011; [10]
C. Liu, et al., IEDM, p.466, 2012; [11] JEDEC-JEP122E; [12] Z.
Ji, et al., IRPS, GD.2.1, 2014; [13] A. E. Islam, et al., IEDM,
p.805, 2007; [14] Z. Ji, et al., TED, p. 228, 2010.



predicted as-fabricated static variability and the total dynamic variability at end of life by the proposed compact model (Eq. 1).



Fig. 3 Comparison of NBTI degradation between large and small devices under the degradation of 1000 cycles of 10 small devices is considered for fair comparison.

Fig. 4 The characterization scheme for end-of-life variability of NBTI proposed in this work.



Fig. 5 Up: In large device, the 10-year VDD is a single value under certain Fig. 6 The 2-D problem of end-of-life process conditions. The failure probability at 10-year lifetime shows a sharp trend from 0% to 100% with the varying VDD. Below: In nanoscale devices, the  $V_{th}$  shift ( $\Delta V_{th}$ ) menifests large fluctuations with aging time. The failure probability shows dispersion with the varying VDD due to CCV effect. When  $\mu(\sigma(\Delta V_{th}))$  and  $\sigma(\sigma(\Delta V_{th}))$  respectively, DDV is also taken into account, wider dispersion of failure probability can be observed

variability of NBTI at specific VDD. The degradation and the resulted variation can be evaluated as  $\mu(\mu(\Delta V_{th})), \sigma(\mu(\Delta V_{th})),$ considering the impacts of CCV and DDV

Fig. 7 Measurement schematics of FVSS method.  $V_{Gstr}$  is stepped increased with a constant multiple K and interrupted quickly and periodically to monitor the  $\Delta V_{th}$ . The stress time under high  $V_{Gstr}$  can be equivalently transformed to effective stress time under  $V_1$  with optimal m and A to restore the power law statistics under



device). (b) Least square error between the  $\Delta V_{th}$ before and after the stress time transformation. At the minimum point, the optimal value of *m* can be obtained



Fig. 12 The degradation transformed to (a) VDD = 1.2V, (c) VDD =1.15V, (e) VDD =1.1V, (g) VDD =1.05V. Around 10-year lifetime, the  $\Delta V_{th}$  follows the normal distribution. The corresponding failure probability is extracted as the probability that  $\Delta \hat{V}_{th}$  larger than the failure criterion (50mV as an example here). The results are shown in (b), (d), (f) and (h) respectively.



Fig. 8 (a) Typical results of FVSS method (large Fig. 9 Comparison of  $\Delta V_{th}$  calculated in FVSS method with CVS measurement data. With the values of n, m and A extracted from Fig. 8,  $\Delta V_{th}$ , and 10-year VDD can be calculated in FVSS method.



Fig. 13 The extracted failure probability for a single device with varying VDD, compared with that of a large device. The 10-year VDD is no more a single value, but becomes probabilistic and each with one characteristic value of failure probability.



Fig. 10 Time evolutions of  $\Delta V_{th}$  with FVSS method, (a) HKMG device with W=1µm, L=30nm, (b) HKMG device with W=0.3µm, L=30nm.

V<sub>1</sub>=-1.3V W=0.6µm L=30nm T=125 °C ∆Vth (mV) K=1.1 10<sup>1</sup> 10<sup>2</sup> 10<sup>3</sup> 10<sup>3</sup> 10<sup>6</sup>

**Stress time (s) Fig. 11** Time evolutions of  $\Delta V_{th}$  with FVSS method (a) before and (b) after effective stress time transformation. The insert is to extract the optimal value of m



Fig. 14 For multi devices with (a) W=1µm, (b) W=600nm, and (c) W=300nm, the failure probabilities show a wide dispersion with varying VDD, especially in smaller devices. Each curve corresponds to one device. L=30nm for all the devices under test.

