

# Trends and patterns in ASIC and FPGA use in space missions and impact in technology roadmaps of the European Space Agency

---

## Master Thesis

Roger Boada Gardenyes

15<sup>th</sup> August 2012

### ABSTRACT

ASIC (Application-Specific Integrated Circuit) and FPGA (Field-Programmable Gate Array) are the two most complex and versatile integrated circuit technologies used nowadays in space missions. They are key technologies and perform the core of the avionics control and data processing of every satellite and spacecraft. Quantities used of ASIC and FPGA in space missions have been increasing significantly in the last years. Some of the fundamental differences between ASIC and FPGA are the development costs and the reprogrammability features, while in both cases there is a lengthy and costly customer design process behind. This research attempts to quantify the use of ASIC and FPGA technologies in space missions in the last years, to show the patterns and trends of use and to assess how these conclusions match the priorities established in the present technology roadmaps of the European Space Agency. The results of this study will be used as valuable inputs for future strategic and investment decisions of the European Space Agency and the European space community actors.

**Keywords:** ASIC, FPGA, European Space Agency, space missions, technology roadmaps.



## AKNOWLEDGEMENTS

In these last lines of my thesis I would like to thank all the people that have made possible this Master Thesis and with who I have shared one of the most valuable experiences of my life.

First of all, my biggest gratitude to Agustin Fernandez-Leon, head of the Microelectronics section in ESA, to give me the great opportunity to undertake an internship in the European Space Agency. It has been an amazing and exciting work and life experience that I am sure it will be a very important milestone in my life. I really appreciate all the effort and time he has spent with me during this last months teaching, helping and supporting me in all the aspects of this research. I think I could not have a better mentor than him.

In addition, all my thanks to my supervisors from the Technical University from Delft, Scott Cunningham, Petra Heijnen and Wil Thissen, to accept the challenge to supervise my Master Thesis without knowing me before and facing the difficulties of being an exchange student and doing the research in an external company. I think it has been a very good experience from both sides and it has been very interesting to meet both the visions from the university and the industry in this project.

I would like also to give thanks to my colleagues in ESA which accompanied me during my stay and make it an unforgettable experience. Specially, to Gabriele Tiotto and Javier Eroles, my officemates, for their help and support in the last steps of my research and for the all the great times and fun we had together in the work. And, of course, my crazy friend Johan and the rest of stagiaires and YGTs to share this experience with them and for all the activities and parties we have done together during our stay in ESA. Also, many thanks to my Dutch housemates to be my family in Leiden and introduce me to the real Dutch life style.

I want also to give thanks to all ESA managers and engineers that participate and collaborate in this research because without their contribution and work this research will have not been possible. Specially, the people from the Microelectronics section for their warm welcome in ESA and all their support during this months.

Finally, my warmest regards to my parents Pere and Josepa, and my brother Guillem, that even though the distance of being studying abroad, they have lived all this experience very close to me, being my best support not only in the good moments but also in the most difficult ones. I am very happy to dedicate this thesis to them.



## ACRONYMS

AFMS	ASIC, FPGA, Microprocessor and Standard ASIC
ARTES	Advanced Research in Telecommunication Systems
ASIC	Application Specific Integrated Circuit
CMOS	Complementary Metal Oxide Semiconductor
CNES	Centre National d'Études Spatiales
DCL	Declared Component List
DMS	Data Management System
ECI	European Component Initiative
EEE	Electronic, Electrical and Electromechanical
ESCC	European Space Components Coordination
ESA	European Space Agency
FPGA	Field Programmable Gate Array
GEO	Geostationary Earth Orbit
GSTP	General Support Technology Programme
IC	Integrated Circuit
IPC	Industrial Policy Committee
ITAR	International Traffic in Arms Regulation
ITRS	International Technology Roadmap for Semiconductors
LEO	Low Earth Orbit
MEO	Medium Earth Orbit
MTR	Microelectronics Technology Roadmaps
NASA	National Aerospace and Space Administration
NRE	Non-Recurring Engineering
PA	Product Assurance
PF	Platform
PL	Payload
THAG	Technology Harmonisation Advisory Group
TDM	Technical Dossier of Microelectronics
TRP	Technology Research Programme



# TABLE OF CONTENTS

TABLE OF FIGURES.....	V
TABLE OF TABLES.....	VII
1 INTRODUCTION .....	1
1.1 Motivation of research.....	1
1.2 Research objectives.....	4
1.3 Anticipated issues.....	7
2 BACKGROUND INFORMATION .....	8
2.1 ASIC, FPGA, Microprocessor and Standard ASIC technology .....	8
2.2 European Space Agency (ESA).....	14
2.2.1 ESA Facts .....	14
2.2.2 ESA space missions.....	14
2.2.3 ESA Technology Programmes.....	16
2.2.4 ESA Organization .....	18
2.2.5 European Space Technology Harmonisation .....	19
2.3 Technology Roadmaps .....	24
3 METHODOLOGY .....	28
3.1 Integrated circuit technologies and space missions studied .....	28
3.1.1 Integrated circuit technologies subject of this research.....	28
3.1.2 IC Technical parameters.....	29
3.1.3 Space Missions .....	30
3.2 Data collection.....	34
3.2.1 Space mission information.....	39
3.2.2 DCL collection.....	40
3.2.3 DCL exploration .....	42
3.2.4 Database completion .....	45
3.3 Data Exploration.....	48
3.3.1 Subset of IC parameters explored.....	48
3.3.2 Types of tables and graphs used for the data exploration .....	56
3.4 ESA Microelectronics roadmap exploration.....	60
4 RESULTS.....	62
4.1 Quantities and types of AFMS used in space missions .....	63

4.1.1	IC Overview .....	64
4.1.2	Programmable (FPGA) vs. Non-programmable (ASIC + Microprocessor + Std. ASIC) .....	67
4.1.3	Reused IC designs .....	69
4.1.4	IC Technology vendor country .....	71
4.2	Trends and patterns of use of AFMS in space missions .....	74
4.2.1	Trends of use of AFMS technologies in space missions in the timeline.....	75
4.2.2	Patterns of use of AFMS in space missions with respect to the mission lifetime	80
4.2.3	Patterns of use of AFMS in space missions with respect to the mission overall cost .....	81
4.2.4	Patterns of use of AFMS in space missions with respect to the satellite mass ..	82
4.2.5	Patterns of use of AFMS in space missions with respect to the space programmes .....	83
4.2.6	Patterns of use of AFMS in space missions with respect to the satellite orbit...	85
4.3	Technologies prioritized in the ESA Microelectronics technology roadmap activities...	87
4.3.1	Number of activities .....	87
4.3.2	Budget of activities.....	88
4.3.3	Activities per country .....	89
5	EVALUATION AND VALIDATION OF RESULTS .....	91
5.1	Evaluation of results.....	91
5.1.1	ESA Microelectronics Technology Roadmaps versus the measured use of complex ICs .....	91
5.1.2	Suggestions for future Microelectronics technology roadmaps.....	93
5.1.3	Archiving and Managing data of EEE components used in ESA missions .....	95
5.2	Validation of the research results .....	98
5.2.1	Statistical conclusion validity .....	98
5.2.2	Internal validity .....	99
5.2.3	Content validity .....	101
5.2.4	External validity.....	102
6	FUTURE WORK .....	103
6.1	IC technical parameters .....	103
6.2	Space missions .....	104
6.3	General review phase.....	105
7	CONCLUSIONS .....	106
8	REFERENCES .....	108



APPENDIX A: Graphs G1 .....	110
Ariane 5 .....	110
Rosetta .....	112
Venus Express.....	114
GOCE 116	
Immarsat 4 .....	118
Hylas 120	
Galileo IOV.....	122
Vega 124	
Proba V .....	126
Sentinel 2.....	128
Bepicolombo .....	130
APPENDIX B: Graphs G2 .....	132
IC Overview .....	132
Reused IC designs.....	139
Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) .....	146
IC Technology vendor.....	153
APPENDIX C: Graphs G3 .....	160
IC Overview .....	160
Reused IC designs.....	164
Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) .....	168
IC Technology vendor.....	172
APPENDIX D: Master Table.....	176
APPENDIX E: Data Collection Table .....	180

## TABLE OF FIGURES

Figure 1: Trends in relative quantities of FPGA vs. ASICs used in space systems .....	2
Figure 2: Integrated circuits for space applications .....	8
Figure 3: ASIC transistors and gates lay-out.....	9
Figure 4: Radiation effects .....	10
Figure 5: Space environment effects .....	10
Figure 6: ESA Matrix structure .....	18
Figure 7: Harmonisation Work plan .....	20
Figure 8: ITRS process.....	26
Figure 9: Data collection process .....	34
Figure 10: DCL information .....	36
Figure 11: Linear snowball sampling .....	37
Figure 12: Exponential non-discriminative snowball sampling.....	37
Figure 13: Exponential discriminative snowball sampling .....	38
Figure 14: Space mission information process.....	39
Figure 15: DCL Collection process .....	40
Figure 16: DCL Exploration process.....	42
Figure 17: Database completion process .....	45
Figure 18: Subset of data fields selected .....	49
Figure 19: AFMS- Payload/Platform- Total quantity .....	49
Figure 20: Vendor-FPGA type-Payload/Platform-Total quantity .....	51
Figure 21: Product name-Payload/Platform-Total quantity .....	52
Figure 22: Feature size-Payload/Platform-Total quantity.....	52
Figure 23: Analogue & Mixed-signal /Digital-Payload/Platform-Total quantity .....	53
Figure 24: Number of pins-Payload/Platform-Total quantity .....	53
Figure 25: Design country /Digital-Payload/Platform-Total quantity .....	54
Figure 26: Vendor country /Digital-Payload/Platform-Total quantity .....	55
Figure 27: Data exploration process .....	56
Figure 28: Microelectronics roadmap activities.....	61
Figure 29: IC Overview per missions (Totals) .....	64
Figure 30: Sentinel 2 - IC Overview .....	65
Figure 31: Programmable/Non-programmable per Missions (Percentage) .....	67
Figure 32: Sentinel 2 Programmable (FPGA) vs. Non-programmable (ASIC + Microprocessor + Std. ASIC) .....	68
Figure 33: Reused IC designs per Missions (Percentage).....	69
Figure 34: Sentinel 2 Reused IC designs.....	70
Figure 35: IC Technology vendor per Missions (Percentage).....	71
Figure 36: Sentinel 2 IC Technology vendor country .....	72
Figure 37: IC Overview vs. Launch date (Totals) .....	75
Figure 38: IC Overview vs. Launch date (Percentage).....	76
Figure 39: IC Overview - High cost (Percentage).....	76
Figure 40: Programmable/Non-programmable vs. Launch date (Percentage).....	77
Figure 41: Reused IC designs vs. Launch date (Totals).....	78

Figure 42: IC Technology vendor vs. Launch date (Totals).....	79
Figure 43: IC Overview vs. Lifetime (Percentage) .....	80
Figure 44: IC Overview vs. Cost (Percentage) .....	81
Figure 45: IC Overview vs. Mass (Percentage) .....	82
Figure 46: IC Overview per Programme (Totals).....	83
Figure 47: IC Overview per Orbit (Totals).....	85
Figure 48: Number of roadmap activities (Totals and Percentage) .....	87
Figure 49: Budget of roadmap activities (Totals and Percentage).....	88
Figure 50: Roadmap activities budget per country (Percentage) .....	90

**TABLE OF TABLES**

Table 1: NASA Space technology roadmaps ..... 25

Table 2: Top priority 17 space missions to be studied..... 32

Table 3: List of 11 space missions included in this research ..... 32

Table 4: Family Code (FC) and Group Code (GC)..... 43

Table 5: ASIC, FPGA, Microprocessor and Standard ASIC example known names..... 43

Table 6: Package type examples ..... 44

Table 7: ASIC, FPGA, Microprocessor and Standard ASIC main vendors ..... 44

Table 8: Sentinel 2 mission characteristics ..... 63

Table 9: Comparison AFMS quantities used vs. budget assigned..... 93

Table 10: Mission completeness status ..... 104

# 1 INTRODUCTION

## 1.1 Motivation of research

ASIC and FPGA are key technologies in the development of space missions and perform the very hearts of the avionics control and the data processing systems of satellites[1]. They are complex and versatile integrated circuits which can implement large and complex functions. The main difference between these two technologies is that customers can buy “blank” FPGAs off the shelf and program them on their premises, while ASICs are integrated circuits (ICs) manufactured to a customer’s specification[2]. Microprocessors and Standard ASICs are two other classes of complex integrated circuits that perform key control functions which are fundamental for the overall satellite operation.

It is difficult to define if ASIC and FPGA are competing technologies or if each one has its own market. Sometimes it is possible to use both integrated circuits for the same purpose so they compete, but in other cases the ASIC technology is the only one technically feasible due to its higher performance. The choice between both technologies is not only based on technical parameters but also on economic and logistic parameters like time to market, price or the user experience on each technology[1].

According to Paris-based Euroconsult’s 12<sup>th</sup> World Market Survey, satellite manufacturers are at the beginning of a decade boom. It is expected that in the period to 2018, a 50 per cent more spacecrafts and satellites will be launched to the Earth orbit than in the preceding 10 years.

In addition, more hardware will be used in larger geostationary satellites as telecommunications companies try to pack in more channels and bandwidth[3]. These systems are becoming more complex and this trend will continue into the future so it will be required more complexity in the electronics and this can only be achieved by deploying highly integrated ASICs and FPGAs[4].

At the same time, the trend to use ASIC, FPGA, Microprocessor and Std. ASICs components is increasing as semiconductor integrated circuit technologies shrink in size and provide higher function densities and faster working speeds, while consuming less power and taking less area and weigh on the boards[5].

The main USA component suppliers to the space industry, Actel [6] and Xilinx[7], aim to benefit from this growth in two ways: through the increase in manufacturing and from a technology shift. Sharon Blades, Actel’s senior regional sales manager for northern Europe, emphasises “It’s big in Europe, America and India. The satellite business is a booming business – all sorts of satellites, whether for Earth monitoring, telecom or other applications. This has been our biggest year to date”.

The technology shift is taking the market away from ASICs towards programmable and reprogrammable devices, FPGAs. ASIC offer higher logic densities and lower costs at higher

volumes, but demand serious upfront investment – known as non-recurrent engineering (NRE) - to make the masks that define the devices functions during manufacturing. “And customers don’t want to commit to NREs if they don’t have to” says Blades. On the other hand, Amit Dhir, senior director of Xilinx aerospace, defence and high performance computing business, says that the advantages of FPGAs are not just about the cost: “They allow customers to make changes right up to launch and they can get to market much quicker”[3].

The graph below made by ESA Microelectronics Section show an approximation of the evolution of FPGA and ASIC use in space missions in the next years[5].

### relative quantities of FPGA vs. ASICs used in space systems




Figure 1: Trends in relative quantities of FPGA vs. ASICs used in space systems

However, the migration from ASIC to FPGA is not entirely simply for non-US satellite designers. All the major space FPGA suppliers are US companies, and as a consequence their space parts must be checked and sometimes explicitly approved for export under the US International Traffic in Arms Regulation (ITAR). If a part is protected by ITAR, much information about the technologies it contains is restricted to US citizens unless the Department of State grants an exemption. ITAR is an intend to stop American technology falling into enemy hands, but restrictions on military-grade chips can be an issue for non-US space organisations[3].

The European Space Agency has complained that these regulations further complicate project management. Wolfgang Veith, ESA’s head of product assurance and safety, points out this issue: “It increases the risk, both programmatic and technological. It’s programmatic risk because it inevitably leads to extended procurement times. And the lifecycle of each component must be tracked to a large level of detail, from design to integration to testing to launch.”

In addition, restricted access to US technology makes failure analysis more difficult. “With European components, we have complete traceability and visibility. We have a deep insight”, Veith says. “But that is not the case with US components. We are very often denied the detailed knowledge that we require. Generally, this is not a problem but if something goes wrong then it can be.”

Europe has an strategic interest in developing, maintaining and improving the availability of European space ASIC, FPGA, Microprocessor and Std. ASIC technology (AFMS) in order to increase competitiveness of European satellite equipment manufacturers and minimize the dependency on export restrictions like US International Traffic in Arms Regulations[8].

The motivation of this research is to quantify the types of ASIC, FPGA, Microprocessors and Std. ASIC used in the last years in European space missions. This study will provide ESA and the European space community with better and more accurate information of the use of AFMS in European space mission that can help ESA policy managers to make more educated decisions and face in better conditions the new challenges of complex IC technologies in the space sector as the technology shift from ASIC to FPGA technology and the reduction of US components dependency.

## 1.2 Research objectives

The aim of this research is to quantify the number of ASICs, FPGAs, Microprocessors and Standard ASICs (AFMS) used in European satellites in the last years in order to show the trends and patterns of use of these technologies in space missions and try to give some conclusions that could have a positive impact in the future decisions and developments of complex integrated circuit technologies in the European space sector.

This study has never been done before and its results will help and contribute to make better strategic future and investment decisions of the European Space Agency and all European space community actors involved in the developing of these technologies, technology vendors and technology customers.

This project analyses the past, current and future situations of the use of these technologies in space missions in order to help ESA to make more educated decisions about future investments. The research compares and connects the results obtained in the data exploration with the current ESA Microelectronics technology roadmaps (MTR) activities [5] to see how ESA is supporting and helping to fund these technologies and if the current and estimated future use of these technologies is in good match with the priorities adopted in ESA's roadmaps.

In addition, this study suggests improvements at the present ESA mechanisms to collect and archive the electronic, electrical and electromechanical (EEE) components information used in space missions.

To achieve the objectives of this research, there are some research questions and sub-questions that can help on defining the research strategy and putting some boundaries to the project.

The main research question is:

**What are the trends and patterns of use of ASIC, FPGA, Microprocessor and Standard ASIC technologies in space missions and how are they reflected in the priorities of the European Space Agency for developing future integrated circuit technologies?**

This main research question has been divided in some sub-questions in order to make the main objective more approachable:

- 1) *What quantities and types of AFMS have been used in space missions both in the payload and the platform in the last years?*
  - 1.1 *What are the quantities of AFMS used in space missions?*
  - 1.2 *What are the quantities of Programmable ICs (FPGA) versus Non-programmable ICs (ASIC, Microprocessors and Std. ASIC) used in space missions?*
  - 1.3 *What is the rate of reuse of complex IC designs used in space missions?*
  - 1.4 *What are the vendors and device families of the FPGAs more used in space missions?*



- 1.5 *What are the Microprocessors and Std. ASICs used in space missions?*
- 1.6 *What is the distribution of technology nodes (i.e. minimum feature size, normally measured as the transistor gate width) in complex ICs used in space missions?*
- 1.7 *What are the quantities of analogue/mixed-signal versus digital integrated circuits used in space missions?*
- 1.8 *What is the distribution of integrated circuit pin counts (number of pins in the package) in complex ICs used in space missions?*
- 1.9 *What countries design more complex integrated circuits for space missions?*
- 1.10 *What countries and vendors provide more complex integrated circuits technology for space missions?*

These sub-questions aim to quantify the number and types of ASIC, FPGA, Microprocessor and Std. ASIC used both in the payload and the platform of each satellite looking for IC technical characteristics like the rate of reuse IC designs, IC technology nodes, IC pin count, etc.

2) *What are the trends and patterns of use of AFMS technologies in space missions?*

- 2.1 *What are the trends of use of AFMS in space missions in the timeline?*  
*What are the patterns of use of AFMS in space missions with respect to...*
- 2.2 *...the mission lifetime?*
- 2.3 *...the mission overall cost?*
- 2.4 *...the satellite mass?*
- 2.5 *...the space programmes?*
- 2.6 *...the orbit?*

This second group of sub-questions aims to use the information obtained in the first sub-question to look for trends and patterns in the use of complex integrated circuits from the space missions included in this research with respect to the launch date, lifetime, orbit, etc.

3) *To which extent ESA Microelectronics technology roadmaps take into account the actual and future use of complex integrated circuits in space missions and how can the roadmaps be improved to better reflect that use and any identified trends and patterns?*

- 3.1 *What role plays the ESA MTR in ESA decision process for investing in developing and supporting these complex IC technology?*
- 3.2 *What technologies are prioritized in the ESA MTR activities?*
- 3.3 *To which extent is the use of complex ICs taken into account in the current development priorities of these MTR activities?*
- 3.4 *What improvements to the ESA MTR can be suggested in order to better reflect the current use and observed trends of these technologies?*

These sub-questions aim to analyse what technologies are currently prioritized (in terms of number of activities and budget invested) in ESA MTR and compare these priorities with the

trends and patterns of use of complex ICs seen in the second sub-question in order to give some suggestions of what changes could be made in the roadmaps to better reflect the actual and anticipated future use of these technologies in space missions.

4) *What are the weaknesses and strengths of the current data management system (DMS) used to collect and archive data on the use of electronic components in the European Space Agency?*

4.1 How is the data about the use of electronic components archived and managed in ESA?

4.2 What improvements to the ESA data management system can be suggested in order to simplify the search of EEE components used in ESA missions in the future?

Finally, the fourth group of sub-questions aims to use the experience and knowledge learnt during the data collection process to explain the weaknesses and strengths of the current DMS used for controlling of the use of EEE components in ESA and to give some recommendations of how could it be improved.

## 1.3 Anticipated issues

This chapter explains the difficulties and issues that were identified before starting the research which could introduce complexity in the development of this study. They are presented in the next points:

- **Lack of in-house know-how**

It is the first time that a study aims to quantify the ASIC, FPGA, Microprocessors and Std. ASIC used in ESA space missions. For this reason, there is no in-house reference to an appropriate methodology that could be used

- **Spread data and information**

The data of the quantities of AFMS used in space missions is spread among many documents, people and databases both from ESA and European space industry. The lack of integrated database containing this information could make the data collection process very slow and complex.

- **Information stored in different formats, styles and physical supports**

Beside the last point, there is not a standardized document that contains all the information requested in this research. It will be necessary to collect the data from documents with a diversity of formats, styles and physical supports.

- **Availability of the information**

As this information has never been searched before, there is no certainty that all this data will be available and possible to be collected. The results of this research will depend on the complexity of collecting and completing the data.

- **Confidentiality issues**

Most of the data needed for this research is under confidentiality restrictions both from ESA and the Industry. As a consequence, it will be necessary to ask for special permissions which can take more time and efforts, and in the worst case, the data could not be available due to confidential restrictions.

- **Time limitations**

The time to undertake this research is very limited, 5 months research, compared to the ambitious objectives it has. A first planning is scheduled to start with 3 months for data collection, 1 month for data exploration and 1 month to present and explain the results. The aim is to achieve as much as possible the objectives of the research but it is assumed that probably some of the objectives will not be achieved due to the complexity of the research and the issues commented above.

## 2 BACKGROUND INFORMATION

This chapter tries to compile all the information needed to understand the results of this research. It starts describing the AFMS technologies, continues presenting the main ESA information related to its organization, space missions, technology programmes and technology harmonisation, and finishes presenting the technology roadmapping tool.

### 2.1 ASIC, FPGA, Microprocessor and Standard ASIC technology

#### a) ASIC and FPGA: Definition and characteristics

Application Specific Integrated Circuit and Field Programmable Gate Array are very complex and dense integrated circuits used to contain control and data processing functions[9].





Figure 2: Integrated circuits for space applications

The complexity of these integrated circuits can be defined by the number of gates and the package number of pins. Today, space ASICs and FPGAs can have several million gates, track widths of 65 nm and packages with more than 1500 pins.



**Figure 3: ASIC transistors and gates lay-out**

ASICs and FPGAs are based in the same technology. They are built on silicon wafers, where circuits are chemically diffused with lithographic techniques, with very expensive, complex manufacturing tools and recipes, based on CMOS (Complementary Metal Oxide Semiconductor) technology. Moreover, both are designed by an expert team that generates the ASIC or FPGA circuit design using very similar standard CAD tools. However, the main difference between these technologies is that ASICs are unique types of integrated circuits meant for a specific application while FPGAs are reprogrammable integrated circuits[10].

On one hand, the advantage of ASIC technology lies in the performance as it has much denser layouts and interconnections that give a better speed and higher power performance than FPGA technology. On the other hand, ASICs are based on application specific customer designs and as consequence they have higher manufacturing costs and longer lead-times than FPGA technology[9].

In contrast, FPGAs are off-the-shelf components ready to be programmed with designs in a few minutes at designer's premises. They are normally cheaper for low production volumes and have shorter lead-times than ASICs. However, the fixed array structure of FPGAs limits their performance, size and power optimisation.

## **b) ASIC and FPGA for space applications**

Integrated circuits are of capital importance in order to achieve the necessary miniaturisation and performance levels that today and future space systems demand. Mask or field programmable integrated circuits implementing application specific functions are always one of the most critical microelectronics elements inside the space systems, as they normally host the heart of those systems ( data processors, spacecraft controls)[5].

These custom ICs are possible thanks to the joint efforts and technology contributions of different companies and vendors: a design house, responsible for the actual design of the functions/circuit; design tool vendors, who provide the tools to do the designs; silicon technology manufacturers responsible for the technology where the functions will be implemented as hardware devices.

Although ASIC and FPGA follow a very strict and quality manufacturing process, there are some causes that can produce their failure:

- **Design mistake** some nominal or corner cases never simulated
- **Manufacturing problem** silicon wafer defects, badly calibrated machine, operator error, poor or insufficient error screening, etc.
- **System environment** out of specification use
- **Aging effects** electro migration, channel hot carriers, etc.

A part from these reasons, ASIC and FPGA used for space applications need to be more resistant due to the space environment effects:

- Vibration and mechanical shock
- Extreme temperatures
- Contamination effects
- Radiation effects




Figure 4: Radiation effects

Radiation effects are the main concern for ASIC and FPGA use in space because they can bring to temporary or permanent integrated circuit malfunctions, risk of mission failure or loss and in there is not option to on-board integrated circuit replacement or repair in space.




Figure 5: Space environment effects

ASIC and FPGA technologies for space applications follow special design process and are implemented with countermeasures to strength the protection against space radiation effects. These complex integrated circuits are requested to pass very strict and severe tests and simulations in order to be qualified for space applications.

Consequently, these technologies are very expensive to manufacture and test, and together with a very low volume market makes them a very special niche market that needs the support and funding from the European Space Agency for their research and development[1].

### c) ASIC and FPGA vendors

There are several companies offering ASIC manufacturing service or operating as ASIC vendors in Europe. They offer a combined wide range of digital, analogue and mixed signal technology for custom and semi-custom ASICs and other specialised integrated circuits as memories, microprocessors, FPGAs, convertors, image sensors, digital and linear discrete. They have all already produced integrated circuits for space applications or are being evaluated for space IC production[5].

These are the main ASIC vendors in Europe:

- |                                |                                   |
|--------------------------------|-----------------------------------|
| ○ <b>Atmel</b>                 | France with corporation HQ in USA |
| ○ <b>Austria Micro systems</b> | Austria                           |
| ○ <b>IHP</b>                   | Germany                           |
| ○ <b>Infineon</b>              | Germany                           |
| ○ <b>LFfoundry</b>             | Germany and France                |
| ○ <b>TI</b>                    | UK with corporation HQ in USA     |
| ○ <b>Peregrine</b>             | France with corporation HQ in USA |
| ○ <b>STMicroelectronics</b>    | France, Italy and Netherlands     |
| ○ <b>X-FAB</b>                 | Germany                           |

For FPGA technology, the only European supplier is ATMEL who in 2004 introduced its first FPGA for space applications manufactured with European technology.

The main vendors of FPGAs currently used in European space applications are MICROSEMI (who acquired ACTEL in 2011) followed by XILINX, both headquartered in USA, with a technology offer that is manufactured, assembled and tested in Asia and the USA.

In some exceptional cases, some commercial FPGA technologies (also non-European, e.g. Lattice) have been used in European space projects, normally after applying countermeasures against radiation effects. This usage is only limited to non-critical applications inside payload instruments whose eventual radiation effects can be tolerated and managed by the instrument, and do not endanger the global success of the mission.

#### **d) ASIC and FPGA: Trends and evolution**

The current trend in space projects is to use more and more FPGA technology (whenever the application is not highly demanding in terms of power, speed and size). The FPGA approach is often a cheaper and faster development alternative to the ASIC approach, particularly for low volume integrated circuit needs. This is normally the case in space developments, with the exception, for example, of high telecom processing payloads where large arrays of ASICs are needed to implement the required processing capacity at an optimized power budget[5].

It is very difficult to quantify how much market share the FPGAs are taking over from the ASIC solution. At the beginning of the nineties FPGAs were hardly used inside space systems. Slowly, but steadily, FPGAs began to be introduced in the space units, taking place to ASICs. Reprogrammable FPGAs are finding their place in satellites and spacecraft, normally for non-mission critical applications, in the payload, where their higher sensitivity to radiation could be tolerated in exchange of having maximum flexibility to implement changes to the design without having to incur into lengthy and expensive redesign costs.

Some of the trends that make FPGAs a better alternative to ASICs for a growing number of higher-volume applications are[11][11][11][11][11]:

- Increasing integrated circuit design costs
- FPGA offers time-to-market advantage
- Weak economy asking for low-cost technologies
- Reusability and lower non-recurring engineering costs
- Some FPGAs have the capability of partial re-configuration that lets one portion of the device be reprogrammed while other portions continue running

However, there are some disadvantages with FPGA:

- Not a right device for high volume applications
- Higher power consumption compared to ASIC
- Large configuration time and compilation time in FPGAs compared with general-purpose processor

#### **e) Microprocessors**

A microprocessor is an integrated circuit with very extended and versatile use. It is a multipurpose programmable device that accepts digital data as input, processes it according to instructions stored in its memory, and provides results as output. Microprocessors operate in numbers and symbols represented in binary numeral system[12].

Microprocessors used for space applications need some improvements to prevent from the radiation effects. One of the main companies involved in developing these technologies is Atmel (France) who has been building rad-hard microprocessors for space for more than 16 years[13].



#### **f) Standard ASICs**

Standard ASICs (also sometimes called “Application Specific Standard Products” or ASSPs) are catalogue products available off-the-shelf normally from the ASIC vendor which manufactured it. The advantage of Std. ASICs is that customers can reuse specific standard functions designed by the vendor using these components which save a lot of economic and time resources for the user.

In Europe, Atmel (France) and Dynex (UK) are the only companies that have a portfolio of Standard digital ASICs for space applications. This has been possible due to the dedicated ESA funded developments in order to have these ASICs available as Standard products for European space applications[5].

Microprocessors and Standard ASICs are very important and critical electronic components used in the avionics control and data processing systems in space missions and they are included in this research as a specific type of complex integrated circuits together with the ASIC and FPGA technology.

## 2.2 European Space Agency (ESA)

### 2.2.1 ESA Facts

European Space Agency mission is to promote, for exclusively peaceful purposes, cooperation among European countries in space research and technology and their space applications[14].

ESA was established in 1975 and at this moment has 19 member states: Austria, Belgium, Czech Republic, Denmark, Finland, France, Germany, Greece, Ireland, Italy, Luxembourg, Netherlands, Norway, Portugal, Romania, Spain, Sweden, Switzerland and United Kingdom.

In addition, Canada takes part in some projects under a cooperation agreement and Hungary, Poland, Slovenia, and Estonia are participating in a Plan for European Cooperating States, while other countries are in negotiation about joining this initiative[15].

ESA is headquartered in Paris and has five other main establishments: ESTEC in Netherlands, ESRI in Italy, ESOC and EAC in Germany and ESAC in Spain. The total staff of all the establishments is more than 2.000 people and the overall annual budget is about 4.000 million Euros (2012) [16].

Over the last 30 years, ESA has designed and tested more than 60 satellites, developed 5 types of launcher and made more than 180 launches to the space.

### 2.2.2 ESA space missions

ESA space missions can be classified by different parameters, one of the most representatives is the space programme they belong[15]:

#### **a) Earth observation**

Earth Observation space satellites are a powerful scientific tool used to learn more about our planet and understand better and improve the management of Earth and its environment. They not only provide information across space but also across time period so they can highlight environmental changes occurring gradually. In long term, monitoring Earth environment will give a reliable assessment of the global impact of human activity and the climate change extension.

#### **b) Human Spaceflight**

Human Spaceflight programme has the aim to introduce Europe in the participation of the development of space infrastructure like the International Space Station, which allows conducting experiments in weightlessness environment. The purpose of this research and

technology development is to benefit people on Earth and prepare Europe for the new challenges of human space exploration.

#### **c) Launchers**

Access to space brings many benefits and this is only possible by having launchers capable to place satellites in space. In the 30 years, Europe has made a big effort to guarantee the access of European satellites to space developing successful like Ariane or Vega. ESA, European research centres and aerospace industry are reviewing new technologies and propulsion systems to make access to space simpler and cheaper in the future.

#### **d) Telecommunications and navigation**

ESA and the European Commission are developing the Galileo programme, a joint initiative in order to provide Europe with its own independent global satellite navigation system, compatible and interoperable with the existing American GPS and Russian Glonass military systems.

In addition, telecommunication satellites are a fundamental part of global communications network which represent an important commercial sector and provide all kind of services over almost every region in our planet. ESA supports the deployment of new satellites and programmes like Alphasat/Alphasat a large platform for high-power telecommunication satellites.

#### **e) Technology**

ESA works together with European industry in developing and testing sophisticated technologies in order to make future space missions and applications possible. New technology products need to be proved in orbit to make sure there is no risk associated with the use of these technologies in Space. ESA is preserving and expanding the technology base of European industry to ensure its competitiveness and give rise to commercial products and services.

#### **f) Science and robotic exploration**

Space Science missions explore our Solar System and Universe to try to answer ultimate question like how did our Earth and Solar System evolve , where are we in the universe, where did the life come from and if we are alone in the universe. ESA is working now in a programme for the next twenty years with the aim to discover if other worlds exist and how life and the Universe evolved from the Big Bang to nowadays.

A part from the space program, ESA satellites can also be classified by their Earth orbit:

##### **a) Low Earth Orbit (LEO)**

LEO is defined as an orbit below an altitude of 2000 km from the Earth. For example, this is the orbit of the International Space Station and many Earth Observation satellites.

#### **b) Medium Earth Orbit (MEO)**

MEO is the region of the space around the Earth above the LEO orbit (2000 Km) and below Geostationary Orbit (35786 Km). It is common for navigation satellites.

#### **c) Geostationary Earth Orbit (GEO)**

GEO is a circular orbit at 35786 Km altitude from the Earth. An object in this orbit has an orbital period equal to the Earth rotational period (one day) so the object in the space looks motionless as a fix position in the sky. It is common for telecommunication satellites.

#### **d) Interplanetary**

Interplanetary “orbit” is a trip of a satellite to another planet so it is not orbiting around Earth. Most science programme satellites fall in this orbit category.

### **2.2.3 ESA Technology Programmes**

ESA technology programmes define and fulfil ESA’s future technology needs and have the purpose of preserving and expanding the technology base of European industry, ensuring its competitiveness and giving rise to commercial products and services.

Technology is developed in ESA under several corporate and domain specific programmes. Some of them address all services and technology domain while some others are only addressed to specific technologies and levels of technology maturity.

These are the main ESA technology programmes that support the MTR activities promoted by ESA Microelectronics section[17]:

#### **a) Technology Research Programme (TRP)**

Technology Research Programme enables researchers to explore new ideas from the very early stages. TRP is the only ESA technology programme supporting all of ESA’s fields of activity and providing the technological nucleus for most future developments.

Disruptive innovations are a special priority in current TRP activities. For example, microsystems and nanotechnology and ultra-light materials, can transform the way space missions are designed and run.

#### **b) General Support Technology Programme (GSTP)**

General Support Technology Programme exists to convert promising engineering concepts into mature products right up to the spaceflights. It bridges the gap between having a technology

proven in fundamental terms and making it ready for ESA and national programmes, the open market and space itself.

**c) Advanced Research in Telecommunication Systems (ARTES)**

ESA Telecommunications programme aims to enhance the competitiveness of European industry by promoting the use of satellites in functions like broadcasting, multimedia and mobile communications, data relay, search and rescue and aviation services.

Telecommunications R&D is vital for the continuity of the sectors success. However, the risk inherent in advanced space projects is often a deterrent to private investors and individual governments are unable to support at this scale. Here is where ESA's direct financial contributions through programme lines like ARTES offsets the risk and fills the support gap.

**d) New Member States Industry Incentive Schemes**

Industry Incentive Scheme is established to help the integration of new Member States, using part of their mandatory contribution. Currently, there are Industry Incentive Schemes for Greece, the Czech Republic and Romania. The Scheme for Portugal and Luxembourg has achieved their goals and was formally closed in 2008 and 2011 respectively[18].

**e) European Component Initiative (ECI)**

The aim of the European Component Initiative is to reduce the dependence of Europe's space sector on non-European component suppliers focusing on the Electrical, Electronic and Electromagnetic components[14].

ESA, national space agencies and equipment and components manufacturers have identified a high risk of the European space industry becoming dependent on non-European sources for critical space components. In the long term this can lead to a reliance on products subject to export restrictions, such as the International Traffic in Arms Regulations or End User certificates.

## 2.2.4 ESA Organization

ESA is organized in directorates, departments, divisions and sections and has a matrix structure as it is shown in the figure below:




Figure 6: ESA Matrix structure

This research is conducted by the Microelectronics section which is located in the Directorate of Technical and Quality Management (D/TEC), Electrical Engineering department (TEC-E) and Data Systems division (TEC-ED).

The Directorate of Technical and Quality Management is a support directorate within the ESA matrix structure. It is responsible to provide high-tech engineering advice and assistance to ESA projects during their entire lifecycles.

More specifically, ESA Microelectronics section provides technical support and expertise in integrated circuits design and technology for spacecraft platform and payloads. This technical support extends to all programme directorates including Navigation (D/NAV) and Telecommunications (D/TIA), Earth Observation (D/EOP), Science (D/SRE), Human Space Flight (D/HSF and Launchers (D/LAU). One of the aims of the Microelectronics section is to define and launch internal and external activities to ensure the short, medium and long term availability of key components that are qualified for space.

These activities are defined in the European Space Technology Harmonisation process (explained below in chapter 2.2.5) which is driven by the Technology Strategy and Harmonization division (TEC-SH) in collaboration with ESA technology sections.

The TEC-SH division is responsible for:

- Preparing the ESA Technology Long-Term Plan in close cooperation with the D/TEC departments and with the ESA directorates and the other European actors (industry, space agencies, research institutes, European Commission , etc.)
- Organising the harmonisation process at European level leading to roadmaps agreed by national agencies and industry, and preparing the European Space Technology Master Plan
- Identifying needs for European technological independence

## **2.2.5 European Space Technology Harmonisation**

### **a) Introduction**

ESA is the leader of a wide effort to harmonise space technology research and development activities in Europe. The European Technology Harmonisation Process analyses current technology needs and strategic gaps and works to fulfil them by coordinating European R&D around common development roadmaps. These roadmaps include agreed objectives, processes and interfaces. A European Space Technology Master Plan provides annually the overview of the R&D landscape of the continent[17].

To make possible the harmonisation of efforts in the implementation of the technology programmes an agreed strategy is needed. This means combining efforts in search of synergies from all the many players involved: ESA, National and European Agencies, Member States, industry and academia.

The harmonisation process is very dynamic with continuous meetings held and feedback received. The process is completely voluntary and transparent and is based on sharing information, consultation and coordination between participants.

The technology roadmaps are prepared with a methodology of two meetings per technology. The first meeting objective is to map the technology as completely as possible by gathering information from all interested national institutional and industrial parties. The second meeting consists in discussing the detailed roadmap sequence, sources of finance and possibilities of sharing skills and resources during the technology's development. Roadmaps are revised every few years.

### **b) The European Space Technology Harmonisation process**

The Technology Harmonisation is a demanding process that involves the efforts of all actors (ESA, Member States, Industry, Research Institutes, etc.) and requires consensus, with natural difficulties regarding the implementation of the agreed roadmaps in ESA and National technology programmes.

The yearly Harmonisation process consists of the following elements:

- The selection topics
- The two harmonisation cycles
- The approval of the documents
- The tracking of the roadmap implementation

The outputs per technology addressed are:

- Mapping of the situation inside and outside Europe, including identification of critical issues. Technical Dossiers provide complete overview
- Technology Roadmaps agreed at European Level with ESA, National Delegations and Industry
- Recommendations agreed with ESA, National Delegations and Industry



Figure 7: Harmonisation Work plan

#### c) Selection of Harmonisation topics

The selection and definition of the scope of Harmonisation topics is a process that involves ESA experts, Industry and National delegations. The output is a work plan that defines the number, subject, and scope of the Harmonisation topics, which is approved by the ESA Industrial Policy Committee (IPC).

The first list of topics suitable for Harmonisation is based on the following criteria:

- Technology Maturity Level
- Strategic relevance for Europe
- Mission needs and market potential
- Technology gap or unnecessary duplication
- Need to Revisit Technology

The list is discussed by ESA experts and Industry and the results are presented to the Technology Harmonisation Advisory Group (THAG), an ESA body delegate whose function is to advise the IPC and to monitor the implementation of the harmonised technology roadmaps and conclusions. THAG decides which topics to propose for Harmonisation. ESA experts and Industry then work on the topics description and scope, which is finally decided by THAG.

#### d) Harmonisation cycles

The Harmonisation process is divided in two overlapping cycles, each one covering half of the subjects selected. Each cycle has two main steps: the Mapping part and the Roadmap part.



## **i. Mapping**

The first part of the Harmonisation process is the mapping. Its goal is to arrive to a consensus on the landscape and situation of the technology that wants to be harmonised. A 1<sup>st</sup> issue draft Technical Dossier is prepared by ESA experts containing a summary of:

- A description of the topic state of the art, the exact scope of the harmonisation and the reason for it
- The list of main European players and their products
- The main players outside of Europe and a comparison between European products and non-European ones
- The mission needs, market perspective, technology trends and possibility of spin-out

This draft Dossier is distributed to THAG National Delegations and Industry for review, comments and input. After this review, a Mapping Meeting is held where every National Delegations presents its inputs. These inputs are then discussed to upload the Technical Dossier.

The data provided during the Mapping Meeting include:

- Comments on the draft Technical Dossier
- National interests requirements and mission needs
- National capabilities
- Past, on-going and planned national activities
- Recommendation for European roadmap

## **ii. Roadmap**

The second part of the Harmonisation process is the preparation of the roadmap, taking into account the data provided during the Mapping Meeting. This roadmap covers all European activities from ESA, National Institutions and industry when the data is available.

The Roadmap presentation prepared by the ESA experts includes:

- The updated data from the Mapping Meeting useful for comprehension of the rationale behind the roadmap (European players, mission need, market perspective, requirements...)
- The roadmap, which presents on-going and future activities, based upon data received during the Mapping Meeting, including:
  - Description of the activity (including beginning and end TRL, contribution to Non-Dependence, Building Block...)
  - Status (on-going, already authorised, new proposal)
  - Planned budget and schedule
  - Priorities (for new proposal only)
  - Best Fit possible ESA programs for new proposals or actual program (ESA or not) in other cases

- Link between proposed activities and official requirements
- A summary budget requested in the Roadmap in various breakdowns (time wise, per priority, per program...)

The presentation, after been reviewed by ESA programmes and Directorates is sent to Industry for comments and then is sent back to ESA and THAG. A roadmap Meeting is hold by THAG to decide and agree on all aspects of the Roadmap, as presented above. At the end, the roadmap is included in the final version of the Technical Dossier.

#### **e) Conclusions approval**

When the final version of the Technical Dossier and Roadmap presentation have been approved by THAG, for both cycles, a Conclusions document is prepared. This document covers all topics for Harmonisation presenting a summary of each one with:

- A short description of the topic
- The previous Harmonisation coverage, if applicable
- The main decisions taken
- The budget recommended for the roadmap
- The main aims and priorities defined
- The pending actions, if any

This document is presented to IPC for endorsement and their relevant extracts are included to finalise the Technical Dossier. The final updated set of documents is the made officially available and included in the next issue of the European Space Technology Master Plan.

#### **f) Harmonisation Roadmap Tracking**

Every year there is a review of the status of all activities of the Roadmaps that should have been initiated. Its purpose is to report on the level of implementation of the Harmonised Roadmaps in ESA and Member State technology programmes.

#### **g) Outcome of the Harmonisation process**

The Harmonisation process for each Technology results is two main documents:

- **Technical Dossier** presents the mapping of the situation inside and outside Europe, including identification of critical issues
- **Roadmap presentation** contains the agreed roadmap

The roadmap agreed through the Harmonisation process is a recommendation, which is used as one important input for decision makers when preparing ESA and National work plans, but does not constitute a work plan itself. It is not guaranteed that the recommended budget will be available or that proposed activities will be started in the program. Its purpose is to present

the consensus of the community on the best way forward as can be foreseen when the Harmonisation cycle is run.

#### **h) European Non-Dependence Process**

In regard to European Non-Dependence, ESA has been since 2002 monitoring areas that may be subject to dependency on Non-European sources. ESA General Director mentioned that: “ESA should contribute, in collaboration with other European institutional and commercial actors, to sustaining the full supply chain and provide non-dependent access to critical technologies, in particular basic supplies such as materials and EEE components. This does not require full European independence on all technologies, but unrestricted access to sources”.

The Microelectronics Section is clearly involved in this process as complex integrated circuits, electrical, electronic and electromechanical (EEE) components, used in European space missions have a high dependence on USA technology.

## 2.3 Technology Roadmaps

### a) Definition, types and purposes of technology roadmaps

Technology roadmaps are used in industry, government and academia to give structural relationships among science, technology and applications. Roadmaps are instruments used to improve coordination of activities and resources in increasingly complex and uncertain environments[19].

Technology roadmapping has become one of the most used management tools for supporting innovation and strategy at firms, sector and national level. The main questions that roadmaps try to answer are: Where are we now? Where do we want to go? And how can we get there? [20]

The purpose of a roadmap is to align technological efforts with the sector trends. The development of successful roadmaps requires the involvement of key stakeholders and groups, often representing very different perspectives. Identifying appropriate participants to be involved, particularly in workshops, is a key consideration during the roadmap development process.

These are some applications that fit European Space Agency roadmap purposes[21]:

- To communicate to design and development engineers which technologies will be used in future products
- To communicate the research plans to business sponsors
- To help focus and prioritising research activities
- To identify where expert knowledge is required in the future

In addition, the roadmapping process improves communication and discussion within a creative workshop environment and the roadmap provides a framework for continuing this process in the future.

There are many types and different ways to classify roadmaps, these are some examples[19]:

- Science/research roadmaps (e.g., science mapping)
- Cross-industry roadmaps (e.g., Industry Canada initiative)
- Industry roadmaps ( e.g., SIA's International Technology Roadmap for Semiconductors)
- Technology roadmaps ( e.g., aerospace, aluminium, etc.)
- Product roadmaps ( e.g., Motorola, Intel and others)
- Product-technology roadmaps ( e.g., Lucent technologies, Philips International)
- Project/issue roadmaps ( e.g., for project administration)

The roadmaps used in the ESA Microelectronics section can be defined as technology roadmaps because they focus in a very specific technology, in this case, the development of complex integrated circuits for space applications.

The major uses and benefits of technology roadmapping are:

- Helping decision makers to achieve consensus about a set of technology needs
- Providing a mechanism to help experts forecast technology developments in targeted areas
- Presenting a framework to help plan and coordination technology developments at any level: within an organisation or company, throughout an entire discipline or industry, even at cross-industry/national or international levels.

In conclusion, the main benefit of technology roadmapping is to provide information that could help make better technology investment decisions.

#### **b) Microelectronics technology roadmaps**

This chapter acknowledges some technology roadmaps used in other organisations and space agencies to see what work is done in monitoring the use of microelectronic components for space applications.

- **NASA Space Technology Roadmaps**

NASA is working on an integrated roadmap that meets both the near term space technology needs of the NASA mission directorates, as well as the longer term Space Technology Grand Challenges. This roadmap is an integrated set of fourteen technology area roadmaps, recommending the overall technology investment strategy and prioritization of NASA's space technology activities[22].

Technical Area	Space Technology Roadmaps
TA01	Launch Propulsion Systems
TA02	In-Space Propulsion Systems
TA03	Space Power and Energy Storage
TA04	Robotics, Tele-Robotics and Autonomous Systems
TA05	Communication and Navigation Systems
TA06	Human Health, Life Support and Habitation Systems
TA07	Human Exploration Destination Systems
TA08	Science Instruments, Observatories and Sensor Systems
TA09	Entry, Descent and Landing
TA10	Nanotechnology
TA11	Modelling, Simulation, Information Technology and Processing
TA12	Materials, Structures, Mechanical Systems and Manufacturing
TA13	Ground and Launch Systems Processing
TA14	Thermal Management Systems

**Table 1: NASA Space technology roadmaps**

As shown above, there is no technical area related to Microelectronics technology. However, a NASA Roadmap for Microelectronic Needs was presented in 1999 in the Electronics Radiation Characterization project. It discussed the key driving factors for NASA's microelectronics

needs, presented a sampling of the microelectronics needed to meet NASA's future missions, and acknowledge the effect emerging technologies may have on impacting satellite design[23]. In addition, The Electronics Radiation Characterization project of the NASA Electronic Parts and Packaging program, which is responsible for the research on microelectronics and photonics for NASA, presented a roadmap providing aid to NASA flight projects, technology developers and the aerospace community[24].

- **International Technology Roadmap for Semiconductors (ITRS)**

The ITRS is an organisation sponsored by the five leading chip manufacturing regions in the world: Europe, Japan, Korea, Taiwan and the United States. Its objective is to ensure advancements in the performance of the integrated circuits and the products that employ such devices, and continuing the health and success of the industry[25].




Figure 8: ITRS process

Global chip manufacturers, equipment suppliers and research communities work in cooperation in the Roadmap teams to identify critical challenges, encourage innovative solutions and welcome participation from the semiconductor community. Moreover, these teams join other strategic roadmapping efforts such as electronics and nanotechnologies, so the Roadmap effort comprehends the spectrum of needs for basic research capabilities and product potentials.

- **European Space Components Coordination (ESCC)**

The ESCC is an entity that aims to harmonise the efforts concerning the various aspects of electrical, electronic and electro-mechanical space components by ESA, European national and international public space organisations, the component manufacturers and the user industries[26].

EEE components play an essential role in the functional performance, quality, life cycle and costs of space systems. Their standardisation, product specification, development, evaluation, qualification and procurement needs to considerate the present and future European space policies and must be commensurate with user needs, market developments and technology trends.

The goal of the ESCC is to improve the availability of strategic EEE space components with the required performance and at affordable costs for institutional and commercial space programmes.

## 3 METHODOLOGY

### 3.1 Integrated circuit technologies and space missions studied

Ideally, this research would have included all integrated circuits used in all ESA satellites but due to time limitations, 5 months research, it has only focused in some specific types of technologies used in a selected number of space missions. This chapter describes the types of integrated circuit technologies studied and explains what space missions have been prioritized for this study.

#### 3.1.1 Integrated circuit technologies subject of this research

The study focuses on high complexity and high effort design full-custom or semi-custom integrated circuits, which use digital, analogue or mixed-signal technology, both programmable and non-programmable. The specific types of complex integrated circuits included in this study are:

- **ASIC (Application Specific Integrated Circuit):** is an integrated circuit designed and manufactured for a particular use, rather than intended for general-purpose use. This study covers digital and mixed-signal ASICs, but focuses only on “high complexity” ASICs, excluding from the analysis ASICs with less than 40 pins.
- **FPGA (Field Programmable Gate Array):** is a general purpose integrated circuit designed to be configured by the customer or designer after manufacturing. The configuration of the FPGA (also referred to as “programming” or “burning” the FPGA) is achieved by programming memory cells or fuses inside the chip that determine the internal connectivity of create the desire functions inside the FPGA. This study covers all the FPGA types that were found in the components lists of the satellites examined, without exclusions.

This research also distinguishes and compiles information of two other classes of integrated circuits that have a special interest in the ESA Microelectronics technology roadmaps:

- **Microprocessor:** is a general purpose integrated circuit that incorporates the functions of a computer's central processing unit (CPU). It performs logical and arithmetic operations on the input data, as specified in the instructions created by the user (“software”), and produces output data. The data and instructions are normally stored in external memory chips. This study covers all microprocessors types that were found in the components lists of the satellites examined, without exclusions.  
Therefore, this category includes “**Digital Signal Processors**” (microprocessors with an architecture optimized for the fast operational needs of digital signal processing) and



“**Microcontrollers**” (small microprocessors normally used for more specific embedded applications).

- **Standard ASIC (or Application Specific Standard Product, ASSP):** is an integrated circuit that implements certain specific functions that appeal to a market wider than the company which created the IC. As opposed to ASICs which are produced by or for one customer, Standard ASICs or ASSPs are available as off-the-shelf components. This study covered digital and mixed-signal Standard ASICs or ASSPs, but focused only on “high complexity” ones, excluding from the analysis those with less than 40 pins and those with very simple and limited amount of functions (see exclusions below).

Due to the limited time (5 months) and human resources allocated to this study, this research focuses exclusively on the components stated above, and excludes the following IC components:

- Integrated circuits with less than 40 pins ( low complexity )
- Low complexity (less than 40 pins) digital, analogue and mixed-signal ICs which are available as ASSPs or catalogue standard products, among which:
  - Transceivers
  - Analogue-to-Digital (ADC and DAC converters )
  - Amplifiers
  - Encoders/ Decoders
- Monolithic Microwave IC (MMIC)
- Radio Frequency (RF) circuits
- Image sensors
- Memories

In conclusion, this study focuses on the most complex integrated circuits used in space missions that are of special interest for support and development as reflected in the ESA Microelectronics technology roadmap activities.

### 3.1.2 IC Technical parameters

The complex integrated circuits presented above have many technical parameters and characteristics that can be studied. However, to focus on the objectives of this research the IC technical parameters studied for each component found in this research are the following:

- **Designed by:** company, university or institute who designed (ASIC, FPGA) or used (Std. ASIC or Microprocessor) the component
- **Design country:** home country of the designer of the IC or the user of the existing IC.
- **Vendor:** company who supplies the technology
- **Vendor country:** home country of the vendor
- **Analogue & Mixed-signal /Digital**
  - **Analogue & Mixed signal:** IC using analogue or mixed-signal functions

- **Digital:** IC implementing only digital functions
- **FPGA type (FPGA):** defines the specific FPGA device
- **Antifuse/FLASH/SRAM(FPGA)**
  - **Antifuse:** one time programmable
  - **FLASH:** reprogrammable, based on EEPROM memory cells
  - **SRAM:** reprogrammable, based on SRAM cells
- **Product name (µP, Std. ASIC):** standard name for Microprocessors and Std. ASICs
- **Feature size:** smallest size of the physical tracks lay-out that make the basic circuit elements: the transistors. It is an indicator of the complexity of the component, as smaller feature sizes are used for more complex (more logic gates) designs, on average
- **Package type:** encapsulation technology
- **Number of pins:** number of the package pins (inputs and outputs)
- **Payload/ Platform**
  - **Payload:** contains all instrument and experiment units on-board satellite
  - **Platform:** contains the avionics (on-board computer and data handling systems) that globally control the satellite
- **Unit:** name of the sub-system that contains the components
- **Quantity:** total IC quantity used on-board the satellite

### 3.1.3 Space Missions

The European Space Agency has launched around 60 space missions in the last 35 years. However, this research will only analyse, due to time limitations, some of these satellites and spacecrafts. The type of mission, the launch date and other mission characteristics are the main criteria followed to choose the space missions included in this research but there are also other variables that have been taking into account like the complexity to obtain the data.

These are the mission characteristics that have influenced the selection of space missions to be included in this research.

- **Space programmes**

Space missions in ESA can be classified in 6 main space programmes: Earth observation, Telecommunications and Navigation, Human Spaceflight, Launchers, Technology and Science. To have a complete view of all the integrated circuits used in space missions, it is important to include satellites from different space programmes as each space has its own objectives and characteristics and this affects to the nature of the components used in the satellites.

- **Launch date**

This research includes space missions launched in different dates to be able to analyse and compare the results in time, showing the evolution of use of the integrated circuit

technologies. The baseline was to cover missions launched since around 2000 and onwards.

- **Lifetime**

Satellite lifetime defines the nominal duration of a mission in space. It is expected to find differences in the use of complex integrated circuits depending on the life duration of the mission and for this reason it is interesting to select space mission with lifetime variety.

- **Cost**

Satellite overall cost is a very significant characteristic of a satellite as it shows what is the amount of economic and technical resources invested in a mission and it will be very interesting to see how the use of complex integrated circuits is influenced by the total budget of the mission.

- **Mass**

Satellite mass, and therefore most of the times that means larger size and overall complexity, is another characteristic that could drive differences in the quantities of electronic components used in the spacecraft so it is important to have a wide range of space missions with different mass.

- **Orbit**

Satellite orbit is a satellite characteristic that might have a strong influence in the selection of the integrated circuits to be used. The study tried to include a variety of space missions with different orbits. The satellite orbits can be classified in four groups: LEO, MEO, GEO and Interplanetary.

Out of a global ESA mission list of more than 60 space missions, this is the list of the 17 space missions selected as top priority for this research, in an effort to maximise diversity in all the parameters listed above, while also taking into account the anticipated difficulties and easiness in accessing the necessary information for the study:

Name	Programme	Launch Date
<b>Ariane 5</b>	Launcher	1997
<b>Proba 1</b>	Technology	2001
<b>Artemis</b>	Telecommunication	2001
<b>Envisat</b>	Earth Observation	2002
<b>Rosetta</b>	Science	2004
<b>Venus Express</b>	Science	2005
<b>Immarsat 4</b>	Telecommunication	2005
<b>ATV</b>	Human Spaceflight	2008
<b>GOCE</b>	Earth Observation	2009
<b>Herschel-Planck</b>	Science	2009
<b>Proba 2</b>	Technology	2009
<b>Hylas</b>	Telecommunication	2010
<b>Galileo IOV</b>	Navigation	2011
<b>Vega</b>	Launcher	2012
<b>Proba V</b>	Technology	2012
<b>Sentinel 2</b>	Earth Observation	2013
<b>Bepicolombo</b>	Science	2014

Table 2: Top priority 17 space missions to be studied

However, this list was subjected to some modifications due to time limitations and the actual difficulties encountered when trying to obtain the data (explained in the Methodology chapter) and at the end of the 5 month research, the list of space missions included in this study to be analysed was finally reduced to 11 missions.

These are the European Space missions finally included in this research:

Mission name	Space Programme	Launch date	Lifetime (years)	Cost (M€)	Mass (Kg)	Orbit
<b>Ariane 5</b>	Launcher	1997	-	8000	746000	GEO
<b>Rosetta</b>	Science	2004	12	1000	3000	Interplanetary
<b>Venus Express</b>	Science	2005	9	220	1240	Interplanetary
<b>GOCE</b>	Earth Observation	2009	1.7	350	1050	LEO
<b>Immarsat 4</b>	Telecommunication	2009	13	1200	5960	GEO
<b>Hylas</b>	Telecommunication	2010	15	120	2242	GEO
<b>Galileo IOV</b>	Navigation	2011	12	1512	700	MEO
<b>Vega</b>	Launcher	2012	-	710	138000	LEO
<b>Proba V</b>	Technology	2012	2.5	60	160	LEO
<b>Sentinel 2</b>	Earth Observation	2013	7	435	1200	LEO
<b>Bepicolombo</b>	Science	2014	7.5	970	1140	Interplanetary

Table 3: List of 11 space missions included in this research

This final list includes missions from all the space programmes (in exception of Human Space flight), launch dates range from the 1997 to the 2014 and with a reasonable variety of lifetime, cost, mass and orbit characteristics.

It is important to make clear that even though the space missions included in this research cover a wide range of different types of missions, every space mission is unique and the results of this research will only apply to these space missions selected.

From the 17 missions pre-selected but not included in the research, most of them are in the way to be finished and only need some more time and efforts to be completed. Their current status is presented in the APPENDIX E: Data Collection Table. In addition, the number of space missions included in this study is open to be improved with more missions in the future in order to have a more comprehensive vision of the use of these complex integrated circuits in European Space missions.

## 3.2 Data collection

This chapter aims to explain what was the process and methodology used for the data collection of this research. It is important to take into account that data collection was the part that took most of the time and efforts of this research, around 3 of the 5 months.

The data collection process can be divided in four main phases as the following figure presents:




Figure 9: Data collection process

The data collection process started by searching some information of the space missions studied in the research. The objective was to get basic background knowledge about the characteristics and functions of the mission, the main units and instruments that compose the satellite, and some first details of the managers and engineers involved in the mission. This phase took around the 10% of the data collection time.

The second phase consisted on collecting the Declared Component Lists. These documents contain most of the data required in this study. DCLs were collected from ESA and Industry managers and engineers and the procedure to contact these people was based in the fundamentals of the “snowball sampling”, explained below. This phase took around the 30% of the data collection time.

DCL exploration phase used a semi-automatic search algorithm to look into the DCLs for ASIC, FPGA, Microprocessors and Std. ASICs components used in the units and instruments of the space mission. The data extracted in this phase was compiled and managed in an Excel database. This phase took around the 20% of the data collection time.

Data completion phase aimed to obtain and complete the technical information of the components specified in the third phase that is missing or doesn’t appear in the DCLs but that it is required for the research. The two main sources of information to fulfil these gaps in the database were:

- a) ESA and industry engineers who supervised or participated in the development of the unit and/or the components inside
- b) Component datasheets or other similar documents that contain technical specifications of the components.

The process of contacting the engineers and designers was also based in the snowball sampling technique. This phase took around the 40% of the data collection time.

The process explained above was repeated for each and every of the space missions included in this research. In some cases, it was not possible to finish all the process and some missions are still in the DCL collection or database completion phase. The APPENDIX E: Data Collection Table describes in detail the status of the process in each mission, as well as, the contacts and documents collected and used as source of information.

This is a brief description of some important concepts, methods and tools used in the Data collection process:

a) **Declared Component List**

A Declared Component List or DCL is a document made by the prime contractor of the mission that contains the list of all EEE components used in the spacecraft.

In general, DCLs give information of the components used in one unit or equipment but sometimes it is possible to find a consolidated DCL compiling the DCLs of all units and listing all the components used in the overall satellite. DCLs can be found in PDF, paper or Excel format.

Declared Components Lists is the reference document used to get the data needed for this research. However, they do not contain all the data requested and often some information in the document is missing. The information that can normally be obtained from a DCL is:

- **AFMS and name**
- **Designer and designer country**
- **Vendor and vendor country**

- Package type and number of pins
- Unit and payload/platform
- Quantity

This is the common information that can be found in a DCL:

<b>ALPHABUS CONFIDENTIAL RESTRICTIVE USE</b>	
<b>ALPHABUS</b>	Reference : ABU-JPT-LIS-13671
	Date : 14/04/2011
	Issue : 6
	Page : 25/ 25

### 3.2 WAY OF READING

Column 1 :	Type and description of the component (For FPGA/PROM PPBI process always included acc to Astrium/Thales internal process)
Column 2 :	Case
Column 3 :	Manufacturer and country (ref attached list §3.1)
Column 4 :	Procurement Agency
Column 5 :	Procurement generic specification (applicable issue of generic and detail specifications are stated in the PAD sheet ; they can't be introduced in the database).
Column 6 :	Quality level
Column 7 :	Authorized Part List E3000 (no more applicable, not used)
Column 8 :	Approval status of parts : PAD status is given in PCB's and assessment report
Column 9 :	PAD sheet reference (applicable issue of generic and detailed specification are stated in the PAD sheet).
Column 10 :	Equipments manufacturer
Column 11 :	Quantity of parts per equipment (for information only). 0 = qty not provided
Column 12 :	Notes (other than PAD reference.....)

Figure 10: DCL information



## b) Snowball sampling

DCL collection and data completion phases use a method to contact ESA and Industry managers and engineers based in the snowball sampling technique. Snowball sampling can be defined as a non-probability sampling technique that is used by researchers to identify potential subjects in studies where subjects are hard to locate[27].

This method is used when researchers do not have access to sufficient people with the characteristics they are seeking[28]. It is particular useful when the population interested to be studied is hidden or hard to reach such as drug addicts, homeless people, prostitutes and so forth[29]. For example, in[30], the snowball sampling was successfully employed investigating backpacker tourists and marginalized men organic social networks and social dynamics.

The snowball sampling procedure is used as follows: A random sample of individuals is drawn from a given finite population. Each individual in the sample is asked to name other different individuals not included before in the sample. Then, each of the individuals of the first stage is asked to name other different individuals not named before. This procedure is continued until each of the individuals of some of the stages has been asked to name different individuals[31]. In other words, the method can be summarized in these points:

- Find people to study
- Ask them to refer people who fit in the study requirements, then continue with these new people
- Repeat this method of requesting referrals until enough people is studied

The snowball sampling can be classified in 3 types[27]:

- Linear snowball sampling



Figure 11: Linear snowball sampling

- Exponential Non-Discriminative snowball sampling




Figure 12: Exponential non-discriminative snowball sampling

- Exponential Discriminative snowball sampling




Figure 13: Exponential discriminative snowball sampling

The advantages of this method are the possibility to include people you would not have known before and to collect data from experts recommended by other people that in another method would be impossible to include. On the other hand, there are some disadvantages like that the information collected can be inexact and produce inaccurate results or that there is a lack of definite knowledge as it is not possible to know if all the relevant data has been collected.

The snowball sampling is not used as a sampling method in this research, but its basic principles have been used successfully to get in contact with ESA and Industry managers and engineers that can provide the documents and data needed in this research. Using this method and creating a contact networks, it has been possible to access to critical information that in other way would not be possible. As a result at the end of the 3 months of data collection more than 100 people were contacted and 150 documents were collected (see APPENDIX E: Data Collection Table).

### c) Excel AFMS Database

Microsoft Excel is the main tool used in this research. It has been chosen for its flexibility and ease to work with, as well as, for its performance in data analysis, creating tables and graphs.

The Excel AFMS database contains the data and technical parameters of the ASIC, FPGA, Microprocessor and Std. ASIC used on-board (as explained in 3.1.2), the space mission characteristics (as explained in 3.1.3), the tables and graphs created to explore the data and a list of all data sources used in this research.

### 3.2.1 Space mission information

Some initial information research about the selected ESA space missions was very important in order to have some background information and better knowledge of the architecture and the purpose of the mission.




Figure 14: Space mission information process

Basically, the purpose of this phase was to get some information over what units compose the platform and payload of the satellite and which ones have more possibilities to use ASIC, FPGA, Microprocessors and Std. ASICs. It also aimed at finding out the space missions characteristics (e.g. the launch date, lifetime, orbit or cost) and the mission managers and engineers who can help in the DCL collection phase.

Most of this information could be easily found in specific ESA brochures and public and intranet websites for each space mission. To get the first contacts of managers and engineers involved in the space missions it was very useful to talk to the ESA Microelectronics engineers that gives or have given support to those missions.

### 3.2.2 DCL collection

This phase had as input the contacts of the managers and engineers obtained in the space mission information phase. From these first contacts, a process based in the snowball sampling technique was used to create a network of people that could provide the data and documents needed for this research. These contacts were asked for the DCLs of the mission and once the DCLs were received, they were archived as data source in the Excel AFMS database. The complete process is explained as follows.




Figure 15: DCL Collection process

The collection data process started contacting the ESA managers and engineers obtained in the space mission information phase. The first contact was done via mail or phone to explain in a few words the objective of the research and the importance of DCL documents to obtain the data needed. Then, it asked for the DCLs of the mission and, in case of not being available, it asked for another contact that could help in getting the requested information.

In general, the response was positive and the people answered sending the DCL ( if they had it), or suggesting another contact both from ESA or the Industry. This procedure was repeated systematically until all the DCLs were received.

Sometimes there was no response so a call or mail reminder was send to the contact. In case of not response, the solution was to start the network with another contact.

The positions of the people requested for a DCL were very varied. These are some examples:

- Product Assurance manager
- Platform or Payload manager
- Head of mission projects
- Administrator of Record Management Office
- Senior Component engineer

In addition, the DCLs can be received in different ways and formats, for example:

- By mail, in PDF or Excel format
- By letter, in CD support
- By USB (in person), in PDF or Excel format
- By folders (in person), in paper format

The complexity of this phase was due to the difficulties on collecting all the DCLs of the mission. In the best cases, there was only one consolidated DCL that included all the DCLs of the mission ( e.g. Ariane 5). In other cases, there were two consolidated DCLs, one for the payload and another for the platform (e.g. Hylas). However, in most cases, there was a DCL for each unit or instrument of the satellite or spacecraft. This means that first it was necessary to know all the units and instruments of the satellite (Space missions information phase) and then to ask for each of these DCLs which, by the way, were normally provided by different people.

Another difficulties found in this process were related with the confidentiality terms of these documents, the permission to access some specific mission databases or the necessity to contact the industry to obtain certain documents. These are some cases where these difficulties were encountered during the DCL collection phase:

- **Galileo IOV:** to obtain the DCLs of Galileo IOV satellite it was necessary to make sure that the final report will not contain any quotation about company names, disclosing proprietary and company-confidential information.
- **Alphasat/Alphabus:** the DCLs of this mission were archived in a specific database of the mission. To get access to this Data Management System, it was necessary to sign a confidentiality form and to ask for a user profile to be able to search the requested documents in the database. (The data of this mission is not include in this research as it was not possible to collect all the DCLs)
- **Rosetta:** Rosetta mission has the particularity that its payload contains more than 10 different instruments using complex ICs. For this reason, to obtain each instrument DCL it was necessary to contact all of the different companies suppliers of each instrument.
- **Immarsat 4:** this is a very particular case as it is a commercial telecommunications satellite. To obtain the consolidated DCL of the satellite it was necessary to contact and go personally to the industry to copy by hand the information of the DCL as it was not allowed for confidentiality restrictions to send the document or make copies of it.

### 3.2.3 DCL exploration

Once all the mission DCLs were collected, it was time to explore them in order to extract the list of AFMS and their key parameters used in that mission. The objective of this phase was to fill as many data fields as possible in the Excel AFMS database using the information provided in the DCLs. To do an efficient and successful search and to make sure that no components were missed, a systematic data search algorithm was applied.




Figure 16: DCL Exploration process

There is not a standardized DCL document for all the units and missions but in general they have similar formats and contain similar information so a generic search algorithm was used to find the complex ICs and associated parameters in the DCL.

When there was uncertainty of whether or not certain electronic component listed in the DCL was to be included in the Excel AFMS database, information resources like Internet, vendor brochures or component datasheets were very helpful in determining whether a given DCL component was to be added to the Excel AFMS database or not. In addition, the experience after exploring many DCLs provided agility to spend less time on applying the data search algorithm.

The Data search algorithm is based on filtering the possible complex IC candidates by using the following criteria:

#### a) Family Code (FC) and Group Code (GC)

Family Code (FC) and Group Code (GC) is a parameter included in most DCLs that gives a classification in families and groups of the EEE components appearing in the DCL. The codes for the ASIC, FPGA, Microprocessors and Standard ASICs are the following:

FC	GC	Family	Group
08	30	Microcircuits	Programmable Logic
08	40	Microcircuits	ASIC Technology Digital
08	41	Microcircuits	ASIC Technology Linear
08	42	Microcircuits	ASIC Technologies Mixed Analogue/Digital

Table 4: Family Code (FC) and Group Code (GC)

#### b) Component name and description

The name and description fields of the component in the DCL were the main reference to find the searched components. The keywords used for this search can be generic words like “ASIC”, “FPGA”, “Microprocessor” or “Processor”, as well as, the designer’s or vendor’s name for the ASIC, FPGA, Microprocessor and Standard ASIC, when known.

This is an example list of some known names (used by the vendor and/or the designers) for these integrated circuits:

ASIC	FPGA	Microprocessor	Standard ASIC
AGGA-2A	A1020B	AT695	29C516E
ASP50	A1280XL	AT697E	AT7908E
IBIO S4	A14100A	AT697F	AT7909E
CHASE	A54SX32A	AT7913E	AT7910E
COCOS	AT40KEL040	MA17501	AT7911E
COMA4	RT54SX72SU	MA17502	AT7912F
CROME 2	RTAX1000SL	MA17503	T7906E
HAMSTER	RTAX2000SL	MAS281	TSS901E
M2	RTSX32SU	SpWRTC	UT69151
ZASIC	RTSX72SU	UT699RH	UT1553B

Table 5: ASIC, FPGA, Microprocessor and Standard ASIC example known names

#### c) Package and pin number

As it was defined before, the scope of this study excludes all the components with less than 40 pins. This gave an easy way to filter and sort all the components of the DCL by the pin number to discard those below 40 pins.

In addition, the package technology gives an idea of the complexity of the component and can also be used as a reference.

These are some examples of packages types used in complex integrated circuits:

Packages
<b>QFP-208</b>
<b>CQFP-256</b>
<b>MQFP-196</b>
<b>CGA-349</b>
<b>DIE</b>

Table 6: Package type examples

#### d) Vendors and manufacturers

There is a relatively small number of vendors and manufacturers of ASIC and FPGA technology and they can be easily identified. Having a look to the technology vendor website it is often easy to check if a component is one of the complex integrated circuits included in the research.

This is a list of some vendors and manufacturers of these technologies found in the missions investigated:

ASIC	FPGA	Microprocessor	Standard ASIC
<b>Aeroflex</b>	ACTEL (Microsemi)	Aeroflex	Aeroflex
<b>AMIS</b>	Aeroflex	ATMEL	ATMEL
<b>ATMEL</b>	ALTERA	DYNEX	DYNEX
<b>Honeywell</b>	ATMEL	FREESCALE	HONEYWELL
<b>INFINEON</b>	XILINX	HONEYWELL	IBM

Table 7: ASIC, FPGA, Microprocessor and Standard ASIC main vendors



### 3.2.4 Database completion

The database completion phase focused on getting the data not available yet but necessary to complete all the Excel AFMS database fields of the list of components found in the DCLs. The data missing in the database at this point was due to these two main reasons:

- a) there was information missing in the DCL, though the corresponding data field in the DCL was present;
- b) the corresponding data field did not appear in the DCL at all.

To find the information missing or not clear in the DCL (a) it was necessary to contact again the ESA managers and engineers who provided the document to ask for further information. In the other case (b), it was necessary to do an information research of each component in particular to obtain that information.




Figure 17: Database completion process

#### a) Completing the missing information in the DCL

This phase started contacting again the ESA managers and engineers who provided the DCL in order to ask for further and more detailed information about the quantities and other technical characteristics that were missing in the DCL.

To ask for this information, a list of all the missing information in the DCL was created and sent via mail to the contact that provided the DCL asking for some help to complete the information and details missing.

In general, the response was an email or a call explaining the information needed. In some cases, it was possible to arrange a meeting with the ESA engineer involved in the design or the procurement of those components in order to try to solve the doubts in person and fill the information needed. If the contact did not have the information, it was suggested a new contact that could be both from ESA or the supplying company of the component. This procedure was repeated systematically until all the missing gaps were filled.

The quantity of integrated circuits used in the space mission was one of the most critical information needed for this research but at the same time was one of the fields more difficult to fill as it did not appear always in the DCLs. When it did, there was no confidence that the quantities shown in the DCL made reference to the quantities used in the Flight Model, in the Engineering model or prototypes, or the total procurement including or not the attrition and spares.

In addition, the quantities that appear in a DCL normally make reference to the quantity of components per unit so it was necessary to know the number of units in the satellite to get the total quantity used in the satellite. For all the reasons mentioned above, the quantity was the most common Excel AFMS data field requested to be filled and clarified in those mails.

#### **b) Completing the Excel AFMS data fields not included in the DCL**

Finally, the most technical parameters of AFMS were not specified in the DCLs so it was necessary to do a research work to find these technical specifications and details.

The Excel AFMS data fields that were not normally specified in the DCL are:

- **Analogue/Mixed-signal/Digital**
- **FPGA type**
- **Antifuse/FLASH/SRAM**
- **Product name**
- **Feature size**

The FPGA type and product name (Microprocessors and Std. ASICs) fields could be completed using the name specified in the DCL and searching in internet for the datasheets of the components to find out the type and the families of the complex IC.

The rest of data fields were tried to be completed looking at the datasheets and other technical documents of the component. It was also useful to ask ESA microelectronics engineers that have given support to those missions or the industry engineers that designed or used that component in particular. Another good source information to complete these data fields was to look for these components in two specific databases from the ESA Microelectronics section ( ASCOT and Space ASIC Logbook) which contain a list of ASICs with its technical parameters which ESA has developed or given support.

This last phase of the data collection process was very complex as it has been explained before and with 3 months research was not possible to complete all the information requested.

All the sources of information used along the data collection process (ESA, industry and vendor documents, web links, and names of ESA staff and contractors) are recorded in the Excel AFMS database for future references.

### 3.3 Data Exploration

This chapter explains the method used to explore, present and visualize the quantities and types of ASIC, FPGA, Microprocessor and Std. ASIC used in European space missions from the data stored in the Excel AFMS database. In addition, it explains the different levels of tables and graphs created in order to explore the trends and patterns of use of these technologies.

The first part of this chapter explains how the different fields and parameters from the Excel database are combined in order to show as much valuable information as possible of the use of AFMS in European space missions. In other words, this chapter explains why some specific data fields are of interest to be crossed in the graphs, instead of others, in order to obtain valuable information.

The second part of this chapter explains the tables and types of graphs created, and their relationships, in order to present and visualize the results of crossing the interesting Excel AFMS data fields and thus try to identify possible trends and patterns of interest for future ESA Microelectronics technology roadmaps.

#### 3.3.1 Subset of IC parameters explored

From the complete set of IC parameters collected in the database only some of them were selected to be explored in order to meet the research objectives. The figure below shows the IC parameters collected for this research and the subset of these data fields selected to be combined and related.

The Excel AFMS data fields that were collected but not used in the data exploration phase can be used in the future for other types of studies, or a continuation and expansion of the work done in this study.




Figure 18: Subset of data fields selected

These are the relations between the subset of data fields selected to be explored in this research:

- **AFMS-Payload/Platform-Total quantity**




Figure 19: AFMS- Payload/Platform- Total quantity

These 3 data fields were combined to answer the following research sub-questions:

### *1.1. What are the quantities of AFMS used in space missions?*

Crossing the columns of AFMS and Payload/Platform with the quantities used of each component it was possible to get the quantities used of each type of complex IC per payload or platform for each space mission included in this research.

### *1.2. What are the quantities of Programmable ICs (FPGA) and Non-programmable (ASIC + Microprocessor + Std. ASIC) used in space missions*

To get this information it was used the same procedure than the point above but grouping the ASIC, Microprocessors and Std. ASIC as Non-programmable devices and the FPGA as Programmable components.

The idea behind of separating the AFMS in two different groups: the programmable IC ( FPGA ) and the non-programmable IC (ASIC, Microprocessor and Std. ASIC) was to see how much ground the FPGAs have been gaining in the space avionics (due to their versatility and competitive costs) with respect to the other “non-programmable” IC types.

Even though microprocessors can be also classified as “programmable” ICs because they operate based on software (instructions) which is kept (programmed) on external memory , for the purpose of this comparison, FPGAs are left alone in the “programmable” group, as they are unique IC components in the sense that it is their actual hardware (the inter-connections of their internal circuit blocks) that is physically modified (reconfigured) when the users (not the manufacturer) programme them by either physically modifying anti-fuse structures or programming internal SRAM or EEPROM memory banks, all of them inside the IC device.

This last stage physical modification to the circuitry inside the chip to implement the user desired functions that we are calling “programming” is unique to FPGAs. In the case of microprocessor programming, the instructions that are programmed normally stay outside the microprocessor, in “external” memory devices.

### *1.3. What is the rate of reuse of complex IC designs used in space missions?*

This information needs a more complex procedure to be obtained. First of all, the number of rows in the Excel AFMS database corresponds to a different IC type, or else to an IC type already declared in another row, but used in a different unit. ASICs are counted separately, and then this number is compared to the total quantity of AFMS used both in the payload and the platform to get the rate of reuse of complex IC designs.

These 3 parameters give the quantity of truly “different and unique” AFMS designs (also broken down by IC type indicating if in the PL or PF) compared to the number of parts that constitute “a reuse” of an already counted design (i.e. a repetition in use for an already used design). This comparison was made to find trends or patterns on how same designs are often (and to which extent) repeated inside satellites.

The parts that were counted as reused parts can be found inside a same unit of the PF or PL, or are reused across different units of the satellite. The case of IC design reuse when implemented in FPGAs is more complicated to discern. For example, if there are 8 FPGA Actel

RTAX2000 used in the GPS unit of the platform it counts like one same IC design reused 7 times unless there is evidence that some of these FPGAs were hosting different designs, for example because they were designed/used by different groups but for the same unit, and that is reflected on the DCL.

In some cases, this information was provided by, one of the satellite engineers. Else, unless any evidence of the contrary was gathered, the FPGA count is assumed to be a repeat (knowing that this is an assumption in favour of higher reuse rate conclusions).

- **Vendor-FPGA type-Payload/Platform-Total quantity**




Figure 20: Vendor-FPGA type-Payload/Platform-Total quantity

These 4 data fields were combined to answer the following research sub-question:

*1.4. What are the vendors and device families of the FPGAs more used in space missions?*

Crossing the columns of FPGA vendors and types, payload/platform and total quantities used of each component it was possible to display the FPGA vendors and types that are more used both in the payload and the platform in space missions.

These sets of data allowed seeing the evolution and trends on specific FPGA families utilisation, across time and different mission types. It is interesting to see how fast or slowly is the adoption of the new FPGA classes introduced in the market, as well as the fading out or permanence of the older devices.

It is also interesting to know what the different rates in the use of different vendor technologies are, and observe the preferences for each technology type depending on the kind of mission. All of this will help in making future IC technology development investment decisions, as well as anticipating dependency with non-European technology.

- **Product name-Payload/Platform-Total quantity**




Figure 21: Product name-Payload/Platform-Total quantity

These 3 data fields were combined to answer the following research sub-question:

*1.5. What are the Microprocessors and Std. ASICs used in space missions?*

The product name column gives the standard name of Microprocessors and Std. ASICs and crossed with the Payload/Platform and total quantity columns shows the types these complex ICs used both for the payload and the platform in space missions.

These two types of ICs are of special interest, since ESA dedicates special efforts to maintain these versatile products available in Europe. The case of Std. ASICs, despite the low usage, has been and still is a special one, as it remains a way to capitalize on the huge time, money and manpower investment that developing a new standardized space IC function represents.

- **Feature size-Payload/Platform-Total quantity**




Figure 22: Feature size-Payload/Platform-Total quantity

These 3 data fields were combined to answer the following research sub-question:

*1.6. What is the distribution of technology nodes ( i.e. minimum feature size, normally measured as the transistor gate width) in complex ICs used in space missions?*

Crossing the columns of feature size and Payload/Platform with the quantities used of each component it is possible to get the distribution of technology nodes (i.e. minimum feature size, normally measured as the transistor gate width) range from 0.8  $\mu\text{m}$  to 65nm found in each



space mission explored in this research. This comparison revealed trends and patterns on how the new technologies are being adopted, while some of the older ones still remain heavily used or are being phased out of our satellites.

- **Analogue & Mixed-signal /Digital-Payload/Platform-Total quantity**




Figure 23: Analogue & Mixed-signal /Digital-Payload/Platform-Total quantity

These 3 data fields were combined to answer the following research sub-question:

*1.7. What are the quantities of analogue/mixed-signal versus digital integrated circuits used in space missions?*

Crossing these 3 columns it was possible to get the quantities of Analogue & Mixed-signal/Digital components have been used both in the payload and the platform of the space missions explored in this research.

The analogue and mixed-signal components group includes all integrated circuits with total or part of its design being analogue, while the digital devices only contain digital functions. It is interesting to observe and quantify this ratio, as analogue IC technology is becoming a reliable and efficient way to achieve even higher integration levels of the on-board avionics, and therefore save costs and achieve better performance. Yet, there are numerous difficulties in establishing qualified supply chains of the analogue technology for space. ESA is very active in this front, and the Microelectronic technology roadmaps are reflecting and increasing number of new investments in this area.

- **Number of pins-Payload/Platform-Total quantity**




Figure 24: Number of pins-Payload/Platform-Total quantity

These 3 data fields were combined to answer the following research sub-question:

*1.8. What is the distribution of integrated circuit pin counts (number of pins in the package) in complex ICs used in space missions?*


The number of pins of the complex ICs was classified in some groups to make it easier to explore and cross with the quantities used both in the payload and the platform of space missions. These groups were chosen somehow arbitrarily but bearing most common sizes in mind:

- 41 to 150 pins
- 151 to 250 pins
- 251 to 350 pins
- 351 to 450 pins
- 451 to 650 pins
- More than 650.

As a reminder, this study only includes complex integrated circuits with more than 40 pins.

Observing the number of pins, together with the feature size, we can have a relative idea of the complexity of the designs (which is somehow proportional to the costs and efforts of the users which went into designing (for FPGAs and ASICs) and manufacturing the IC (if we talk about ASICs). These data refers however to all the ICs counted, including pin complexity of the off-the-shelf components (Std. ASICs and microprocessors) and thus reflecting as well the development efforts and costs of the vendors or technology providers.

• **Design country /Digital-Payload/Platform-Total quantity**



**Figure 25: Design country /Digital-Payload/Platform-Total quantity**


These 3 data fields were combined to answer the following research sub-question:

*1.9. What countries design more complex integrated circuits for space missions?*

Crossing these 3 columns it was possible to know where the integrated circuits used in the satellite was designed (in case of ASIC and FPGA) or used (in case of the off-the-shelf Std. ASICs and microprocessors).

It was interesting to see the geographical distribution of the IC design efforts. This is something which depends on the ESA contract tendering and awarding process, and therefore it is influenced by technical but also programmatic assessments and decisions.

- **Vendor country /Digital-Payload/Platform-Total quantity**



**Figure 26: Vendor country /Digital-Payload/Platform-Total quantity**

These 3 data fields are combined to answer the following research sub-question:

- 1.10. What countries and vendors provide more complex integrated circuits technology for space missions?*

Crossing these 3 columns it was possible to know what countries provide the complex ICs technology used in space missions.

It was of special interest for ESA programmes and roadmaps to observe the ratio between ICs manufactured in Europe and those coming from USA, and therefore affected by export regulations which may delay the calendar of the mission development or even pose some risks to the availability of parts .

### 3.3.2 Types of tables and graphs used for the data exploration

This chapter explains the type and the relations between the tables and graphs used to explore the data of this research. These tables and graphs were divided in three main levels as it is shown in the figure below:




Figure 27: Data exploration process

1. **Tables and graphs per mission (G1):** first level of tables and graphs, portraying technology use per mission (satellite or spacecraft)

The tables per mission compiled the data of the subset of fields selected from the Excel AFMS database to be related. The first collection of graphs was based in these tables and their objective was to display the IC technical parameters of each mission separately. These graphs show total quantities and percentages of the components used both in the payload and the platform of the satellites.

The aim of this first exploration was to compare the use of integrated circuits in the payload and the platform and to study the differences and particularities of use of complex ICs in different space missions.

- 2. Master table and trends and patterns graphs (G2):** second level of tables and graphs, where IC usage figures of all missions (extracted from the G1 tables) is combined in different graphs, focusing in different technology aspects.

The Master Table compiles all the information included in the tables per mission. Every row of the table is dedicated to a space mission and the columns are for mission characteristics and IC parameters stating both total quantities and percentages. This table is very easy to read and to be used. In addition, for a future work, this structure simplifies the task of adding more missions and IC technical parameters to the research as it is only needed to add more rows for each new mission and more columns for each new IC technical parameter. The complete Master table is shown in APPENDIX D: Master Table.

The second level of graphs used the data compiled in the Master table to identify possible trends and patterns of the complex IC technology when having a global view of all the missions. Different comparison charts were created focusing on different satellite characteristics, always for the finite number of the space missions which are included in this research. In some occasions, some missions were excluded from the global analysis, if they were considered to be an exceptionally off-scale case that would generate too high dispersion on the chart, and thus would somehow hinder the observation of otherwise a clear pattern or trend in the rest of the group. Whenever these exceptions were made, it is indicated and explained.

The space mission characteristics used to define and categorize the satellites are the following:

**a) Quantitative**

These are continuous parameters that can be displayed in an X-Y chart to show possible trends and patterns of the IC technical parameters with respect to different characteristics:

- **Launch date:** year when the satellite was or will be launched
- **Lifetime:** nominal expected duration of the mission in space
- **Cost:** overall cost of the mission (MEUR)
- **Mass:** total mass of the satellite or spacecraft

**b) Qualitative**

These parameters are shown in a column chart ordered by increasing IC used quantities per group.

- **Mission:** space mission name
- **Programme:** the graph shows the average on the percentage of quantities used in each group of space missions. These are the space programmes in ESA:
  - a. **Earth Observation**
  - b. **Science**
  - c. **Technology**
  - d. **Telecommunication**

- e. **Navigation**
- f. **Launcher**

- **Orbit:** the orbits of space missions are classified in the following groups. The graph shows the average on the quantities of the missions included in each group.

- a. **Low Earth Orbit (LEO)**
- b. **Medium Earth Orbit (MEO)**
- c. **Geostationary Earth Orbit (GEO)**
- d. **Interplanetary**

3. **Pivot tables and graphs per timeline (G3):** third level of tables and graphs, extracted from G2 tables, where the focus is put on a few subgroups of missions and technologies to observe, if possible, more trends and patterns.

Pivot tables are a very useful tool included in Excel to filter and order the data collected in a table (in this case the Master table used in the 2<sup>nd</sup> level) by many different parameters. As a result, a pivot graph is created from each pivot table to display the results obtained.

The graphs per timeline show the evolution of some selected IC technical parameters, always in the timeline, for some selected subgroups of missions. The subgroups were made by classifying the space missions for some common characteristics, as follows:

**a) By Cost:**

- **Low Cost** includes all the missions with a budget below 800 MEUR
- **High Cost** includes all the missions with a cost higher than 800 MEUR

**a) By Programme:** (as described in Background information chapter 2.2.2)

- **Earth Observation**
- **Science**
- **Technology**
- **Telecommunication**
- **Navigation**
- **Launcher**

**b) By Orbit:** (as described in Background information chapter 2.2.2)

- **LEO**
- **MEO**
- **GEO**
- **Interplanetary**

In total, more than 120 graphs were created for the data exploration. They can be all found in the **Error! Not a valid bookmark self-reference.**, APPENDIX B: Graphs G2 and APPENDIX C: Graphs G3.

### 3.4 ESA Microelectronics roadmap exploration

This chapter describes how the information included in ESA Microelectronics technology roadmaps is organised and presented to the public and how it was explored in order to compare their information with the results obtained in the graphs exploration.

The ESA MTR consists in a summary list of all the AFMS activities proposed during the Harmonisation process. The activities are written in different font colour and style depending on their current status.

This is the legend used in the Technical Dossier:

- **Green font** activity is on-going
- **Orange font** budget has been approved, but activity has not been kicked-off yet
- **Red font** new activity proposal, new budget shall be requested
- **Purple font** finished or cancelled activity

In addition, all the proposed activities are classified in 6 groups:

- **AIM A** Digital ASIC Technologies
- **AIM B** ASIC/FPGA Design Methodology & IP Cores
- **AIM C** Analogue and mixed-signal ASICs, ADC/DAC
- **AIM D** FPGA
- **AIM E** Microprocessors, Standard and proprietary ASICs
- **AIM F** ASIC/FPGA Evaluation, Qualification , packaging and memories

The listed activities in the roadmap contain a title and a brief description, as well as, the name of company involved and its country, the technology programme that is supporting it and the total budget in case the activity has already been kicked-off.



This is a general view of the Microelectronics roadmap:

### 5.3.1 AIM A DIGITAL ASIC TECHNOLOGIES

<b>A1</b>	<b>Radiation Effects On Deep Sub Micron CMOS Technologies (“DESMICREX”)</b> : Study and modeling of radiation effects (with emphasis in SEE) in Deep SubMicron logic cells. Goals will be aligned with A2, A3 and A4. UMC90nm selected. Progressing vey slowly. QinetiQ(UK). TRP, 300K€.
<b>A2</b>	<b>FINISHED: Radiation Hardened By Design ASIC Library Qualification, Procurement and Maintenance (DARE90nm)</b> : further maintenance of DARE-UMC.18, and porting to deep-submicron, in order to do hardening-by-design of a commercial process. UMC-90nm selected. First test vehicles results. Continuation not funded. IMEC(B). TRP, 400K€.
<b>A3</b>	<b>Deep-sub-Micron ASIC Technology Assessment and High-Speed-Serial-Links Design (“KIPSAT”)</b> ST 65nm assessment and feasibility, rad hard library definition, 1 <sup>st</sup> QUATOUR (HSSL) and test vehicles. Feasibility and test results ready, showing no show-stoppers. End of activity foreseen in Q4-2011. ST(F), TRP, 1.2M€ .

Figure 28: Microelectronics roadmap activities

In order to explore the MTR activities, this study related and compared the results obtained in the graph exploration with the roadmap activities to see if the technology priorities visualized in the roadmap activities match with the trends of use of these technologies in the space missions explored.

These are the activities parameters that will be explored:

- **Technology group**: the results of the use of AFMS shown in the graphs were related to the different groups of activities to see if the volume of activities for a technology corresponds with its volume of use.
- **Budget**: the activities budget show what the economical efforts are done for each group of technologies and it was studied if it matches with the relative use of those technologies in the space missions.
- **Company country**: the country where the activities developed shows how the ESA Microelectronics contracts and investment is distributed within the European countries.

To make the MTR activities more understandable and easily to read and to relate with the technologies studied in this research, the 6 AIM groups were reclassified in 4 new groups:

- **ASIC**: Digital ASIC Technologies (AIM A) and Analogue and Mixed-Signal ASIC (AIM C)
- **FPGA** : FPGA technologies (AIM D)
- **Microprocessors & Std. ASIC**: Microprocessor, Standard and proprietary ASIC (AIM E)
- **General**: ASIC/FPGA Design Methodology & IP Cores (AIM B) and ASIC/FPGA Evaluation, Qualification, packaging and memories (AIM F). These two groups of activities support the development of all the technologies mentioned before so they cannot be classified in any specific technology group.

## 4 RESULTS

This chapter discusses the information presented in the graphs in order to try to answer the objectives of the research. It is divided in two parts: the first one presents the results of the quantities and types of AFMS that have been used in space missions both in the payload and the platform in the last years; the second one visualizes the trends and patterns of use of these technologies in the timeline and with respect to different space mission parameters like the lifetime, cost, mass, space programme or orbit.

During the process of data exploration, more than 120 graphs were generated. However, only a small subset of those graphs that show interesting and representative results for the purpose of the research objectives are presented and discussed in this chapter. The complete collection of graphs is compiled in the **Error! Not a valid bookmark self-reference.**, APPENDIX B: Graphs G2 and APPENDIX C: Graphs G3.

The main results presented in this chapter (which of course only apply to the limited group of missions studied in this research) are summarized in the following points:

- The quantities of complex ICs used in space missions move in a range of 50 to 400 per mission, with the exception of Immarsat 4 that uses more than 1500.
- FPGAs are used in average in larger quantities than ASICs with a percentage of 50% to 30%, respectively. Microprocessors and Std. ASICs are used in small quantities with a general percentage of use of around 15% and 5%, respectively.
- The total amount of complex ICs used in European satellites seems to be increasing in the last years, and very likely will continue to grow in the future.
- FPGA technology seems to be taking an increasingly larger share of the complex IC technology used in the space sector in the last years, in detriment of the ASIC market (around 10% of total percentage).
- Missions with longer lifetimes seem to use more ASICs than missions with shorter lifetimes. The same seems to happen for high cost missions compared to low cost missions.
- FPGAs are used in larger quantities the missions studied in this research than non-programmable components (ASIC + Microprocessors + Std. ASIC) with an average percentage of use of 60%.
- The percentage of reuse of complex IC designs in space missions is in average of 80%, with the exception of the launchers Ariane 5 and Vega, with percentages of 42% and 58% respectively.
- USA is dominant in the space complex IC market and provides a range of 60% to 90 % of the total number of ICs used in the European space missions included in this research, with the exception of Galileo (15%). All FPGAs are provided by US vendors.
- Telecommunications and navigation satellites use the largest quantities of integrated circuits (400 to 1500), followed by Earth Observation and Science missions (around 200) and Launchers and Technology missions with less than 100 complex ICs per spacecraft.
- On average, the farther is the distance from Earth of an orbit, the larger are the quantities of complex integrated circuits that seem to be used in the satellite.

## 4.1 Quantities and types of AFMS used in space missions

This chapter explains the use of AFMS technologies, from a quantitative point of view, of the space missions included in this research. The results are presented by each of the IC parameters studied and the results are presented in the following approach:

- Exploring and commenting the graphs that show the quantities and types of AFMS used per space missions;
- Displaying and commenting one mission graph as an example and then compare its results with the particularities of other space missions included in this research
- Giving general conclusions and trying to highlight the main important points observed in this first level of graphs and tables (G1)

Sentinel 2 mission was chosen as the example case to be visualized and compared to the other missions included in this research because it can be defined as a representative and well into the average space mission case in terms of the quantities and types of complex integrated circuits used both in the payload and the platform.

These are the main mission characteristics of **Sentinel 2**:

<b>Space Programme</b>	Earth Observation
<b>Launch date</b>	2013
<b>Lifetime (years)</b>	7
<b>Cost (M€)</b>	435
<b>Mass (Kg)</b>	1200
<b>Orbit (Km)</b>	LEO
<b>Prime</b>	EADS Astrium
<b>Prime country</b>	Germany

Table 8: Sentinel 2 mission characteristics

### 4.1.1 IC Overview

The chart below shows in columns the total quantity of AFMS used in the 11 space missions included in this research.




Figure 29: IC Overview per missions (Totals)

The range of AFMS quantities move from 47 (Proba V) to 381 (Galileo IOV) with the exceptional case of Immarsat 4 that uses 1671 complex integrated circuits. The large amount of ICs found in Immarsat 4 corresponds to the repetitive and massive use of ASICs for signal processing in the payload.

Exploring Sentinel 2 now as an average and representative recent particular space mission case, it is observed that this mission uses 266 complex ICs out of which around 85% of them are used in the platform and only a 15% in the payload.




Figure 30: Sentinel 2 - IC Overview

**Sentinel 2** has a wide representation of all complex integrated circuits studied in this report: ASIC, FPGA, Microprocessors and Std. ASIC. FPGA is the predominant complex IC in this satellite with a 58% of use, followed by ASIC technology (29%) and in a less percentage Microprocessors and Std. ASIC with 9% and 4% of use respectively. This distribution shows the importance in use of ASIC and FPGA technologies in space missions and the much smaller use of Microprocessors and Std. ASICs.

The fact that Microprocessors are used in small amounts does not mean that they are less important or critical to the mission. On the contrary, they perform key control functions which are fundamental to for the overall satellite operation. It is however interesting to see how many of these devices are actually used in each satellite, to help us forecast the demand for future missions to come. In Sentinel 2 (as well as in other satellites analysed in this study), there is a huge quantity of image sensors complex IC that, because they are image sensors and not signal control or signal processing integrated circuits, and due to the limited resources for making this study, they were not quantified and they have been left out of this research.

With respect to the quantities of AFMS used in the other missions included in this research, these are some particularities observed in the other missions included in the research. The missions that are not commented show similar AFMS quantities than Sentinel 2.

- **Ariane 5** and **Vega** missions, have no payload as they are launchers. For this reason, they use a smaller number of complex ICs than the other missions, 100 and 53 respectively. Vega uses smaller quantities of complex ICs than Ariane 5 because it is a lower cost launcher.
- **Proba V** mission uses the lowest number of complex ICs (47) out of which 77% are FPGAs and 23% Microprocessors. This reduced number of ICs is because Proba V is one

of the smallest satellites built by ESA with dimensions of 0,765x0,73x0,84 m. It is interesting to see how FPGAs outnumber by far ASICs in this small satellite. The performance capabilities and competitive prices of today's space FPGAs have met the requirements of this mission, and have prevailed over other considerations, as for example export regulations.

- **Galileo IOV** is a navigation satellite that uses 381 complex ICs. It is important to highlight that the 72% of the total ICs used are ASIC while only the 12 % are FPGAs. In addition, the platform uses almost only ASICs with a 97% of percentage and in the payload are shared by ASIC, FPGA and Microprocessors with approximately a third part for each (29%, 28% and 35% respectively). In this case, ESA's strong requirement to stay away from USA components export regulations and the conservative and stringent technical requirements have made of ASICs the preferred option, especially in the platform.
- **Immarsat 4** is a very singular mission as it is a large commercial telecommunication satellite built by EADS Astrium with collaboration of ESA. It uses the huge quantity of 1671 integrated circuits out of which 93% of them are ASICs located in the payload. The large arrays of ASICs in Immarsat 4 payload are used to process the dense flow of telecommunication signals. ASICs are one of the best options for telecommunication satellites payloads for their better technical features in terms of power consumption, high integration densities and timing performance.

These are the main points that can be extracted as a conclusion regarding the quantities of AFMS used in all the space missions included in this research. The percentages presented in the next points have been obtained doing the average of the percentages of all the missions include in this research.

- The quantities of complex IC used in the space missions included in this research move in a range of 50 to 400 per mission, with the exception of Immarsat than uses more than 1500.
- In average, the quantities of complex ICs used in the platform (70%) are higher than in the payload (30%), with the exception of Immarsat 4 (99% in the payload) and the launchers that only have platform.
- FPGAs are used in average in larger quantities than ASICs in the space missions included in this research with a percentage of 50% to 30%, respectively.
- Microprocessors and Std. ASICs are used in small quantities compared to ASICs and FPGAs with an average percentage of use of around 10%.

#### 4.1.2 Programmable (FPGA) vs. Non-programmable (ASIC + Microprocessor + Std. ASIC)

This column chart shows in increasing order the percentage of FPGAs versus the Non-programmable integrated circuits used in the space missions studied in this research.




Figure 31: Programmable/Non-programmable per Missions (Percentage)

Except in Galileo IOV and Immarsat 4 missions where the percentage is very high (around 90%), in general the satellites move in a range from 25% to 50% of use of Non-programmable circuits (ASICs + Microprocessors + Std. ASICs). This means that in the time span observed from 2004 to 2014, FPGAs are used in a higher percentage (60% in average) than ASICs, Microprocessors and Std. ASIC together.

Sentinel 2 uses a slightly higher quantity of programmable components than non-programmable, 58 to 42 percentages respectively. In addition, around the 75 % of programmable complex ICs used in Sentinel 2 mission are in the platform.




Figure 32: Sentinel 2 Programmable (FPGA) vs. Non-programmable (ASIC + Microprocessor + Std. ASIC)

Looking at the use of programmable complex ICs in the other missions included in this research the following particularities have been observed:

- **Immarsat 4** and **Galileo IOV** missions use a higher percentage of Non-programmable integrated circuits, more specifically ASICs, than the other missions studied in this research because they are Telecommunication and Navigation satellites that use large arrays of ASICs to process the data.
- **Hylas** satellite has the particularity that its entire payload is composed by programmable devices (FPGAs).

In general terms the use of programmable and non-programmable complex ICs in the space missions included in this research can be summarized in the following points:

- The percentage of use of programmable complex ICs (FPGA) move in a range from 50% to 75% in the missions studied in this research, with the exception of Immarsat 4 and Galileo IOV that uses around 90% of non-programmable components (ASIC + Microprocessors + Std. ASIC)
- In general, payload units use a higher average percentage of FPGAs (70%) than platforms units (50%).



### 4.1.3 Reused IC designs

This column chart shows in increasing order the percentage of the reuse of IC designs in the space missions studied in this research.





Figure 33: Reused IC designs per Missions (Percentage)

The range of reused IC designs moves from 70 % to almost 95% with an average of around 80%, with the exception of launchers (Ariane 5 and Vega) that have a lower reusability (42% and 58%, respectively). This means that for every 2 different IC designs there is an average of 8 chips that are a repeat (the same ASIC, Microprocessor or Std. ASIC, or the same FPGA with the same IC design inside)

In Sentinel 2, there is a high percentage (89%) of reused IC designs both in the Payload and the Platform, this means that from the 266 ICs counted in the mission there are only 30 different designs.



**Figure 34: Sentinel 2 Reused IC designs**

From the other missions included in this research it is possible to observe the following particularities with respect to the use of reused IC designs:

- **Ariane 5** and **Vega** launchers have a low percentage of reuse of IC designs, 42% and 58% respectively. That can be explained because they have only platform units and in general they do not need to repeat the same functions many times (as it is often the case in the experiments in the payloads) so they need integrated circuits with unique designs.
- **Immarsat 4** has the particularity that a very small number of ASICs are reused hundreds of times its payload. This could be explained because ASIC solution consumes less power, is more integrated and have higher performance in processing data as it has been explained before. The reason why the reusability is so high could be because global functions are processed by a large array of sub functions that are repeated many times in order to process the big amount of data in every channel.

The conclusions of the reuse of designs in complex integrated circuits observed in the space missions included in this research can be summarised in the following points:

- The percentage of reuse of complex IC designs in the space missions included in this research move in a range of 70 to 95 percentage with an average of 80%, with the exception of the launchers Ariane 5 and Vega, with a percentage of 42% and 58% respectively. This high percentage can be due to the approach of subdividing complex global functions (for the entire platform or payload) of data handling and signal processing into smaller functions (e.g. per time or space channel, per beam, etc. ) that then are repeated and interconnected in order to achieve the total functions at satellite level

#### 4.1.4 IC Technology vendor country

This column chart shows in increasing order the percentage of complex ICs provided by US vendors used in the space missions studied in this research.




Figure 35: IC Technology vendor per Missions (Percentage)

There is big dependence on US technology in the European space missions included in this study with a range from the 60% to almost 95% of its complex integrated circuits provided by US vendors. The only exception is Galileo IOV as it was defined as a European key mission so there was a big effort to try to use only European technology and components.

In Sentinel 2 all ASICs and Microprocessors used in the satellite are supplied by Europe vendors while FPGAs and Std. ASIC are based in US technology. It is important to highlight that France is the main vendor country in Europe with a 90 % of ASICs and a 100% of Microprocessors.

**Figure 36: Sentinel 2 IC Technology vendor country**

The particularities observed in other missions are explained in the next points:

In general terms the use of US and European complex IC technology in the space missions included in this research can be summarized in the following points:

- FPGA technology is generally provided by US vendors, ASIC by European vendors and Microprocessors and Std. ASIC is shared in different percentage depending on the space mission.
- The most important European complex IC supplier is established in France but in some mission there are ASICs and Microprocessors provided by vendors in UK, Denmark, or Sweden.

## 4.2 Trends and patterns of use of AFMS in space missions

The aim of this chapter is to explore to which extent the quantities of AFMS used in the space missions included in this research and their technical parameters are influenced (or not) or follow any obvious trends or patterns when observing certain mission characteristics such as the launch date, lifetime, mass, cost, space programme or satellite orbit. Former chapter 3.3 explains the methodology applied to explore the data and get to the results that are now presented in this chapter.

It is important to note that the trends and patterns displayed in this chapter are not statistically significant due to the relatively small number of cases studied and the high dispersion and noise of the data. In consequence, the p-value is lower than a predetermined significance level, but this does not mean that the effects described have no practical significance[32], and can be used to support decisions in the policy management field.

According to Roger E. Kirk, statistical significance is concerned with whether a research result is due to chance or sampling variability and practical significance is concerned with whether the result is useful in the real world[33]. The substantive or practical significance has nothing to do with the p-value and everything to do with the estimated effect size. Only knowing about the context of the results, it will be possible to interpret its meaning and so speak to the substantive significance of the results [34]

The coefficient of determination ( $R^2$ ) which indicates the fraction of the total variance in the dependent variable that is explained by the model ([35], has been used to make a diagnostic how well future outcomes are likely to be predicted by the. In conclusion, it is important to highlight that all the trend lines displayed in this research are hypotheses for future growth that are not substantiated by the data exploration.

In order to maximise the practical significance of any observed trends or patterns, it was decided to eliminate the huge data dispersion that some few exceptional cases would bring into some of the charts. This is why the data from Immarsat 4 and the launchers (Ariane 5 and Vega) has been omitted in the X-Y charts.

Immarsat 4 is a very particular commercial telecommunications satellite with a huge quantity (more than 1500) of ASICs in the payload. In the case of the launchers, they have been omitted because their cost, mass and lifetime is not comparable to other satellites. However, and even if they do not appear in the graphs, their data will be commented and analysed when it is considered as valuable and of practical significance for the research results.

In conclusion, the trends and patterns observed in this research are not statistically significant but they can be practically significant as they are useful for ESA technology policy managers to have more information and visibility on the evolution of the use of complex ICs in European space missions.

#### 4.2.1 Trends of use of AFMS technologies in space missions in the timeline

##### a) IC overview vs. Launch date:

This is one of the most important graphs of this study because it shows the evolution of use of ASIC, FPGA, Microprocessor and Std. ASIC in the timeline (from 2004 to 2014) from the space missions included in this research.

Totals:




Figure 37: IC Overview vs. Launch date (Totals)

The data represented in this chart shows that the total amount of complex integrated circuits used in these European satellites has been increasing in the last years, and very likely will continue to grow in the future. More specifically, it shows that FPGAs are the integrated circuits used in largest quantities in these space missions and the ones which may have a stronger growth in terms of use.

ASICs might be also growing in time but not as much as FPGAs and they seem to be now in second position of use behind the programmable components. Microprocessor and Std. ASIC are used in much lower quantities than ASICs and FPGAs and it is difficult to appreciate if its usage has been increasing or decreasing in the last years.

These trends show that FPGA technology is increasingly taking a larger of the complex IC technology used in the space sector in the last years, in detriment of the ASIC market (with exceptional cases) as it can be better observed in the following percentage chart:

Percentage:




Figure 38: IC Overview vs. Launch date (Percentage)

In addition, exploring the evolution of use of complex integrated circuits by establishing groups of missions according to their overall cost shows that high cost missions (above 800 MEUR) sometimes have a higher percentage of use of ASICs than FPGAs. This could be explained because space missions with higher budgets can afford to spend more in developing customized and more expensive complex integrated circuits (ASICs).

In the chart below, it is shown the 5 space missions of this study sample ( Ariane 5, Rosetta, Immarsat 4, Galileo IOV and Bepicolombo) that fall into this category of “high cost” missions. The space missions that use larger quantities of ASICs than FPGAs are Immarsat 4 and Galileo IOV.

High cost:





Figure 39: IC Overview - High cost (Percentage)



**b) Programmable/Non-programmable vs. Launch date:**

The graph below shows the percentage of use of programmable (FPGA) versus Non-programmable (ASIC + Microprocessor + Std. ASIC) in the timeline (from 2004 to 2014) from the space missions included in this research.

*Percentage:*



**Figure 40: Programmable/Non-programmable vs. Launch date (Percentage)**

The trends of this graph shows that 10 years ago programmable and non-programmable components were used in a similar percentage (around 50%) while in the last years programmable ICs are taking market share to non-programmable with a today's average percentage of FPGA around 60% in front the 40% average of ASIC, Microprocessors and Std. ASICs together. Again, these are trends of practical, rather than statistical significance, given the relatively small sample of missions' data gathered for the analysis.

### c) Reused IC designs vs. Launch date:

The graph below shows the total quantities of the reuse of IC designs in the timeline (from 2004 to 2014) from the space missions included in this research.

Totals:




Figure 41: Reused IC designs vs. Launch date (Totals)

This chart shows that the quantities of IC designs that are reused (repeated) inside the space missions seem to be increasing in the timeline. It is interesting to see that the number of different IC designs used in the satellites remains stable (yellow points) while the repeated use of those designs seems to be increasing in the timeline (blue points). Again, more data from more missions would be needed to give statistical significance and credibility to this conclusion.

#### d) IC Technology vendor country vs. Launch date:

This graph shows the evolution of the use of complex IC technology indicating the countries of the vendor that provide the IC technology.

Totals:




Figure 42: IC Technology vendor vs. Launch date (Totals)

In general, complex integrated circuits provided by USA vendors are predominant in the European space missions included in this research confirming that USA IC technology has a big influence in the European space sector.

Another clear observation is that France is the country that provides most of the European complex integrated circuits come from at a big distance from the other European IC vendors like UK, Denmark, Sweden, Belgium and Austria.

The chart also shows that the three satellites subject of this study that will be launched between 2012 and 2014 (Proba V, Sentinel 2 and Bepicolombo) use high quantities of complex ICs from USA vendors. This data, though not statistically significant, shows practical evidence that dependency in US technology for complex ICs is a reality for some of the most recent ESA missions, and very likely a trend to continue unless European technology space programmes (see chapter 2.2.3) start to produce alternatives.

#### 4.2.2 Patterns of use of AFMS in space missions with respect to the mission lifetime

##### a) IC Overview vs. Lifetime:

This graph shows the relation between the use of AFMS in the space missions include in this research (except Immarsat 4, Ariane 5 and Vega) with respect to the lifetime of the satellites.

Percentage:




Figure 43: IC Overview vs. Lifetime (Percentage)

As relatively soft trends observed in this graph we see that missions with longer duration seem to use more ASICs (and fewer FPGAs and Microprocessors) than missions with shorter duration.

Possible explanations behind these patterns could be that ASIC technology, on average, are chosen as highly reliable, high performance devices which the designer and final customers can control, customise and adapt (at least to a larger extent than what FPGAs and other off-the-shelf devices can be adapted to) to the actual mission's quality and technical requirements. Longer mission lifetimes is often associated to Telecommunication and deep space missions, often associated with larger mission costs and budgets, and therefore, missions that can afford more expensive IC solutions, as ASICs normally are.

As it was said before, Immarsat 4 is not represented in this figure but it somehow reinforces the pattern observed as it is a satellite with a lifetime of 13 years and a percentage of 93% of ASIC use.

### 4.2.3 Patterns of use of AFMS in space missions with respect to the mission overall cost

#### a) IC Overview vs. Cost:

This graph shows the relation between the use of AFMS in the space missions include in this research with respect to the overall cost of the satellites.

Percentage:




Figure 44: IC Overview vs. Cost (Percentage)

There is a possible soft trend in this graph that shows that when the cost of a mission increases the use of ASICs also grows while the use of FPGAs decreases. One of the reasons to explain this trend could be that space missions with a reduced budget tend to use more FPGAs as they are cheaper (on average, and certainly when used in low volumes, than ASICs).

These results are in line with the ones described above in chapter 4.2.2. In any case, this soft trend is not substantiated by enough statistical evidence, and more data from more missions would help to see if there really is a pattern associated to mission lifetime and choices of complex ICs.

#### 4.2.4 Patterns of use of AFMS in space missions with respect to the satellite mass

##### a) IC Overview vs. Mass:

This graph shows the relation between the use of AFMS in the space missions include in this research with respect to the satellite mass.

Percentage:




Figure 45: IC Overview vs. Mass (Percentage)

Looking at this graph it is difficult to see any particular trend and it is possible to conclude that there is no special relation between the mass of a satellite and the use of different types of integrated circuits, at least not for the mission sample subject of this study.

#### 4.2.5 Patterns of use of AFMS in space missions with respect to the space programmes

This graph shows the average quantities of different types of complex ICs used in the 11 space missions included in this research by space programme. The number below the programme name gives the quantity of missions per group analysed, which, again, is not statistically significant.




Figure 46: IC Overview per Programme (Totals)

As a result, it can be said that telecommunications and navigation space missions use the largest quantities of integrated circuits (400 to 1500) and the largest percentage of ICs being ASICs. For Earth Observation and Science missions the number of ICs used is around 200 and have similar ASIC-FPGA proportionality (25%-75%). Launchers use relatively low quantities of complex ICs (compared to the other mission classes) because they have no payload. Lastly, the so-called Technology missions are typically the smallest ones, and that already justifies the very few complex ICs inside, being their main objective to prove new technologies (in general, not only IC) in space. In the three missions analysed, and possibly true for other cases in these mission categories, Launchers and Technology spacecraft seem to use less than 100 complex ICs per spacecraft.



#### 4.2.6 Patterns of use of AFMS in space missions with respect to the satellite orbit

This graph shows the average quantities of complex ICs used in the space missions included in this research by satellite orbit. The number below the columns gives the quantity of missions per group analysed.




Figure 47: IC Overview per Orbit (Totals)

The IC Overview per Orbit chart shows that the farther is the distance from Earth of an orbit, the larger the quantities of complex integrated circuits that seem to be used, on average. This can be explained because Telecommunication and Navigation missions are located in MEO and GEO orbits while Earth Observation and Technology mission tend to be in LEO orbits. It is also observed that interplanetary orbit missions seem to use, on average, a smaller amount of complex ICs, and a larger percentage of FPGAs than ASICs, while the average number of Microprocessors and Std. ASIC does not seem to fluctuate much when comparing the mission orbits.

### 4.3 Technologies prioritized in the ESA Microelectronics technology roadmap activities

This chapter explores the ESA MTR activities [5] in order to evaluate what are the integrated circuit technologies prioritized being or to be developed in terms of number of activities per technology type or subtype, budget assigned per technology and European countries developing these activities.

The main results of this chapter are summarized in the next points:

- ASIC technology have more than the double of roadmap activities than FPGA technology, more specifically 42 out of 137 harmonised activities are for ASIC technology and only 20 are for FPGA technology
- The same results are seen in terms of budget assigned per technology where ASIC activities received the 40 % of the total budget while FPGA technology only receives the 15 %
- Looking at the distribution of assigned budget per European country, France is the leader with almost 60% of the total complex IC development budget invested in its national industry, followed in much lower percentage by other countries like Sweden, Germany or UK with less than a 10%

#### 4.3.1 Number of activities

The graph below shows that there are 137 harmonised activities compiled in the ESA MTR out of which 31% of them are related to ASIC technology, 26% to Microprocessor and Std. ASIC and 15% to FPGA. In addition, there are 39 activities (28%) that cannot be specifically classified in any of the technologies groups defined before, and that should contribute to the better quality and availability of multiple IC technology types for space.




Figure 48: Number of roadmap activities (Totals and Percentage)

This representation helps to give a first approach to the relative importance that each of the AFMS technologies have in the development efforts reflected in the ESA roadmaps.

The ASIC, Microprocessor/Std. ASIC are the technologies more strongly prioritized in terms of number of activities (42 and 36 activities respectively) as opposed to the FPGAs devices with only 20 activities.

The actual budgets dedicated per technology are explored in the following chapter.

#### 4.3.2 Budget of activities

ESA has a limited budget to invest in funding and supporting MTR activities. For this reason, there is a large and complex Harmonisation process to better define what the priorities to support and improve space IC technology are in Europe. The conclusions of this harmonisation exercise are reflected in the ESA Microelectronics technology roadmaps as proposals of harmonized new activities.

It is important to understand that not all the new activities proposed in the MTR are at the end approved and executed. They need first to find the financial support from ESA (or other space agencies or institutions), the European delegations which integrate the governing bodies, and ultimately, the European space industry which will carry out the technology developments.

For these reasons, some of the activities presented in ESA MTR [5] have not yet any budget assigned and are not included in this chart. However, the ratios of investment found are representative and indicative of what is being done in Europe today.




Figure 49: Budget of roadmap activities (Totals and Percentage)

The total budget already assigned to support the development of MTR activities is 75206 K€. This graph shows that 40% of it is used to finance the development of ASIC technology activities, a 27% to Microprocessors and Std. ASIC activities and only a 15% to FPGA activities.

These are similar results to what is shown in the previous charts 4.3.1 and 4.3.2 but it has much more relevance as it speaks about the economical effort that ESA is doing to execute these activities and not only the number of activities that sometimes are never developed.

To sum up, it can be concluded that at this moment ESA is prioritizing and making more efforts to support and fund activities related to the development of ASIC, Microprocessor & Std. ASIC technology than FPGA technology, both in number of activities and in amount of budget assigned to those activities.

One of the reasons for this difference between FPGAs and the other complex IC technologies is that almost all the FPGAs used in European space missions are provided by US vendors and there are not yet any important European FPGA vendors that could compete with these US vendors. The gap in terms of developing and marketing space FPGA between USA and Europe is huge and the costs involved in designing, developing and qualifying new space FPGA technology that can compete in performance and price with the well-established and experienced US vendors are also huge.

As a consequence, it is difficult for ESA and European space industry to invest in developing European FPGA technologies. However, the observed trends make very clear the progression in the use of more and more FPGA devices in European space missions, and thus this is a key technology that Europe should support if there is interest to reduce the European increasing dependence on US FPGA vendors.

### 4.3.3 Activities per country

The chart below shows how ESA budget used to develop AFMS technologies is assigned within the European countries in terms of contracts to develop the ESA MTR activities. It is important to note that only the activities that have a budget and a country already assigned have been included in the chart (111 of the 137 total activities, 81%, are represented in this chart).




Figure 50: Roadmap activities budget per country (Percentage)

France is the country that is receiving most of the contracts and funds coming from ESA to develop complex integrated circuits for space applications, almost a 60% of the total budget, followed in a big distance from other European countries like Sweden (11%), Germany (7%), UK or Belgium (5%).

This important predominance of France as key developer and supplier of complex IC technology for space can be explained by several factors:

The main microelectronic technology vendors for complex space IC in Europe have is Atmel [36] which, despite belonging to a large multinational corporation headquartered in the US, has its Aerospace activity (design and production) based in Nantes, France. They are the main digital ASIC suppliers for space in Europe, and the only space FPGA vendors in Europe.

In addition, many other key complex IC technology suppliers, including those which are developing the next generation of complex IC for space, happen to be in France too today: STMicroelectronics, LFoundry, E2V, and HCM.

CNES, the French space agency, with a long history of supporting space technology and industry, has always been supporting and continues to support French space IC vendors, and as part of it all the previously mentioned groups.

ESA delegates from the rest of European countries are complaining about this unbalance and ESA is trying diversify the technology scenario and to support new companies and activities in other countries in order to have a more homogeneous geographical distribution of how the ESA technology budgets from the various ESA programmes are distributed in Europe. However, this is not always possible or easy as the complex IC technology is difficult and expensive to create and sustain, more even so if there is not existing know-how or commercial manufacturing and test lines that can be adapted for the small volumes but demanding space users.

## 5 EVALUATION AND VALIDATION OF RESULTS

### 5.1 Evaluation of results

#### 5.1.1 ESA Microelectronics Technology Roadmaps versus the measured use of complex ICs

The European Space Agency, technology vendors and space industry are spending considerable amount of resources to maintain and improve the ASIC, FPGA, Microprocessor and Std. ASIC offer that is needed for space applications. These technologies are indispensable for the satellites and space crafts and have very demanding technical requirements. At the same time, they are very expensive and complex to master, so it is necessary to keep a good level of coordination between all the parties involved (agencies, vendors and industry) to optimize how the resources are spent, and to define coherent roadmaps for technology development and space qualification.

The European Space Technology Harmonisation (see chapter 2.2.5) aims to fulfil all these needs and Microelectronics is one of the topics included in this process. Although all technologies follow the same Harmonisation process and have similar outputs, the Technical Dossier and Technology Roadmap, each ESA Section in charge of producing and updating them decides how much effort they can afford to put into this harmonisation process and what relevance the Technology Roadmaps will have in the future decision processes of the various technology programmes for these technologies.

In the case of the Microelectronics section, the Harmonisation process is done very carefully and trying to involve all the relevant technology experts from ESA in order to achieve accurate and relevant conclusions that can help in making future decisions about new Microelectronic technologies developments, as well as, serving a sound reference of what is the state of the art, what is currently under development and what are the next recommended developments.

The Technical Dossier of Microelectronics (TDM) [5] is basically used for the next purposes:

##### **a) To give a complete overview of the technology situation inside and outside Europe**

The Technical Dossier of Microelectronics does the effort to gather all the relevant information of the technology and summarizes it in a few pages. This compiled dossier is a very good reference to anyone interested to know about the current state of the technology, the current on-going activities and the future technology developments. This may include ESA experts but also all the players involved in Microelectronics space industry.

TDM contains also all the information necessary to have an overview of the technology including, the state of art, the different players (European and Non-European), the market trends and perspective and the roadmap activities (finished and new proposals).

## **b) To help and support new activities for the Microelectronics technology roadmaps**

The MTR activities in the Technical Dossier of Microelectronics are recommendations agreed at European Level with ESA, National Delegations and Industry for the development of the Microelectronics technologies in Europe. There is no guarantee that these recommendations will turn into an approved and funded work plan which will be executed in a future. This depends on the available funds and final priorities agreed by the different ESA Technology programmes (described in chapter 2.2.3) and their management teams.

However, the new activity proposals included in the MTR are of a big value when trying to get them approved in these technology programmes, because they have already been agreed as important and interesting by all the European relevant technology players as high priority activities, so they have more possibilities to get financial support and to be executed than other activities not included in the technology roadmaps.

The results obtained in the exploration of the current activities proposed in the MTR show that at this moment ESA is making most of their efforts in developing ASIC, Microprocessor and Std. ASIC technologies in Europe. As a consequence, FPGA technology is only supported by the 15% of the total budget invested by ESA to develop these types of complex integrated circuit technologies for space applications in Europe.

On the other side, the results of AFMS use in the space missions included in this research reveals that FPGA is the complex integrated circuit technology most used, with around a 50% of use in front the 30% of ASIC, 15% of Microprocessors and 5% of Std. ASIC in average. In addition, the trends of use of these technologies in space applications are showing that FPGA technology is gaining market share that previously was with ASIC technology.

To sum up, it can be concluded that the priorities in the MTR activities [5] does not match the current (and very likely future) use of complex integrated circuits in European space missions. ESA programmes are investing most of their complex IC development resources to develop ASIC, Microprocessors and Std. ASIC technologies instead of FPGA however this is the complex IC technology most used in space and the one which shows more evidence to keep on being used in larger amounts.

This table compares the averaged use of AFMS in the space missions included in this research (and believed to be representative of a larger spectrum of European space missions) with the percentage of budget currently assigned to develop each technology as depicted in the roadmap activities.



	Quantities used	Budget assigned
<b>ASIC</b>	33%	40%
<b>FPGA</b>	53%	15%
<b>Microprocessor &amp; Std. ASIC</b>	14%	27%
<b>General*</b>	-	18%

**Table 9: Comparison AFMS quantities used vs. budget assigned**

*\*This includes the budget of all the roadmap activities that cannot be specifically classified in any of the main technology groups as they involved all of them*

The table above shows that the investment efforts in research and development of FPGA technology is very limited (15%) when compared to the current average use of this complex integrated circuit in European space missions (53%).

In addition, Microprocessors and Standard ASIC technologies are receiving a lot of funds compared to their actual use. Microprocessors are very versatile and powerful components in the space missions and Std. ASICs are receiving significant funds too as an economical complex IC solution based on the re-usability concept of typical on-board functions that have to be present in every satellite, sometimes in multiple units.

However, the results from this research show that the use of Std. ASICs is still very limited, only around a 5%, which indicates that customers tend to redesign and manufacture (or programme) their own solutions instead of buying existing off-the-shelf components (as originally intended by ESA) that maybe they do not trust completely or perhaps are expensive or hard to get. In some cases, and as gathered by ESA in several technology discussions with industry, the development of their own IC solution by a company is seen as an investment in their know-how, of the functions to be developed, the technology to be used and mastered, and as a preparation for future technical support or new developments to come.

### **5.1.2 Suggestions for future Microelectronics technology roadmaps**

There are several parameters that have not been measured nor analysed in this study that could often be used to justify the greater or lesser importance of investing more or less in a given complex IC technology type, and sometimes with no major regard of the quantities in which that technology is being or seemingly will be used, for example: criticality for the security of the mission, criticality to the technical success of the mission, easiness of use and IC and system development time, European industry competitiveness and sustainability, etc.

In other words, establishing technology development priorities and defining efficient and fruitful activity roadmaps is always a very complicated and often questionable exercise. The ESA harmonisation process is helping to produce more reasonable and commonly agreed technology roadmaps.

This study wants to give some opinions and recommendations that could help the ESA MTR activities to better reflect the observed results of the use of these technologies in this research, which are not substantiated by the data, but opens an hypothetical scenario that can be of interest to be discussed in ESA and the European Space community. The suggestions below have been made with the collaboration and the opinions from the Microelectronics experts in ESA.

**a) Development of a new European FPGA technology**

At this moment, ESA and CNES are doing big efforts to start a new project with the objective to develop a genuine European reprogrammable and modern FPGA technology for space. This new European FPGA would be very interesting in order to reduce the dependence on US technology, avoid ITAR restrictions and be able to have more information and control over this increasingly key technology in all future space missions.

The ESA Microelectronics technology roadmaps already include the first activities to initiate this ambitious technology development, and future roadmaps and work plans should include new activities to consolidate the initial efforts and would bring maturity and space qualification into this new European FPGA technology.

**b) Study better the US FPGA technology**

In the meantime, and while the development of the European FPGA technology progresses, which will probably take more than 5 years, it would be interesting to improve the MTR by proposing and starting new activities dedicated to better study and understand the technical features and correct and safe use characteristics of the US FPGA technology that is used at this moment and in a short-term period.

**c) Rethink the efforts done to develop the Standard ASIC solution**

ESA is currently supporting the development of new Standard ASICs which will enlarge the current European vendor's portfolio and is doing big efforts in creating and maintaining these technologies in the market. However, the results of this research show that their use in European space missions is still very small after all the efforts done to improve and standardized it as complex integrated circuits solutions. For this reason, it could be interesting to rethink the actual return on investment of this technology and to study and question its future viability in space applications, in favour perhaps of other IC technology options (e.g. IP Cores).

### 5.1.3 Archiving and Managing data of EEE components used in ESA missions

This chapter explains the strengths and weaknesses of the current data management system of the use of electronic components in ESA based on the experience obtained during the data collection process of this research. It also suggests some improvements in how the data could be managed and collected with the objective to simplify the work of searching for the use of EEE components in the future.

#### a) Heterogeneous document management systems and physical supports

The most important difficulty found during the data collection process in this research and that could be expressed as an important weakness of the current data management system of the electrical, electronic, and electromechanical components in ESA is that the data management system differs from one mission to the other.

To give some examples:

- Bepicolombo consolidated Declared Component List was provided by the Product Assurance Manager in a Excel file;
- Rosetta platform DCLs were provided by the Secretary of the Space Materials & Components Evaluation Division in paper format and payload DCLs by the industry in a PDF file
- Proba missions had some DCLs archived in a digital specific database in PDF file.

All these differences in the way how the files are archived in ESA can make a global data collection or more specific consultation process very complex, tedious and inefficiently long.

In order to improve the current DMS of the use of EEE components in ESA, it could be very interesting to develop an integrated and harmonized database system containing all the information related to the EEE parts used in ESA space mission. This is probably an expensive and difficult solution as a lot of economic and manpower resources are needed to create, maintain and update an archiving system like this.

However, at the end it could have many benefits as all the information would be integrated in the same system so it would be much easier to manage and access it. In addition, this system could be under control and supervision of a Documentary Management section so the process and interfaces in order to find the information needed would be the same for all the space missions.

#### b) Not the same content fields in every DCL

Another of the weaknesses in the current DMS is related on how the information of the EEE components used in ESA space missions is collected. As explained in the Methodology (see

chapter 3.2), the Declared Component List is a document made by the contractor that contains the list and the characteristics of all EEE parts used in the satellite.

There are three types of DCLs that have been collected during this research:

- **Consolidated DCL per mission:** is a document that contains the list of all the EEE parts used in the overall spacecraft
- **Consolidated DCL per payload/platform:** it contains the list of all the EEE parts used in the payload or in the platform of the spacecraft
- **DCL per unit:** it contains the list of all the EEE parts used in a unit of the payload or platform in the spacecraft

Consolidated DCLs, both per mission and per payload or platform, have behind an effort of the prime contractor to compile all the DCLs received from the unit suppliers in one only document. These documents have been very useful for this research as they contain in a very integrated way the information of all the components needed. On the other side, when the effort of compiling all DCLs in one it is not done it is very difficult to get all the DCLs from each unit and to make sure there is no unit missing.

A suggestion that could help improve this point is to request systematically to every prime contractor, whenever it is possible, to make the effort of compiling all the DCLs received from all the supplier companies. This will be make much easier for ESA Managers to analyse these documents and to archive them in a more integrated and efficient way.

In addition, at this moment the DCLs provided by the contractor do not have always the same level of technical detail in the description of the EEE parts used in the space missions. It depends on how strict the components engineers in ESA are when they ask for this data and how the industry responds.

One solution to this problem could be to design a model of normalized DCL to be used in all ESA space missions and to make sure that the contractor always fills all the information required. Using this DCL model, the information collected by ESA about EEE components would be the same for all the missions and would not differ in some fields from one mission to the other like it is happening now.

Furthermore, the quantity of the EEE parts used in every unit is a field that needs special attention as apparently it is not (and definitively was not) a mandatory field today and it could be very interesting to agree in this DCL if it is necessary or not, and if that is case, what quantities are to be declared (i.e. quantities with attrition or not, quantities used on board only, etc.)

On a more positive side regarding the data archiving and retrieval, the best points observed during the data collection process in this research are the internal communication system in ESA and the positive response of the ESA engineers and managers involved in this process.

The main corporate internal communication tool used to communicate with ESA managers and engineers is Lotus Notes. This tool contains many applications that help communicate with and organize the contacts and the documents gathered during all the process. The applications

from Lotus Notes more used have been the Mail to communicate with the ESA managers and engineers, the ESA directory to search for the contacts details, and the Document Repository database to save and manage the documents collected during the research.

In addition, the good response and collaboration in general from all ESA and Industry managers and engineers involved in the data collection process has helped a lot in the process as they have been essential to find all the documents and the data requested.

## 5.2 Validation of the research results

Research validity can be broadly defined as the level of confidence that can be taken with regard to the truth of a particular research. Campbell distinguished among four types of validity, which can be explained in a concise manner by looking at the questions underlying the four types[37]:

- **Statistical conclusion validity:** is there a relationship between the two variables?
- **Internal validity:** given that there is a relationship, is it plausibly causal from one operational variable to another?
- **Construct validity:** given that the relationship is plausibly causal, what are the particular cause and effects constructs involved in the relationship?
- **External validity:** given that there is probably a causal relationship from construct A to construct B, how generalizable is this relationship across persons, settings and times?

This chapter will try to validate the results obtained in this research by answering these four types of validity adapted to the particularities of this research.

### 5.2.1 Statistical conclusion validity

According to[37], statistical conclusion validity refers to the appropriate use of statistics to infer whether the presumed independent and dependent variables covary.

As explained above in the Results (see chapter 4.2), the trends and patterns investigated in this research are not statistically significant due to the small number of samples explored, in this case 8 space missions, and the high dispersion and noise of the data.

The “coefficient of determination”,  $R^2$ , has been used to assess how well the statistical model, in this case the regression lines, explains and fits the data explored. This coefficient indicates the fraction of the total variance in the dependent variable that is explained by the model ([35]. In the simple linear regression, the coefficient of determination ranges from 0 to 1;  $R^2$  of 1 indicates that the regression line perfectly fits the data. The  $R^2$  observed in the exploration of this research moves from the 0,0002 to 0,6057 (see graphs in chapter 4.2).

The trends and patterns of this research are not statistically significant and they are used as hypotheses of what could be the trend of growth in the future of the use of AFMS technologies. The low statistical significance of the research results is also due to the small number of missions used to infer trends. The initial target was to explore and extract data from around 17 missions. However, due to the limited research time and after further omitting Immarsat 4 and the two launcher missions in the regressions to prevent even higher dispersion of the data, the final number of missions used in the trend analyses was reduced to 8 missions.

However, the results presented in this study can have practical significance as they can be used to support decisions in the policy management field, and more concretely in the selection and

decision processes of the technology programmes where new technology development activities are defined, proposed and eventually approved and implemented.

### 5.2.2 Internal validity

Internal validity is the validity of causal inferences in scientific studies, usually based on experiments as experimental validity. Applied to this research it is explained what is the confidence in the data collected and what are the assumptions and possible errors made during the research.

The main possible errors and mistakes done in this research can be focused in the Data collection process (see chapter 3.2) where the confidence in the data collected is discussed in the next points:

#### a) DCL collection

In this phase of the data collection process, there are some procedures used to obtain the documents that could cause some errors or gaps.

For example, there is no certainty that all the Declared Component Lists (DCLs) from a mission have been collected. As explained before (see chapter 5.1.3), there are consolidated DCLs that integrate all the DCLs of a mission, but in other it is necessary to collect the DCLs of all the units in a mission one by one.

The confidence in having reached completeness in collecting the data relied in:

- Cross-checking that the DCLs for all the mission units (as described in each mission's ESA intranet website) have been collected in as much as possible or available
- Ensuring with the relevant mission PA managers that those DCLs were indeed the last versions available

#### b) DCL exploration

When exploring and extracting the information from the Declared Component Lists, there are some errors and mistakes that can be done.

It can happen that while using the "AFMS search algorithm" (described in chapter 3.2.3) in the DCL some components that should be identified as AFMS in the DCL lists are not properly identified. This could happen because the characteristics of the component are not well specified in the DCL or because there has been a human error reading the document (the AFMS algorithm is applied by reading) or because the DCL was incomplete or contained some mistakes.

The confidence in the DCL data extraction completeness and accuracy was enhanced by several independent revisions (second readings and visual inspections) of anomalies (reading or writing mistakes, spotting erroneous information) in the Excel AFMS database (and the

resulting graphs) done by experts in the microelectronics section. In addition, some of the apparently incomplete or mistaken information was cross-checked against existing ASIC and FPGA databases[38]; [39] created and maintained by the Microelectronics section, independently from the DCL originators.

Based on the experience detecting missing or erroneous information during these independent reviews, and granting a reasonably high trust to the component experts who created and validated the DCLs, it is estimated that the number of components that could have been missed when extracting them from the DCLs and transferring them to our research excel AFMS database could be around 5% or 10%.

The field “quantity” in the DCLs is another parameter that needed special attention because it is information which is not mandatorily requested (by ESA) and therefore always included in the DCLs. In addition, and even if the quantity of the components was given in the DCL, sometimes in the DCLs there was no field description of the “quantity” information meant, which means that it is not possible to know what that quantity makes exactly reference to:

- the total quantity of parts procured for the development of the unit (prototypes and final flight units) or
- the quantity used per unit in one Flight Model (parts that are actually flying) or
- the actual quantities used plus the attrition (spares).

In most cases however it has been assumed, except in the cases that this information was otherwise explicitly stated in the DCL, that the quantities that appear in these documents make reference to the total quantities used per unit on-board the satellite.

In several cases (e.g. Bepicolombo, GOCE, Galileo IOV, Sentinel 2 and Proba V) the quantity information has been ascertained directly with ESA engineers who have been involved in the technical supervision of the developments of the units, and had access to architectural documents (or simply remembered) how many complex ICs were present in the unit in question.

### **c) Data completion**

During this phase it is important to remember that most of the information received to complete the database comes from engineers involved in the design or the procurement of the components and the units and systems where they are hosted. They know the information of the quantities used or the technical parameters using their memory or reaching to architectural design documents (when available) that sometimes contain the additional details needed.

Sometimes, the additional information was collected by phone calls or informal interviews which could lead to misunderstandings in collecting the data correctly. The use of a few internal databases maintained by the Microelectronics Section at ESA[38],[39] was very useful when trying to ascertain the nature and some of the missing technical characteristics of some of the complex ICs found in the DCLs.



### 5.2.3 Content validity

Content validity refers to the extent to which a measure represents the variable that wants to be measured. In this research it will be checked how the indicators used to measure and respond the research questions are suitable or not and in what extent the data collected is reliable.

The indicators chosen to explore the quantities and types of AFMS used in space mission can be checked from three different points of view, where the research scope was in some cases narrowed (for the types of ICs and its quantities) and in other widened (for the types of missions) in order to, among other things, maximize the overall research and content validity:

#### **a) Which quantities**

The quantity indicator chosen to be studied in this research is the total quantity per component used on-board the satellite.

However, the total quantity of complex IC procured per mission, including attrition and spares of all the initial prototypes and engineering models, was another interesting indicator to be explored as it gives information about the potential market volume of these components in the space sector and can be used to anticipate customer demand and, for example, achieve better agreements with the chip suppliers. This option was declined because of the difficulties to obtain this data. It would have consumed a lot of additional research and data mining time.

#### **b) Which complex IC types: ASIC, FPGA, Microprocessor and Std. ASIC**

As explained in the Methodology (see chapter 3.1.1), this research only includes ASIC, FPGA, Microprocessor and Std. ASIC with more than 40 pins in the package. This limit was defined to only include the most complex ICs and to delimitate and simplify the scope of the research. However, using this indicator of complex ICs, some relatively small analogue ASICs in particular (e.g. converters, drivers, etc.) and other small ICs that would also be interesting to be explored are omitted of the research.

Narrowing the focus to fewer IC types for the limited time of this research enhanced the reliability and quality of the data being retrieved and analysed, as a yet wider scope of ICs would have meant less time to confirm and cross-check the validity data being collected and processed.

#### **c) Which space missions (satellites and spacecraft to be investigated)**

The space missions included in this research were selected looking at some key characteristics like the launch date, lifetime or type of space programme in order to diversify and have a wide range of missions with different characteristics, covering as many mission types as possible.

This selection was done also anticipating some known problems to obtain the data for some missions in the initial and long mission list. For example, it was anticipated that the older the mission the more difficult could be to find complete and easy to process DCLs. Likewise, some of the missions seemed to be in a position to deliver more easily the necessary information,

because for example there was recent interaction between the mission team and some of the Microelectronic section experts where this research work has originated.

Alternatively, this selection could have been done using other more restrictive criteria and then the main results obtained in the research would have been possibly different and more dedicated to a group of missions, for example only Telecommunication satellites, or only to small low budget satellites.

In this case it was decided to cover a wide range of cases, to look at the global complex IC picture, and paying attention to those exceptional cases, depending on the IC type or parameter under scrutiny that would undermine the validity of the regressions or the trends being explored. This is why some data coming from Telecommunication and Launcher missions was carefully taken apart when evaluating the results, preserving and maximising the validity of the group data.

#### 5.2.4 External validity

External validity is the validity of generalized causal inferences in scientific studies. Applied to this research, it is checked if the results obtained from the missions included in this research can be generalized to any space missions in general.

As mentioned above, the sample of space missions selected to be included in this research is limited. From the 17 space missions chosen at the beginning of the research as top priority only 11 of them have been possible to be completed due to the complexity to obtain the data and the research time limitations.

In general, the results obtained in this research cannot be extrapolated to other space missions because each space mission is designed and built in a very specific context and have a lot of particularities.

However, the data collected of the use of AFMS for each mission is very valuable for further studies. Also, the current analysis of trends and patterns can be used with caution to provide background information and to support future decisions affecting technology roadmaps and work plans proposals taking into account the limitations and shortcomings of the present study. The results of this study and its conclusions can be improved by studying more missions and more IC parameters which were left incomplete due to lack of time in a future work.

## 6 FUTURE WORK

This research explores and gives results of the use of complex ICs in European space missions in the last years. However, some space missions and IC technical parameters initially planned to be studied in this research have been not included due to time limitations and the difficulties in the data collection process.

This chapter explains what IC technical parameters and space missions need to be completed and suggests new improvements for the research in order to raise the statistical and practical significance of the results and conclusions.

### 6.1 IC technical parameters

The integrated circuit technical parameters of the components used in space missions are collected and explored in order to give answer to the research questions defined in the Research objectives (see chapter 1.2). Some of these technical parameters could not be studied and in consequence not all the research questions have been answered in this report. Particularly, the research questions from 1.4 to 1.9 and the part of the research question 2 related with IC technical parameters are not completed.

These are the IC technical parameters not completed in this research:

- **FPGA type and product name**

The objective of studying these parameters is to answer the research questions 1.4 and 1.5 about the use of different types and families of FPGA, Microprocessors and Std. ASIC in space missions. Their results are not presented in this report as the Data completion phase (see chapter 3.2.4) was not finished because there was not enough time to look for all the standard names and classify them per type or family.

- **Feature size and Analogue & Mixed-signal/Digital**

The objective of studying these parameters is to answer the research questions 1.6 and 1.7 about the different complex IC technologies used in space missions. Their results are not presented in this report as the Data completion phase (see chapter 3.2.4) was not finished because there is a big complexity to find this technical information from the datasheets and other design documents of the component or ask to the engineers who designed it.

- **Pin count and design house country**

The objective of studying these parameters is to answer the research questions 1.8 and 1.9 about the AFMS technology complexity used in space missions and the country where they were designed or used. Their results are not presented in this report as the Data exploration (see chapter 3.3) was not completed due to lack of time and the complexity to explore their graphs (with more than 6 data series: 41 to 150 pins, ..., to more than 650).

In a future work, it will be need more time and efforts to finish collecting and exploring these IC technical parameters in order to meet all the objectives of this research but with the advantage that the Methodology to do it is already established.

This is a suggestion of a new IC parameter that could be included in this research:

- **Space or not space**

The objective of this IC parameter is to compare in the European space missions the use of components built and qualified specifically for space applications with the ones that are designed and manufactured for commercial use but which have also been used in space missions.

The range of complex ICs could also be expanded in future works, including some of the IC types excluded in this study (e.g. image sensors, memories, pin outs larger smaller than 40, distinguishing between different Microprocessors types such as Digital Signal Processors, 8 , 16 or 32 bit microprocessors). That would require a complete revision of the DCLs and a much longer research exercise.

## 6.2 Space missions

From the 17 space missions selected at the beginning of the research as top priority only 11 of them could be completed. The missions not included are in a different status of completeness as it is shown in the table above (more information in APPENDIX E: Data Collection Table):

Mission	Phase	Status (%)
<b>Ariane 5</b>	Complete	Complete (100%)
<b>Proba 1</b>	DCL collection	50%
<b>Artemis</b>	DCL collection	30%
<b>Envisat</b>	DCL collection	40%
<b>Rosetta</b>	Complete	Complete (100%)
<b>Venus Express</b>	Complete	Complete (100%)
<b>Immarsat 4</b>	Complete	Complete (100%)
<b>ATV</b>	Data Completion	50%
<b>GOCE</b>	Complete	Complete (100%)
<b>Herschel-Planck</b>	Data Completion	70%
<b>Proba 2</b>	Data Completion	70%
<b>Hylas</b>	Complete	Complete (100%)
<b>Galileo IOV</b>	Complete	Complete (100%)
<b>Vega</b>	Complete	Complete (100%)
<b>Proba V</b>	Complete	Complete (100%)
<b>Sentinel 2</b>	Complete	Complete (100%)
<b>Bepicolombo</b>	Complete	Complete (100%)
<b>TOTAL: 17</b>		<b>11 completed (100%)</b>

Table 10: Mission completeness status

Future work would aim to finish collecting and exploring the data of the missions selected that could not be completed this time. It is important to note that the Excel spread sheet has been designed in order to make easy the modification or addition of new data in the database. All Excel tables and graphs are immediately and automatically updated with the entry of new data, as well as, the graphs presented in the report.

Once the top priority space missions are completed (6 of 17 to be finished), the results of this research can be improved by collecting and exploring data of more ESA space missions taking into account the criteria defined in the Methodology (see chapter 3.1.3) include and have data from as many missions as possible in the research with the ultimate ideal objective to include all the space missions launched by ESA, at least until the existing records allow, and to keep on adding data as new missions appear.

### **6.3 General review phase**

To completely validate the confidence in the data, it is very important that after presenting this research in ESA and possibly to the European space community, a general review phase opens in order to collect the feedback and comments of the engineers and managers involved in the use of complex ICs in space missions. They could report errors and mistakes done during the research and help to fill the missing data and gaps of the Excel AFMS database, as well as, giving some suggestions of how this or other similar/continuation studies could be improved in the future.

## 7 CONCLUSIONS

The aim of this research is to quantify the number of ASICs, FPGAs, Microprocessors and Std. ASICs used in the last years in the European Space Agency missions in order to find trends and patterns of use, and relate those results to the current technology roadmap activities driven by the Microelectronics Section in ESA.

From the results of this research (see chapter 4) it is shown that the quantities used of AFMS in the space missions included in this research move in a range of 50 to 400 per mission, with the exception of Immarsat 4 that uses more than 1500. FPGAs are used in larger quantities than ASICs with a percentage of 50% to 30%, respectively, and seem there is a trend to continue growing. Microprocessors and Std. ASICs have a general percentage of use around 15% and 5%, respectively.

Comparing these results with the budget assigned in the ESA Microelectronic technology roadmaps to support activities in the development of complex IC technologies, it is possible to conclude that the ESA MTR activities do not match the current (and very likely future) use of complex ICs as they are investing most of its resources to develop ASIC, Microprocessor and Std. ASIC technologies instead of FPGA with a very limited 15% compared to its use in European space missions.

Based on these conclusions, this research makes some suggestions that could help the ESA MTR to better reflect the current use and the observed trends of complex IC Technologies: support the development of a new European FPGA technology, study better the use of US FPGA technology and rethink the efforts done to develop the Standard ASIC solution.

Apart from this general objective, at the beginning of the research was defined very ambitious and specific research objectives (see chapter 1.2) related to the study of the technical parameters of the complex ICs used in the European space missions. However, due to time limitations (5 months research) and the complexity of the data collection process (see chapter 3.2), it has been only possible to study 4 of the 10 IC technical parameters in 11 of the 17 space missions initially selected to be subject of study in this research.

For the validation of these results it is important to note that the trends and patterns presented in this research are not statistically significant because of the small number of space missions explored and the high dispersion and noise of the data. However, the results of this research can have practical significance as they are useful to ESA technology policy managers to have more information and visibility on the evolution of the use of complex ICs in European space missions. In addition, to validate the confidence in the data collected in this research it will be very important the feedback after presenting this report from ESA and Industry engineers and managers reporting errors and gaps of the data used in this research.

To conclude, this study remains open to further improvements by completing the missing data and especially by adding more European space missions and IC technical parameters to the research. This will lead to better and more comprehensive and reliable results in order to help ESA policy managers make more educated decisions of the development of complex IC technologies for space applications.

Hopefully, this research has been just a first step and it will be completed, continued and updated in the future.

## 8 REFERENCES

1. Fernandez-Leon, A., ASIC and FPGA technologies. 2012, ESA: ESTEC, Noordwijk.
2. Aycinena, P. Gary Meyers: FPGAs versus ASICs. 2009; Available from: <http://www.aycinena.com/index2/index3/meyers%20dvcon09%20panel.html>.
3. Edwards, C., ITAR injects delays into space projects. Engineering and Technology magazine, 2010.
4. Louis Baguena, M.C. Challenge for Advance Payloads: Next generation ASICs, FPGAs and advanced Conversion components needs. in European Space Components Conference. 2011. Noordwijk, ESTEC.
5. Fernandez-Leon, A., Microelectronics: ASIC and FPGA. 2012, European Space Agency: Noordwijk, The Netherlands.
6. Actel. Actel website. 2012; Available from: <http://www.actel.com/>.
7. Xilinx, Xilinx website. 2012; Available from: <http://www.xilinx.com/>
8. Fernandez-Leon, A. ASIC and FPGA use in ESA. 2012.
9. Fernandez-Leon, A. ASIC and FPGA for space applications. 2012. Noordwijk, The Netherlands.
10. Kilts, S. Difference Between ASIC and FPGA. 2010; Available from: <http://www.differencebetween.net/technology/difference-between-asic-and-fpga/>.
11. Herald, E. Why engineers going for FPGA rather than ASIC? 2006 [cited 2012; Available from: <http://www.eeherald.com/section/design-guide/dg100009.html>.
12. Kant, K., Microprocessors And Microcontrollers: Architecture Programming And System Design. 2007: Learning Pvt. Ltd.
13. Atmel;. Atmel website. 2012; Available from: <http://www.atmel.com/>.
14. Communication, E. ARTES 3-4 & 5. 2012 April 18; Available from: [http://www.esa.int/SPECIALS/Technology/SEMJA4WPXPF\\_0.html](http://www.esa.int/SPECIALS/Technology/SEMJA4WPXPF_0.html).
15. Communication, E. All about ESA. 2011.
16. Communication, E. ESA Funding. 2012 January 10; Available from: [http://www.esa.int/esaMI/About\\_ESA/SEMNQ4FVL2F\\_0.html](http://www.esa.int/esaMI/About_ESA/SEMNQ4FVL2F_0.html).
17. Communication, E. About the Basic Technology Research Programme (TRP). 2009 March 9; Available from: [http://www.esa.int/SPECIALS/Technology/SEMNU5WPXPF\\_0.html](http://www.esa.int/SPECIALS/Technology/SEMNU5WPXPF_0.html).
18. Section, T.H., European Space Agency Master Plan. 2011, Noordwijk, The Netherlands: European Space Agency.
19. Kostoff, R.N., Science and technology roadmaps. 2001.
20. Phaal, R., An Architectural framework for roadmapping: Towards visual strategy. 2009.
21. Phaal, R., Fast-start technology roadmapping. 2003.
22. Talbert, T., Space Technology Roadmaps: The Future Brought To You By NASA, in NASA. 2012.
23. LaBel, K.A. NASA Roadmap for Microelectronic Needs. 1999.
24. LaBel, K.A., et al. A roadmap for NASA's radiation effects research in emerging microelectronics and photonics. in Aerospace Conference Proceedings, 2000 IEEE. 2000.
25. Wilson, L., About the ITRS, in International Technology Roadmap for Semiconductors. 2011.
26. ESCC. What is ESCC. 2010; Available from: <https://spacecomponents.org/about>.
27. Castillo, J.J. Snowball sampling. 2009; Available from: <http://www.experiment-resources.com/snowball-sampling.html>.




28. Heckathorn, D.D., Respondent-Driven Sampling: A New Approach to the Study of Hidden Populations. 1997: University of California Press.
29. dissertation, L. Snowball sampling: An overview. 2010; Available from: <http://dissertation.laerd.com/articles/snowball-sampling-an-overview.php>.
30. Noy, C., Sampling Knowledge: The Hermeneutics of Snowball Sampling in Qualitative Research. *International Journal of Social Research Methodology* 2008: p. Vol. 11, Iss. 4.
31. Goodman, L.A., Snowball Sampling. *Annals of Mathematical Statistics*, 1961: p. 148-170.
32. Phillip I. Good, J.W.H., *Common Errors in Statistics (and How to Avoid Them)*. 2012: Wiley & Sons.
33. Kirk, R.E., Practical Significance: A Concept Whose Time Has Come. *Educational and Psychological Measurement*, 1996: p. 746-759.
34. Ellis, P.D., *The Essential Guide to Effect Sizes*. 2010: Cambridge.
35. Alan L. Porter, A.T.R., Thomas W. Mason, Frederick A. Rossini, Jerry Banks, Bradley J. Wiederholt, *Forecasting and Management Technology*. 1991, New York, Chichester, Brisbane, Toronto, Singapore: John Wiley & Sons.
36. Atmel. Atmel website. 2012; Available from: <http://www.atmel.com/>.
37. Cook, T.D. and D.T. Campbell, *Quasi-experimentation: design & analysis issues for field settings*. 1979, Boston: Houghton Mifflin.
38. section, E.M., ASCOT, ASIC database. 2011.
39. Microelectronics, E., Logbook, ASIC database. 2012.


## APPENDIX A: Graphs G1

### Ariane 5


#### IC Overview




#### Reused IC Designs



Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor




Rosetta


IC Overview




Reused IC Designs



Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor




# Venus Express


## IC Overview




## Reused IC Designs




Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor



IC Overview




Reused IC Designs






Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor




# Immarsat 4


## IC Overview




## Reused IC Designs




Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor




IC Overview




Reused IC Designs



Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor




# Galileo IOV


## IC Overview




## Reused IC Designs



Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor




# Vega

## IC Overview




## Reused IC Designs






Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor




Proba V


IC Overview




Reused IC Designs



Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor




# Sentinel 2


## IC Overview




## Reused IC Designs



Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)




IC Technology vendor




# Bepicolombo


## IC Overview




## Reused IC Designs



Programmable (FPGA) vs. Non-Programmable (ASIC + Microprocessor + Std. ASIC)



IC Technology vendor




## APPENDIX B: Graphs G2


### IC Overview

IC Overview vs. Launch date

Totals:




Percentages:






IC Overview vs. Lifetime

Totals:




Percentages:




IC Overview vs. Cost

Totals:




Percentages:




IC Overview vs. Mass


Totals:




Percentages:




IC Overview per Mission



IC Overview per Programme




IC Overview per Orbit




## Reused IC designs

Reused IC designs vs. Launch date

Totals:




Percentages:




Reused IC designs vs. Lifetime

Totals:




Percentages:






Reused IC designs vs. Cost

Totals:




Percentages:




Reused IC designs vs. Mass


Totals:




Percentages:




Reused IC designs per Mission



Average reused IC designs per Programme




Average reused IC designs per Programme




## Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC)

Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) vs. Launch date

*Totals:*




*Percentages:*




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) vs. Lifetime

Totals:




Percentages:




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) vs. Cost

Totals:




Percentages:






Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) vs. Mass


Totals:




Percentages:




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) per Mission



Average Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) per Programme




Average Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) per Orbit




## IC Technology vendor

IC Technology vendor vs. Launch date

Totals:




Percentages:




IC Technology vendor vs. Lifetime

Totals:




Percentages:




IC Technology vendor vs. Cost

Totals:




Percentages:




IC Technology vendor vs. Mass

Totals:




Percentages:







IC Technology vendor per Mission



Average IC Technology vendor per Programme




IC Technology vendor per Orbit




## APPENDIX C: Graphs G3

### IC Overview


#### IC Overview – Low Cost




#### IC Overview – High Cost




IC Overview – LEO Orbit




IC Overview – GEO Orbit




IC Overview – Interplanetary




IC Overview – Earth Observation




IC Overview – Launcher



IC Overview – Science




IC Overview – Telecommunication




## Reused IC designs

Reused IC designs – Low Cost




Reused IC designs – High Cost







Reused IC designs – LEO Orbit




Reused IC designs – GEO Orbit




Reused IC designs – Interplanetary




Reused IC designs – Earth Observation




Reused IC designs – Launcher



Reused IC designs – Science




Reused IC designs – Telecommunication




## Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC)


Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) – Low Cost




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) – High Cost




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) – LEO Orbit




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) – GEO Orbit




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) – Interplanetary




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) – Earth Observation




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) – Launcher



Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) – Science




Programmable (FPGA) / Non-programmable (ASIC + Microprocessor + Std. ASIC) – Telecommunication




## IC Technology vendor

IC Technology vendor – Low Cost




IC Technology vendor – High Cost







IC Technology vendor – LEO Orbit




IC Technology vendor – GEO Orbit




IC Technology vendor – Interplanetary




IC Technology vendor – Earth Observation




IC Technology vendor – Launcher



IC Technology vendor – Science



IC Technology vendor – Telecommunication



## APPENDIX D: Master Table

Mission characteristics

Space Programme	Mission name	Launch date	Lifetime (years)	Cost (M€)	Mass (Kg)	Volume (m3)	Orbit (Km)	Prime	Prime country
Launcher	<b>Ariane 5</b>	1997		8000	746000	1190	GEO	Ariane Space	France
Science	<b>Rosetta</b>	2004	12	1000	3000	12	Interplanetary	EADS Astrium	Germany
Science	<b>Venus Express</b>	2005	9	220	1240	4	Interplanetary	EADS Astrium	France
Earth Observation	<b>GOCE</b>	2009	1,7	350	1050	4	LEO	Thales Alenia Space	Italy
Telecommunication	<b>Immarsat 4</b>	2009	13	1200	5960	47	GEO	EADS Astrium	France
Telecommunication	<b>Hylas</b>	2010	15	120	2242	27	GEO	EADS Astrium	UK
Navigation	<b>Galileo IOV</b>	2011	12	1500	700	7,5	MEO	EADS Astrium	Germany
Technology	<b>Proba V</b>	2012	2,5	60	160	0,5	LEO	Qinetiq	Belgium
Launcher	<b>Vega</b>	2012		710	138000	212	LEO	ELV SpA	Italy
Earth Observation	<b>Sentinel 2</b>	2013	7	435	1200	14	LEO	EADS Astrium	Germany
Science	<b>Bepicolombo</b>	2014	7,5	970	1140	9	Interplanetary	EADS Astrium	Germany

IC parameters (IC Overview)

	IC Overview									
	Totals					Percentage				
Mission name	ASIC	FPGA	Microprocessor	Std. ASIC	Total	ASIC	FPGA	Microprocessor	Std. ASIC	Total
Ariane 5	19	47	34	0	<b>100</b>	19	47	34	0	<b>100</b>
Rosetta	46	107	11	13	<b>177</b>	26	60	6	7	<b>100</b>
Venus Express	47	66	0	18	<b>131</b>	36	50	0	14	<b>100</b>
GOCE	33	74	20	0	<b>127</b>	26	58	16	0	<b>100</b>
Immarsat 4	1563	81	16	10	<b>1670</b>	94	5	1	1	<b>100</b>
Hylas	37	72	4	2	<b>115</b>	32	63	3	2	<b>100</b>
Galileo IOV	273	48	49	11	<b>381</b>	72	13	13	3	<b>100</b>
Proba V	0	36	11	0	<b>47</b>	0	77	23	0	<b>100</b>
Vega	9	40	4	0	<b>53</b>	17	75	8	0	<b>100</b>
Sentinel 2	78	155	23	10	<b>266</b>	29	58	9	4	<b>100</b>
Bepicolombo	39	264	55	0	<b>358</b>	11	74	15	0	<b>100</b>

IC parameters (IC Reused designs and Programmable vs. Non-programmable)

Mission name	IC Reused Designs						Programmable vs. Non-programmable					
	Totals			Percentages			Totals			Percentages		
	IC Designs	Reused Designs	Total	IC Designs	Reused Designs	Total	Non-Programmable	Programmable	Total	Non-Programmable	Programmable	Total
Ariane 5	58	42	<b>100</b>	58	42	<b>100</b>	53	47	<b>100</b>	53	47	<b>100</b>
Rosetta	53	124	<b>177</b>	30	70	<b>100</b>	70	107	<b>177</b>	40	60	<b>100</b>
Venus Express	33	98	<b>131</b>	25	75	<b>100</b>	65	66	<b>131</b>	50	50	<b>100</b>
GOCE	25	102	<b>127</b>	20	80	<b>100</b>	53	74	<b>127</b>	42	58	<b>100</b>
Immarsat 4	31	1639	<b>1670</b>	2	98	<b>100</b>	1589	81	<b>1670</b>	95	5	<b>100</b>
Hylas	21	94	<b>115</b>	18	82	<b>100</b>	43	72	<b>115</b>	37	63	<b>100</b>
Galileo IOV	37	344	<b>381</b>	10	90	<b>100</b>	333	48	<b>381</b>	87	13	<b>100</b>
Proba V	13	34	<b>47</b>	28	72	<b>100</b>	11	36	<b>47</b>	23	77	<b>100</b>
Vega	22	31	<b>53</b>	42	58	<b>100</b>	13	40	<b>53</b>	25	75	<b>100</b>
Sentinel 2	30	236	<b>266</b>	11	89	<b>100</b>	111	155	<b>266</b>	42	58	<b>100</b>
Bepicolombo	48	310	<b>358</b>	13	87	<b>100</b>	94	264	<b>358</b>	26	74	<b>100</b>

IC parameters (Technology vendor country)

	Vendor Country															
	Total								Percentage							
Mission name	Austria	Belgium	Denmark	France	Sweden	UK	USA	Total	Austria	Belgium	Denmark	France	Sweden	UK	USA	Total
Ariane 5	0	0	0	14	0	4	82	<b>100</b>	0	0	0	14	0	4	82	<b>100</b>
Rosetta	0	0	0	46	10	4	117	<b>177</b>	0	0	0	26	6	2	66	<b>100</b>
Venus Express	0	0	16	27	8	2	78	<b>131</b>	0	0	12	21	6	2	60	<b>100</b>
GOCE	0	0	0	50	0	3	74	<b>127</b>	0	0	0	39	0	2	58	<b>100</b>
Immarsat 4	0	0	0	51	0	2	1011	<b>1064</b>	0	0	0	5	0	0	95	<b>100</b>
Hylas	0	0	0	0	0	34	81	<b>115</b>	0	0	0	0	0	30	70	<b>100</b>
Galileo IOV	4	0	139	179	0	0	59	<b>381</b>	1	0	36	47	0	0	15	<b>100</b>
Proba V	0	0	0	0	0	2	45	<b>47</b>	0	0	0	0	0	4	96	<b>100</b>
Vega	0	0	0	13	0	0	40	<b>53</b>	0	0	0	25	0	0	75	<b>100</b>
Sentinel 2	0	8	0	93	0	0	165	<b>266</b>	0	3	0	35	0	0	62	<b>100</b>
Bepicolombo	0	0	0	84	0	10	264	<b>358</b>	0	0	0	23	0	3	74	<b>100</b>

## APPENDIX E: Data Collection Table

Mission	Number contacts	Number documents	Type of DCL	Phase	Main Issues	Future Work	Status (%)
<b>Ariane 5</b>	5	3	Consolidated DCL	Complete	Contact the right person	Complete	Complete (100%)
<b>Proba 1</b>	6	10	Unit DCLs	DCL collection	Contact the industry	Collect the unit DCLs from each of the unit suppliers	50%
<b>Artemis</b>	7	32	Unit DCLs	DCL collection	High quantity of DCLs	Collect and explore all the DCLs	30%
<b>Envisat</b>	10	27	Unit DCLs	DCL collection	High quantity of DCLs	Collect and explore all the DCLs	40%
<b>Rosetta</b>	20	18	Unit DCLs	Complete	Collect unit DCLs	Complete	Complete (100%)
<b>Venus Express</b>	4	1	Consolidated DCL	Complete	No main difficulties	Complete	Complete (100%)
<b>Immarsat 4</b>	3	1	Consolidated DCL	Complete	Copy by hand the DCL from the industry	Complete	Complete (100%)
<b>ATV</b>	3	2	PL/PF DCLs	Data Completion	No quantities	No access to ATV database	50%
<b>GOCE</b>	3	14	Unit DCLs	Complete	Complete quantities	Complete	Complete (100%)
<b>Herschel-Planck</b>	10	2	Consolidated DCL	Data Completion	No quantities	Look for unit DCLs (with quantities)	70%
<b>Proba 2</b>	7	14	Consolidated DCL	Data Completion	No quantities	Look for unit DCLs (with quantities)	70%
<b>Hylas</b>	6	2	PL/PF DCLs	Complete	Contact the right person	Complete	Complete (100%)
<b>Galileo IOV</b>	9	5	Consolidated DCL	Complete	Complete quantities	Complete	Complete (100%)
<b>Vega</b>	9	1	Consolidated DCL	Complete	Explore the DCL (912 pages)	Complete	Complete (100%)
<b>Proba V</b>	7	18	Unit DCLs	Complete	Complete quantities from ESA engineers	Complete	Complete (100%)
<b>Sentinel 2</b>	14	4	PL/PF DCLs	Complete	Complete quantities from ESA engineers	Complete	Complete (100%)
<b>Bepicolombo</b>	7	2	Consolidated DCL	Complete	Complete data details	Complete	Complete (100%)
<b>TOTAL: 18</b>	<b>130</b>	<b>156</b>					<b>11 completed (100%)</b>