# Pulsewidth Modulations for the Comprehensive Capacitor Voltage Balance of $n$-Level Three-Leg Diode-Clamped Converters 

Sergio Busquets-Monge, Member, IEEE, Salvador Alepuz, Member, IEEE, Joan Rocabert, and Josep Bordonau, Member, IEEE


#### Abstract

In the previous literature, the introduction of the virtual-space-vector (VV) concept for the three-level, three-leg neutral-point-clamped converter has led to the definition of pulsewidth modulation (PWM) strategies, guaranteeing a dc-link capacitor voltage balance in every switching cycle under any type of load, with the only requirement being that the addition of the three phase currents equals zero. This paper presents the definition of the VVs for the general case of an $\boldsymbol{n}$-level converter, suggests guidelines for designing VV PWM strategies, and provides the expressions of the leg duty-ratio waveforms corresponding to this family of PWMs for an easy implementation. Modulations defined upon these vectors enable the use of diode-clamped topologies with passive front-ends. The performance of these converters operated with the proposed PWMs is compared to the performance of alternative designs through analysis, simulation, and experiments.


Index Terms-Capacitor voltage balance, diode-clamped, multilevel, pulsewidth modulation (PWM), virtual vector.

## I. Introduction

MULTILEVEL converters [1]-[4] have opened the door for advances in electric energy conversion technology. These converters present the advantages of a lower device voltage rating, lower harmonic distortion, and higher efficiency compared with conventional two-level converters.

These converters are typically considered for high-power applications [5]-[8], because they allow operating at higher dclink voltage levels with the currently available semiconductor technology. But they can also be interesting for medium- or even low-power/voltage applications, since they allow operating with lower voltage-rated devices, with potentially better performance/economical features [9], [10].

There are three basic multilevel converter topologies: diodeclamped, flying capacitor, and cascaded H -bridge with separate dc sources. Among these topologies, diode-clamped converters are especially interesting because of their simplicity; the multiple voltage levels are generated passively through a set of series-

[^0]connected capacitors (see Fig. 1). The simplest family member, the three-level converter, has been widely studied [11]-[15]. Conventional pulsewidth modulations (PWMs), based on the selection of the nearest three space vectors (NTV), cause an unbalance of the dc-link capacitor voltages, increasing the device voltage stress and generating a low-frequency output-voltage distortion [12]. In higher level diode-clamped converters, conventional modulation solutions also produce unbalances of capacitor voltages, and even lead to the collapse of some of these voltages under a wide range of operating conditions [16]-[20].

To overcome these limitations of diode-clamped topologies, some authors propose the addition of circuitry specifically designed to guarantee the balance [5], [21]-[23]. Other authors introduce a fourth leg [24], [25]. Finally, some authors use a back-to-back connection of multilevel converters to extend the operating range through which the balance can be guaranteed [26]-[28]. A majority of authors, though, have discarded the use of diode-clamped converters with more than three levels in favor of other topologies: flying capacitor, cascaded H -bridge with separate dc sources, and hybrid converter topologies.

The virtual-space-vector (VV) PWM presented in [15], a modulation for the three-level converter based on the definition of a set of VVs, is capable of maintaining the capacitor voltage balance in every switching cycle for any load (linear or nonlinear, balanced or unbalanced) and modulation index, provided that the addition of the output phase currents equals zero and these phase currents are approximately constant over each switching cycle. References [29] and [30] successfully extend this concept to the four-level converter, presenting a VV PWM guaranteeing the dc-link capacitor voltage balance.

The introduction of appropriate VVs for the three-level and four-level converters has proven beneficial, enabling the use of these converters without the need to add circuitry to maintain the balance of the dc-link capacitor voltages. This encourages exploring whether the VV concept can be extended to higher level multilevel converters. This paper concludes that it is possible, presents the definition of such vectors for the general case of an $n$-level converter, and presents the leg output-terminal duty-ratio expressions to easily implement the most interesting family of VV PWMs for an $n$-level three-leg diode-clamped converter. The performance of these converters operated with the proposed PWMs is compared with the performance of alternative designs through analysis, simulation, and experiments, from the point of view of component count, PWM algorithm computation time, dc-link capacitor voltage balance, harmonic


Fig. 1. Multilevel three-leg diode-clamped converters. (a) Functional diagram of an $n$-level converter. (b) Five-level converter topology.
distortion, and device switching losses. Experimental results are presented for a five-level three-leg diode-clamped converter.

## II. $n$-LEVEL VV PWM

In this section, a generalization of the PWM strategy proposed in [15] and [30] for the three- and four-level converters, respectively, is presented.

## A. VV Definition

In an $n$-level three-leg converter, $n^{3}$ switching states are available, designated as $x y z$, where $x, y$, and $z$ correspond to the dc-link points to which the leg output terminals $a, b$, and $c$ are connected, respectively. These switching states define $3 n^{2}-3 n+1$ vectors in the converter space vector diagram (VD) (see Fig. 2).

To maintain the balance of the $n-1$ capacitor voltages in every switching cycle, we must ensure that all the average intermediate currents $i_{2}, i_{3}, \ldots, i_{n-1}$ in every switching cycle equal to zero. In Fig. 2, currents $i_{2}, i_{3}, \ldots, i_{n-1}$ corresponding to each switching state are specified in brackets ( $\left[i_{2}, i_{3}, \ldots, i_{n-1}\right]$ ). Assuming that the addition of the three phase currents is equal to zero ( $i_{a}+i_{b}+i_{c}=0$ ) and the phase currents are approximately constant over each switching cycle, we can define a set of VVs as a linear combination of certain switching states (all the coefficients of the linear combination being equal and their sum equal to 1 ) such that their associated average $i_{2}$, average $i_{3}, \ldots$, and average $i_{n-1}$ are equal to zero.

In terms of the switching states involved, a virtual vector $\mathbf{V}$ can be expressed as

$$
\begin{equation*}
\mathbf{V}=\frac{1}{\mathrm{nss} \mathbf{V}} \cdot \sum_{i=1}^{\mathrm{nss} \mathbf{v}}\left(x_{i} y_{i} z_{i}\right) \tag{1}
\end{equation*}
$$

where nssv is the number of switching states $x y z$ that defines $\mathbf{V}$. The definition of some of these vectors is

$$
\begin{align*}
\mathbf{V}_{z}= & \frac{1}{n-2}[(222)+(333) \\
& +\cdots+((n-1)(n-1)(n-1))] \\
\mathbf{V}_{\alpha 1}= & (n 11) \\
\mathbf{V}_{\delta 1}= & (n n 1) \\
\mathbf{V}_{\alpha(n-1)}= & \frac{1}{n-1}[(211)+(322)+\cdots+(n(n-1)(n-1))] \\
\mathbf{V}_{\delta(n-1)}= & \frac{1}{n-1}[(221)+(332)+\cdots+(n n(n-1))] \\
\mathbf{V}_{\lambda(n-3), 0}= & \frac{1}{n}[(321)+(432)+\cdots+(n(n-1)(n-2)) \\
& +(211)+(n n(n-1))] \tag{2}
\end{align*}
$$

In general, the remaining VVs present redundancy, i.e., they can be obtained from more than one combination of switching states. The redundancy increases as the number of levels increases. Every available switching state, except for 111 and $n n n$, appears in at least the definition of one of these VVs. The complete definition of these VVs for the three- and four-level converters can be found in [15] and [30].

Fig. 3 shows the tip of these $n^{2}-2 n+3$ vectors in the first sextant of the VV diagram (VVD). The expression of these vectors in $\alpha, \beta$ coordinates is

$$
\begin{array}{rlrl}
\mathbf{V}_{z} & =(0,0)_{\alpha, \beta} \\
\mathbf{V}_{\alpha i} & =\left(\frac{2}{i \sqrt{3}}, 0\right)_{\alpha, \beta}, & 1 \leq i \leq n-1 \\
\mathbf{V}_{\delta i} & =\left(\frac{1}{i \sqrt{3}}, \frac{1}{i}\right)_{\alpha, \beta}, & 1 \leq i \leq n-1
\end{array}
$$



Fig. 2. First sextant of the normalized $n$-level, three-leg converter VD.


Fig. 3. First sextant of the normalized $n$-level, three-leg converter VVD.

$$
\begin{align*}
\mathbf{V}_{\lambda_{i, j}}= & \left(\frac{3+j}{(3+i+2 j) \cdot \sqrt{3}}, \frac{1+j}{3+i+2 j}\right)_{\alpha, \beta} \\
& 0 \leq i \leq n-3, \quad 0 \leq j \leq n-3-i \\
\mathbf{V}_{\lambda_{i, \bar{j}}}= & \left(\frac{3+2 j}{(3+i+2 j) \cdot \sqrt{3}}, \frac{1}{3+i+2 j}\right)_{\alpha, \beta} \\
& 0 \leq i \leq n-4, \quad 1 \leq j \leq n-3-i . \tag{3}
\end{align*}
$$

The location of the vector $\mathbf{V}_{\lambda}$ is defined by the intersections of lines $l_{1, j}$ with $l_{2, k}$ and lines $l_{j, 1}$ with $l_{k, 2}, \forall j, k$, where $l_{j, k}$ is the straight line joining the tip of the vectors $\mathbf{V}_{\alpha, j}$ and $\mathbf{V}_{\delta, k}$.

## B. VV Selection and Switching-State Duty-Ratio Computation

The desired three-phase output voltage is represented by a reference vector ( $\mathbf{V}_{\text {ref }}=m e^{i \theta}$ ), $m \in[0,1]$ for a linear modulation, which is obtained as a linear combination of VVs in each switching cycle

$$
\begin{array}{r}
\mathbf{V}_{\mathrm{ref}}=d_{\mathbf{V} z} \cdot \mathbf{V}_{z}+\sum_{i=1}^{n-1} d_{\mathbf{V} \alpha i} \cdot \mathbf{V}_{\alpha i}+\sum_{i=1}^{n-1} d_{\mathbf{V} \delta i} \cdot \mathbf{V}_{\delta i} \\
+\sum_{i=0}^{n-3} \sum_{j=0}^{n-3-i} d_{\mathbf{V} \lambda_{i, j}} \cdot \mathbf{V}_{\lambda_{i, j}}+\sum_{i=0}^{n-4} \sum_{j=1}^{n-3-i} d_{\mathbf{V} \lambda_{i, \bar{j}}} \cdot \mathbf{V}_{\lambda_{i, \bar{j}}} \\
0 \leq d_{\mathbf{V}} \leq 1 \quad \forall \mathbf{V} \quad \sum_{\mathbf{V}} d_{\mathbf{V}}=1 \tag{4}
\end{array}
$$

where $d_{\mathrm{V}}$ is the duty ratio of vector $\mathbf{V}$. Since VVs are employed, the modulation strategy will preserve the capacitor voltage balance.

As VVs are defined as a linear combination of switching states, $\mathbf{V}_{\text {ref }}$ is ultimately synthesized in each switching cycle by a sequence of switching states. The duty ratio of the switching state $x y z$ can be computed as

$$
\begin{equation*}
d_{x y z}=\sum_{\mathbf{V}} \frac{1}{\mathrm{nsss}_{\mathbf{V}}} \cdot d_{\mathbf{V}} \tag{5}
\end{equation*}
$$

where $\mathbf{V}$ is a virtual vector defined using xyz. A few simple examples of switching state duty-ratio computation are

$$
\begin{align*}
d_{222} & =d_{333}=\cdots=d_{(n-1)(n-1)(n-1)}=\left[\frac{1}{n-2}\right] \cdot d_{\mathbf{V} z} \\
d_{n 11} & =d_{\mathbf{V} \alpha 1} \\
d_{n n 1} & =d_{\mathbf{V} \delta 1} \tag{6}
\end{align*}
$$

Not all VVs need to be employed to approximate $\mathbf{V}_{\text {ref }}$ in each switching cycle, i.e., some of the VV duty ratios in (4) can be set to zero. A set of guidelines follow to perform the selection of VVs to approximate $\mathbf{V}_{\text {ref }}$ in each switching cycle.

1) Select the minimum number of VVs to approximate $\mathbf{V}_{\text {ref }}$ to reduce the number of switching transitions per switching cycle.
2) Choose VVs as close as possible to $\mathbf{V}_{\text {ref }}$ to minimize the output voltage harmonic distortion.


Fig. 4. Selected sequence of connection of leg output terminal $x(a, b$, or $c)$ to each of the dc-link points $(1,2, \ldots$, and $n)$.
3) Choose VVs whose associated switching states can be arranged to follow the sequence defined in Section IIC. This allows a simple modulation implementation by using prederived leg duty-ratio expressions in terms of the desired modulation index $(m)$ and output line angle $(\theta)$ similar to those presented in [15], [29], and [30] for the three- and four-level converters, and avoid performing any VVD-related computation online.
4) Choose VVs so that the final leg duty-ratio expressions are simple.

## C. Switching-States Sequence

Once the switching-state duty ratios have been determined, the sequence over time within a switching cycle of the application of the different switching states has to be decided. The chosen switching-states' order is such that each leg output terminal is connected to the dc-link points following the symmetrical sequence shown in Fig. 4. This can be achieved by simply ordering the switching states three-digit number in a descendingascending order if appropriate VVs have been selected in the preceding section.

As a consequence, the implementation of a VV PWM only requires the computation of duty ratios $d_{a 1}, d_{b 1}, d_{c 1}, d_{a 2}, d_{b 2}$, $d_{c 2}, \ldots, d_{a n}, d_{b n}, d_{c n}$ (where $d_{x y}$ is the duty ratio of the leg output-terminal- $x$ connection to the dc-link point $y$ ), as the addition of the appropriate switching-state duty ratios calculated in Section II-B. For example, in the first sextant, to obtain $d_{a 2}$

$$
\begin{equation*}
d_{a 2}=d_{222}+d_{221}+d_{211} \tag{7}
\end{equation*}
$$

## D. Leg Duty-Ratio Expressions and Modulation Implementation

The expressions of the leg duty ratios corresponding to the family of VV PWMs for an $n$-level three-leg diode-clamped converter are shown in (8). These simple equations have been obtained after an extensive analysis of the VV PWM strategies for the three- [15], four- [30] and five-level converters, and


Fig. 5. Leg $a$ duty-ratio pattern for an $n$-level three-leg converter ( $m=$ 0.75).
through an inductive reasoning process. Although the problem seems complex and rough, the equations obtained are simple and require low computational effort, as shown in (8), at the bottom of the page.

Actually, the average current through the inner dc-link points is zero in every switching cycle if the addition of phase currents equals zero, and these currents are approximately constant over the switching cycle, since

$$
\begin{array}{r}
i_{k}=d_{a k} \cdot i_{a}+d_{b k} \cdot i_{b}+d_{c k} \cdot i_{c}=d_{k} \cdot\left(i_{a}+i_{b}+i_{c}\right)=0 \\
k=2,3, \ldots, n-1 \tag{9}
\end{array}
$$

An interesting particular VV PWM can be defined with the addition of expressions (10). Fig. 5 depicts the leg $a$ duty ratios for $m=0.75$ and a line cycle of this particular VV PWM. Legs $b$ and $c$ duty ratios are the same but phase-shifted $\pm 120^{\circ}$, respectively. This particular VV PWM has two major advantages. First, since all inner dc-link point leg duty ratios are greater than zero, we have margin in every switching cycle to regulate all capacitor dc-link voltages using the control scheme presented


Fig. 6. VVD for the five-level three-leg converter.
in [31]. Additionally, the margin to regulate is balanced, since all inner dc-link point leg duty ratios have the same value. Second, another important advantage is the simplicity of the leg duty-ratio expressions

$$
\begin{align*}
d_{a i} & =d_{b i}=d_{c i}=\frac{1-d_{a 1}-d_{a n}}{n-2}=\frac{1-d_{b 1}-d_{b n}}{n-2} \\
& =\frac{1-d_{c 1}-d_{c n}}{n-2}, \quad i=2,3, \ldots, n-1 \tag{10}
\end{align*}
$$

The PWM defined by (8) and (10) corresponds to a particular VV selection. For example, Fig. 6 presents the VVD for a fivelevel converter. $\mathbf{V}_{\text {ref }}$ is approximated in every switching cycle by the three VVs defining the vertices of the triangle where it is located. The auxiliary virtual vectors $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{C}}, \mathrm{V}_{\mathrm{D}}$, and $V_{\mathrm{E}}$ are defined as a combination of certain VVs, as

$$
\begin{aligned}
\mathbf{V}_{\mathrm{A}}= & \frac{2}{5} \cdot \mathbf{V}_{\alpha 2}+\frac{3}{5} \cdot \mathbf{V}_{\alpha 3}=\frac{1}{5}[(533)+(311)+(544) \\
& +(422)+(211)]=\left(\frac{4}{5 \sqrt{3}}, 0\right)_{\alpha, \beta}
\end{aligned}
$$

$$
\begin{gather*}
0 \leq \theta<2 \pi / 3: \quad d_{a n}=m \cos (\theta-\pi / 6), \quad d_{b n}=m \cos (\theta-\pi / 2), \quad d_{c n}=0 \\
2 \pi / 3 \leq \theta<4 \pi / 3: \quad d_{a n}=0, \quad d_{b n}=m \cos (\theta-5 \pi / 6), \quad d_{c n}=m \cos (\theta-7 \pi / 6) \\
4 \pi / 3 \leq \theta<2 \pi: \quad d_{a n}=m \cos (\theta+\pi / 6), \quad d_{b n}=0, \quad d_{c n}=m \cos (\theta+\pi / 2) \\
-\pi / 3 \leq \theta<\pi / 3: \quad d_{a 1}=0, \quad d_{b 1}=m \cos (\theta+\pi / 6), \quad d_{c 1}=m \cos (\theta-\pi / 6) \\
\pi / 3 \leq \theta<\pi: \quad d_{a 1}=m \cos (\theta-5 \pi / 6), \quad d_{b 1}=0, \quad d_{c 1}=m \cos (\theta-\pi / 2) \\
\pi \leq \theta<5 \pi / 3: \quad d_{a 1}=m \cos (\theta-7 \pi / 6), \quad d_{b 1}=m \cos (\theta+\pi / 2), \quad d_{c 1}=0 . \\
d_{a i}=d_{b i}=d_{c i}, \quad i=2,3, \ldots, n-1 \\
\sum_{j=1}^{n} d_{a j}=1, \quad \sum_{j=1}^{n} d_{b j}=1, \quad \sum_{j=1}^{n} d_{c j}=1 . \tag{8}
\end{gather*}
$$



Fig. 7. Simulation results for $v_{\mathrm{C} 1}, v_{\mathrm{C} 2}, v_{\mathrm{C} 3}$, and $v_{\mathrm{C} 4}$ (five-level converter) under the following conditions: $V_{\mathrm{dc}}=120 \mathrm{~V}, m=0.75, C=155 \mu \mathrm{~F}$, switching frequency $f_{s}=5 \mathrm{kHz}$, and a linear and balanced load with per-phase impedance $Z_{\mathrm{L}}=33.5 \Omega \angle 8.5^{\circ}$ (series $R-L$ load). (a) Reference NTV PWM. (b) Proposed VV PWM.

$$
\begin{align*}
\mathbf{V}_{\mathrm{B}}= & \frac{2}{5} \cdot \mathbf{V}_{\delta 2}+\frac{3}{5} \cdot \mathbf{V}_{\delta 3}=\frac{1}{5}[(553)+(331)+(554) \\
& +(442)+(221)]=\left(\frac{2}{5 \sqrt{3}}, \frac{2}{5}\right)_{\alpha, \beta} \\
\mathbf{V}_{\mathrm{C}}= & \frac{3}{7} \cdot \mathbf{V}_{\lambda_{0,0}}+\frac{4}{7} \cdot \mathbf{V}_{\lambda 1,0}=\frac{1}{7}[(553)+(531)+(311) \\
& +(554)+(542)+(421)+(211)]=\left(\frac{6}{7 \sqrt{3}}, \frac{2}{7}\right)_{\alpha, \beta} \\
\mathbf{V}_{\mathrm{D}}= & \frac{3}{8} \cdot \mathbf{V}_{\lambda_{0,0}}+\frac{5}{8} \cdot \mathbf{V}_{\lambda_{0, \overline{1}}}=\frac{1}{8}[(553)+(531)+(311) \\
& +(554)+(542)+(521)+(411)+(211)]=\left(\frac{1}{\sqrt{3}}, \frac{2}{8}\right)_{\alpha, \beta} \\
\mathbf{V}_{\mathrm{E}}= & \frac{3}{8} \cdot \mathbf{V}_{\lambda_{0,0}}+\frac{5}{8} \cdot \mathbf{V}_{\lambda 0,1}=\frac{1}{8}[(553)+(531)+(311)+(554) \\
& +(552)+(541)+(421)+(211)]=\left(\frac{7}{8 \sqrt{3}}, \frac{3}{8}\right)_{\alpha, \beta} . \tag{11}
\end{align*}
$$

The expressions in (8) and (10) allow the direct calculation of $d_{a 1}, d_{b 1}, d_{c 1}, \ldots, d_{a n}, d_{b n}$, and $d_{c n}$ as a function of the reference vector coordinates, without the need for identifying the triangle in which it is located and then performing calculations (4)(7). This significantly simplifies the computations. That is, to implement a VV PWM for an $n$-level three-leg converter, the controller just needs to be programmed with the expressions in (8) and (10) and the sequence in Fig. 4. There is no need to perform any VVD computation online. The VVD analysis in Sections II-A and II-B is only presented to illustrate the problem and the process followed to obtain the final PWM strategy completely defined and implemented by (8) and (10), and Fig. 4.

The particular PWM defined by (8) and (10) presents $3 n-5$ pairs of switching transitions (one switch turns off and another turns on) per half switching cycle in all regions of the VVD. Other VV PWM solutions verifying (8) may present lower number of switching transitions and lower ac-side harmonic distortion (see examples in [29] for a four-level converter), but they are not considered here for the sake of simplicity.

## III. Simulation Results

In this section, the performance of a three-leg diode-clamped converter connected to a single dc bus through terminals 1 and $n$ (Fig. 1) and operated with the proposed VV PWM ((8) and (10)) is analyzed through simulation in MATLAB-Simulink and compared to other alternative design solutions. It is assumed that the dc bus is already available and that other systems might be connected to it. The dc bus can be generated, for instance, from the mains or other ac sources employing a simple diode rectifier. In inverting applications feeding the dc bus from a low-frequency ac source and already requiring a transformer (e.g., for galvanic isolation), this transformer can be designed to have $n-1$ secondaries connected to rectifiers to generate the different voltage levels and this, together with a proper NTV PWM strategy for the multilevel converter, is possibly the optimal design solution. However, these particular applications are not considered here for the sake of generality, and therefore, the introduction of such low-frequency transformers is discarded because they are typically bulky, expensive, and lossy components.

Fig. 7 shows the results of the dc-link capacitor voltage balance in a five-level converter. A particular NTV PWM is used as a reference for comparison. In this reference NTV PWM, the duty ratio assigned to each space vector (a vector is defined here as a combination of line-to-line voltages or an arrow in Fig. 2) is equally shared in every switching cycle by all associated switching states. That is, the reference vector is synthesized
in every switching cycle using the nearest three vectors in the space VD. Then, each voltage vector is generated by equally using all associated switching states. For instance, if in a given switching cycle we need to produce a particular vector for a time equal to $t^{*}$, and two switching states are possible (e.g., $n 22$ and $(n-1) 11)$, we will use $n 22$ during $t^{*} / 2$ and $(n-1) 11$ during $t^{*} / 2$ ). The only exception is for the zero vector where switching states nnn and 111 are not used. This particular NTV PWM strategy presents, at low modulation indexes, a higher number of switching transitions than other typical NTV PWM schemes presented in the literature, but it presents a lower output acside voltage total harmonic distortion (THD), as demonstrated in [32]. At high modulation indexes the number of switching transitions is reduced and it is comparable to typical particular NTV PWM strategies, while keeping an optimum output ac-side voltage THD. Over all the modulation index range, it presents a good capacitor voltage balance behavior compared to other particular open-loop NTV PWM strategies. In Fig. 7, both this reference NTV PWM and the proposed VV PWM are tested at an operating point outside the limits for a balanced and stable operation specified in [16]-[20]. While the use of the conventional NTV PWM leads to the collapse of some capacitor voltages, the proposed VV PWM maintains a balanced dc-link capacitor voltage operation. Additionally, the peak-to-peak value of the capacitor voltage ripple is inversely proportional to the switching (or carrier) frequency. Hence, for a given capacitor voltage ripple specification, the required capacitance can be reduced by increasing the switching frequency.

Let us compare the proposed $n$-level diode-clamped converter connected to a single dc bus and operated with a VV PWM (design A) to two alternative converter designs based on the same topology. The first alternative design (design B) consists of an $n$-level diode-clamped converter with regulated dc voltage sources replacing the dc-link capacitors and operated with the reference NTV PWM described earlier. The second alternative design (design C) corresponds to a two-level converter operated with a conventional space vector modulation using the two possible switching states available for the zero vector in every switching cycle.

## A. Component Count

From the point of view of component count, design C presents the minimum number of components, as it uses a simple twolevel converter. Design A presents fewer components than design $B$, since it does not require the addition of regulated dc voltage sources replacing the dc-link capacitors. These sources can be implemented with $n-1$ output-voltage-regulated dc power supplies drawing the energy from the dc bus or through the introduction of specific PWM balancing circuits [5], [21]-[23].

## B. Modulation Algorithm Computation Time

From the point of view of the computation time required by the modulation algorithm, designs A and C are clearly superior to design B. For instance, the computation of 10000 line cycles with $f_{s} / f_{\mathrm{o}}=100$ (where $f_{\mathrm{o}}$ is the output fundamental frequency), $m=0.75$, on a personal computer with an


Fig. 8. THD as a function of the modulation index $m$. Conditions: $f_{s} / f_{o}=$ 100 and harmonics considered up to $40 f_{s}$.

Intel Pentium D processor at $3 \mathrm{GHz}, 1 \mathrm{~GB}$ of RAM, and using MATLAB 7.2, takes 1.45 s for design C. The computation time for design A (see [30, algorithm in the Appendix]) is slightly higher ( 1.53 s for $n=3,1.61 \mathrm{~s}$ for $n=4$, and 1.66 s for $n=5$ ), and the computation time for design B (employing the algorithm presented in [33]) is significantly higher (7.44 s for $n=3,10.95 \mathrm{~s}$ for $n=4$, and 12.65 s for $n=5$ ).

## C. Total Harmonic Distortion

Fig. 8 shows the THD in the line-to-line output voltage of all three designs as a function of the modulation index. Design B is clearly superior to designs A and C, particularly as the number of levels $n$ increases. Design A is clearly superior to design $C$. The THD of designs A and B is the same for low modulation index values. In fact, the particular NTV PWM strategy selected for design B is equivalent to the proposed VV PWM for modulation indexes $m<1 /(n-1)$. As the modulation index increases, design A presents a progressively higher THD than design B and reaches the level of design C for $m=1$.

## D. Semiconductor Device Losses

A discussion follows regarding the comparison of semiconductor device losses in the main converter of all three designs. The comparison is made for the same dc-link voltage $V_{\mathrm{dc}}$, the same output power, sinusoidal and balanced three-phase currents, negligible ac-side current ripple, unity displacement factor, and the same carrier frequency $f_{s}$.

Assuming a similar value of the conduction voltage drop per rated voltage for all semiconductor devices, conduction losses should be similar in all three designs. The main differences in device losses will be due to the different switching pattern. For each converter leg, switching transitions occur in pairs: one switch turns off and the other switch turns on. To simplify the analysis, it is assumed that diodes are ideal (lossless) and the losses are concentrated either in the controlled device turning


Fig. 9. Voltage and current waveforms during switching transitions in the controlled devices concentrating the switching losses.
on or the device turning off, according to the pattern described in Fig. 9, where $v_{s}(t)$ and $i_{s}(t)$ are the voltage across the switch and the current through the switch, respectively. The absolute values of the voltage and current slopes during transitions are assumed to be constant and equal to $\pm s_{v}$ and $\pm s_{i}$, regardless of the value of $V_{s}$ and $I_{s}$. With these assumptions, the energy lost in a switching transition of an $n$-level converter leg is

$$
\begin{equation*}
E_{s}=\frac{V_{\mathrm{dc}}^{2} \cdot I_{s}}{2(n-1)^{2} s_{v}}+\frac{V_{\mathrm{dc}} \cdot I_{s}^{2}}{2(n-1) s_{i}} \tag{12}
\end{equation*}
$$

Let us additionally assume that $s_{v} / s_{i}=V_{\mathrm{dc}} / I_{\mathrm{pk}}$, where $I_{\mathrm{pk}}$ is the peak value of the phase current, i.e., the voltage and current transition times ( $T_{v}$ and $T_{i}$ ) are equal for $V_{s}=V_{\mathrm{dc}}$ and $I_{s}=I_{\mathrm{pk}}$. Fig. 10 shows the ratio of the switching losses in designs $\mathrm{A}\left(P_{s, \mathrm{~A}}\right)$ and $\mathrm{B}\left(P_{s, \mathrm{~B}}\right)$ with regard to the switching losses in design $\mathrm{C}\left(P_{s, \mathrm{C}}\right)$, for $n=3,4$, and 5 . It can be observed that both designs A and B produce lower switching losses than design C. Design B is clearly the optimum, particularly for high modulation indexes and the number of levels. This means that design B produces lower switching losses in the multilevel converter than design A. However, from the point of view of the whole design losses, for a fair comparison, the losses in the regulated dc voltage sources replacing the dc-link capacitors must be considered in design B , which will probably lead to a higher total loss than in design $A$, since these regulated dc voltage sources process most of the energy flowing in between the dc-link and the ac side.

Fig. 11 shows the ratio $P_{s, \mathrm{~A}} / P_{s, \mathrm{C}}$ as a function of the converter number of levels. This ratio depends on the total amount of switched voltage in design A (equal to $V_{\mathrm{dc}} \cdot(3 n-5) /(n-1)$ for $n \geq 3$ ) and the ratio $s_{v} / s_{i}$. As $n$ increases, $P_{s, \mathrm{~A}} / P_{s, \mathrm{C}}$ tends to settle at a given value because the addition of all switching losses in design A occurring within $T_{v}$ tends to zero, while the addition of all switching losses occurring within $T_{i}$ remains constant. This asymptotical value depends on the ratio $s_{v} / s_{i}$. As the ratio $s_{v} / s_{i}$ decreases, the proportion of the switching losses occurring during the current transitions decreases, and the asymptotical value of the ratio $P_{s, \mathrm{~A}} / P_{s, \mathrm{C}}$ also decreases.

Multilevel diode-clamped topologies present a problem of loss distribution unbalance among different devices [35]. Al-


Fig. 10. Ratio of the switching losses in designs $\mathrm{A}\left(P_{s, \mathrm{~A}}\right)$ and $\mathrm{B}\left(P_{s, \mathrm{~B}}\right)$ with regard to the switching losses in design $\mathrm{C}\left(P_{s, \mathrm{C}}\right)$, for $n=3,4$, and 5 .


Fig. 11. Ratio $P_{s, \mathrm{~A}} / P_{s, \mathrm{C}}$ as a function of the number of levels $n$.
though the use of the VV PWM does not solve this problem, it may help redistribute the losses at certain operating points [36]. The combination of the proposed VV PWM with the active diode-clamped topology [35] could be explored to improve the loss distribution performance.

## IV. Experimental Results

Experimental tests have been conducted to verify the performance observed in the simulation results of Fig. 7 for a five-level three-leg converter. A prototype built with 150-V MOSFETs has been used for this purpose. The converter is operated in inverter mode and open loop, with a dc power supply connected between dc-link points 1 and 5, and a three-phase series $R-L$ load connected to the ac side. The computation of 12 independent leg duty ratios [see (8) and (10)] is performed by the embedded PowerPC of dSpace DS1103. This information is sent to


Fig. 12. Experimental results for $v_{\mathrm{C} 1}, v_{\mathrm{C} 2}, v_{\mathrm{C} 3}, v_{\mathrm{C} 4}, v_{a b}, i_{a}, i_{b}$, and $i_{c}$ under the following conditions: $V_{\mathrm{dc}}=120 \mathrm{~V}, m=0.75, C=155 \mu \mathrm{~F}, f_{s}=5$ kHz , a linear and balanced load with per-phase impedance $Z_{\mathrm{L}}=33.5 \Omega \angle 8.5^{\circ}$ (series $R-L$ load), and a prototype using 150 V MOSFETs. (a) Reference NTV PWM. (b) Proposed VV PWM.


Fig. 13. Experimental results for $v_{\mathrm{C} 2}, v_{\mathrm{C} 3}, v_{\mathrm{C} 4}$, and $i_{a}$ under the following conditions: $V_{\mathrm{dc}}=120 \mathrm{~V}, C=155 \mu \mathrm{~F}, f_{s}=5 \mathrm{kHz}$, a nonlinear load consisting of a three-phase boost diode rectifier (with inductance $L$ per phase), a capacitor ( 2 mF ), and a resistor ( $33 \Omega$ ) connected across the rectifier dc side, and the same prototype in Fig. 12 operated with the proposed VV PWM. (a) $m=0.75, L=12.5 \mathrm{mH}$, balancing control off. (b) $m=0.75, L=2.5 \mathrm{mH}$, balancing control off. (c) $m=0.75, L=2.5 \mathrm{mH}$, balancing control on. (d) $m=0.95, L=2.5 \mathrm{mH}$, balancing control on.

TABLE I
Design Ranking

| Feature | Design A | Design B | Design C |
| :--- | :---: | :---: | :---: |
| Component count | 2 | 3 | 1 |
| PWM algorithm computation time | 2 | 3 | 1 |
| $T H D$ | 2 | 1 | 3 |
| Semiconductor device losses in the multilevel converter | 2 | 1 | 3 |

Key: 1-best, 2-middle, 3-worst.
an Altera EPF10K70 programmable logic device in charge of generating 24 switch control signals.
Fig. 12 shows that the NTV PWM used as a reference for comparison leads to the collapse of the middle capacitor voltages $v_{\mathrm{C} 2}$ and $v_{\mathrm{C} 3}$. The same would occur with any other NTV PWM at this operating point. On the other hand, with the proposed VV PWM all four capacitor voltages are fairly balanced in the absence of a closed-loop control.
The balancing properties of the proposed VV PWM have been therefore experimentally verified for linear loads at operating points beyond the limits specified in [16] and [17] for NTV PWMs, in the case of a three-level converter [15], four-level converter [30], and five-level converter (see Fig. 12). However, the proposed VV PWM strategy guarantees a capacitor voltage balance only if phase currents are approximately constant over a switching cycle. This assumption is not verified under certain operating conditions: load transients, transients under closed-loop phase-current control, certain nonlinear loads, and especially under high phase-current ripple. In general, if high phase-current time derivatives occur, the per-switching-cycle balancing effect of the proposed open-loop modulator is lost. In these cases, the addition of the balancing control proposed in [31] is essential to maintain the balance. In [34], this has already been verified for a three-level converter under a closedloop output current control. The multilevel dc-ac converter operates in inverter mode, injecting energy into the ac mains. The dedicated balancing control effort is minimal during a steadystate operation and transients.
Fig. 13 presents experimental results under a nonlinear load. Fig. 13(a) shows that the capacitor voltage unbalance is negligible under a small phase-current ripple. In Fig. 13(b), a significant capacitor voltage unbalance appears under a higher current ripple. The activation of the balancing control [31] in Fig. 13(c) allows recovering the capacitor voltage balance. Finally, Fig. 13(d) shows that a balanced operation is also possible under high modulation index values and high current ripple with the proposed VV PWM and the balancing control. The balancing control effort in Fig. 13(c) and (d) is small. The control introduces a variation in the duty ratios lower than 0.01 (i.e., $1 \%$ ). This control is also necessary in practice to guarantee the balance under unequal switching behavior, leakage currents, etc.

## V. CONCLUSION

The definition of VVs guaranteeing the capacitor voltage balance in every switching cycle, even under nonlinear loading conditions, can be extended to any multilevel diode-clamped converter. This paper has presented the definition of these vectors for an $n$-level three-leg diode-clamped converter and the
guidelines for designing practical VV PWMs. These guidelines take into consideration the number of switching transitions, the output voltage distortion, and the simplicity of the final implementation.
The leg duty-ratio expressions that allow a simple implementation of these PWMs have also been presented. These PWMs (patent pending) guarantee capacitor voltage balance even for high modulation indexes, enabling the use of multilevel diodeclamped converters with passive front-ends.

The performance of an $n$-level three-leg diode-clamped converter operated with a VV PWM (design A) has been compared with the performance of two alternative designs: an $n$-level three-leg diode-clamped converter replacing the dc-link capacitors with regulated dc voltage sources and operated with a conventional NTV PWM (design B), and a two-level converter operated with a conventional space vector modulation (design C). Table I presents their ranking in terms of different performance items.

Designs A and B offer a good alternative to design C because of their superior performance in terms of output voltage harmonic distortion and converter losses, as expected. In applications with no stringent filtering requirements, design A might be the best solution, since it will probably present a lower total component cost and higher overall efficiency than design B .

Therefore, VV PWMs lead to a competitive design solution that may allow, with the addition of other recent technical advances [37], [38], highly integrated and compact converter designs based on diode-clamped topologies.

## References

[1] J. Rodríguez, J. Lai, and F. Peng, "Multilevel inverters: A survey of topologies, controls and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
[2] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
[3] L. Delmas, T. A. Meynard, H. Foch, and G. Gateau, "Comparative study of multilevel topologies: NPC, multicell inverter and SMC with IGBT," in Proc. IEEE Ind. Electron. Soc. Conf., 2002, vol. 1, pp. 828833.
[4] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28-39, Jun. 2008.
[5] S. Yonetani, Y. Kondo, H. Akagi, and H. Fujita, "A $6.6-\mathrm{kV}$ transformerless STATCOM based on a five-level diode-clamped PWM converter: System design and experimentation of a $200-\mathrm{V} 10-\mathrm{kVA}$ laboratory model," IEEE Trans. Ind. Appl., vol. 44, no. 2, pp. 672-680, Mar./Apr. 2008.
[6] J. Wen and K. M. Smedley, "Synthesis of multilevel converters based on single- and/or three-phase converter building blocks," IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1247-1256, May 2008.
[7] M. M. Renge and H. M. Suryawanshi, "Five-level diode clamped inverter to eliminate common mode voltage and reduce $\mathrm{dv} / \mathrm{dt}$ in medium voltage
rating induction motor drives," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1598-1607, Jul. 2008.
[8] C. H. Ng, M. A. Parker, L. Ran, P. J. Tavner, J. R. Bumby, and E. Spooner, "A multilevel modular converter for a large, light weight wind turbine generator," IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1062-1074, May 2008.
[9] B. A. Welchko, M. B. de Rossiter Correa, and T. A. Lipo, "A three-level MOSFET inverter for low-power drives," IEEE Trans. Ind. Electron., vol. 51, no. 3, pp. 669-674, Jun. 2004.
[10] R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," IEEE Trans. Ind. Appl., vol. 41, no. 3, pp. 855-865, May/Jun. 2005.
[11] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518-523, Sep./Oct. 1981.
[12] N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three level neutral-point-clamped voltage source PWM inverters," IEEE Trans. Power Electron., vol. 15, no. 2, pp. 242-249, Mar. 2000.
[13] B. P. McGrath, D. G. Holmes, and T. Lipo, "Optimized space vector switching sequences for multilevel inverters," IEEE Trans. Power Electron., vol. 18, no. 6, pp. 1293-1301, Nov. 2003.
[14] J. Pou, D. Boroyevich, and R. Pindado, "New feedforward space-vector PWM method to obtain balanced ac output voltages in a three-level neutral-point-clamped converter," IEEE Trans. Power Electron., vol. 49, no. 5, pp. 1026-1034, Oct. 2002.
[15] S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM-A modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," IEEE Power Electron Lett., vol. 2, no. 1, pp. 11-15, Mar. 2004.
[16] J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in fourlevel diode-clamped converters with passive front ends," IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 190-196, Feb. 2005.
[17] M. Marchesoni and P. Tenca, "Theoretical and practical limits in multilevel MPC inverters with passive front ends," in Proc. Eur. Conf. Power Electron. Appl., 2001, pp. 1-12.
[18] M. Saeedifard, R. Iravani, and J. Pou, "Analysis and control of DC-capacitor-voltage-drift phenomenon of a passive front-end five-level converter," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 3255-3266, Dec. 2007.
[19] O. Bouhali, B. Francois, E. M. Berkouk, and C. Saudemont, "DC link capacitor voltage balancing in a three-phase diode clamped inverter controlled by a direct space vector of line-to-line voltages," IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1636-1648, Sep. 2007.
[20] S. A. Khajehoddin, A. Bakhshai, and P. K. Jain, "A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model," IEEE Trans. Power Electron., vol. 23, no. 5, pp. 2248-2259, Sep. 2008.
[21] R. Rojas, T. Ohnishi, and T. Suzuki, "PWM control method for a fourlevel inverter," Proc. Inst. Electr. Eng., Elect. Power Appl., vol. 142, pp. 390-396, 1995.
[22] C. Newton and M. Sumner, "Novel technique for maintaining balanced internal DC link voltages in diode-clamped five-level inverters," Proc. Inst. Electr. Eng., Elect. Power Appl., vol. 146, pp. 341-349, May 1999.
[23] N. Hatti, Y. Kondo, and H. Akagi, "Five-level diode-clamped PWM converters connected back-to-back for motor drives," IEEE Trans. Ind. Appl., vol. 44, no. 4, pp. 1268-1276, Jul./Aug. 2008.
[24] J. I. León, L. G. Franquelo, R. C. Portillo, and M. M. Prats, "DC-link capacitors voltage balancing in multilevel four-leg diode-clamped converters," in Proc. IEEE Ind. Electron. Soc. Conf., 2005, pp. 1-6.
[25] S. Ceballos, J. Pou, E. Robles, I. Gabiola, J. Zaragoza, J. L. Villate, and D. Boroyevich, "Three-level converter topologies with switch breakdown fault-tolerance capability," IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 982-995, Mar. 2008.
[26] M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: A practicable way to balance dc-link voltages," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 752-765, Aug. 2002.
[27] Z. Pan, F. Z. Peng, K. A. Cortine, V. R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," IEEE Trans. Ind. Appl., vol. 41, no. 6, pp. 16981706, Nov./Dec. 2005.
[28] Z. Pan and F. Z. Peng, "Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems," IEEE Trans. Power Electron., vol. 21, no. 1, pp. 211-218, Jan. 2006.
[29] S. Busquets-Monge, J. Bordonau, and J. Rocabert, "Extension of the nearest-three virtual-space-vector PWM to the four-level diode-clamped dc-ac converter," in Proc. IEEE Power Electron. Spec. Conf., 2007, pp. 1892-1898.
[30] S. Busquets-Monge, J. Bordonau, and J. Rocabert, "A virtual-vector pulsewidth modulation for the four-level diode-clamped dc-ac converter," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1964-1972, Jul. 2008.
[31] S. Busquets-Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1751-1758, Jul. 2008.
[32] B. P. McGrath, D. G. Holmes, and T. Lipo, "Optimized space vector switching sequences for multilevel inverters," IEEE Trans. Power Electron., vol. 18, no. 6, pp. 1293-1301, Nov. 2003.
[33] N. Celanovic and D. Boroyevich, "A fast space-vector modulation algorithm for multilevel three-phase converters," IEEE Trans. Ind. Appl., vol. 37, no. 2, pp. 637-641, Mar./Apr. 2001.
[34] S. Busquets-Monge, J. D. Ortega, J. Bordonau, J. Beristain, and J. Rocabert, "Closed-loop control of a three-phase neutral-point-clamped inverter using an optimized virtual-vector-based pulsewidth modulation," IEEE Trans. Ind. Electron., vol. 55, no. 5, pp. 2061-2071, May 2008.
[35] T. Bruckner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 855-868, Jun. 2005.
[36] S. Busquets-Monge, J. Bordonau, and J. A. Beristain, "Comparison of losses and thermal performance of a three-level three-phase neutral-pointclamped dc-ac converter under a conventional NTV and the NTV ${ }^{2}$ modulation strategies," in Proc. IEEE Ind. Electron. Soc. Conf., 2006, pp. 48194824.
[37] X. Yuan and I. Barbi, "Fundamentals of a new diode clamping multilevel inverter," IEEE Trans. Power Electron., vol. 15, no. 4, pp. 711-718, Jul. 2000.
[38] N. Rouger and J.-C. Crebier, "Toward generic fully integrated gate driver power supplies," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 21062114, Jul. 2008.


Sergio Busquets-Monge (S'99-M'01-S'04-M'06) was born in Barcelona, Spain. He received the degree in electrical engineering from the Technical University of Catalonia, Barcelona, in 1999, the M.S. degree in electrical engineering from Virginia Polytechnic Institute and State University, Blacksburg, in 2001, and the Ph.D. degree in electrical engineering from the Technical University of Catalonia in 2006.

From 2001 to 2002, he was with Crown Audio, Inc. He is currently an Associate Professor with the Technical University of Catalonia. His current research interests include multilevel conversion and converter integration.


Salvador Alepuz (S'99-A'03-M'04) was born in Barcelona, Spain, in 1967. He received the M.Sc. and Ph.D. degrees in electrical and electronic engineering from the Universitat Politècnica de Catalunya (UPC), Barcelona, in 1993 and 2004, respectively.

Since 1994, he has been an Associate Professor at Mataró School of Engineering, UPC. From 2006 to 2007, he was with the Departamento de Electrónica, Universidad Técnica Federico Santa María, Chile, where he was a Postdoctoral Researcher. His current research interests include multilevel conversion and ac power conversion applied to renewable energy systems.


Joan Rocabert was born in Barcelona, Spain. He received the degree in electrical engineering in 2003 from the Technical University of Catalonia, Barcelona, where he is currently working toward the Ph.D. degree in electrical engineering.

Since 2004, he has been a Researcher with the Department of Electronic Engineering, Technical University of Catalonia. His current research interests include power electronics applied to photovoltaic and wind energy systems.


Josep Bordonau (S'87-M'89) received the M.Sc. and Ph.D. degrees in electrical engineering with honors from the Technical University of Catalonia, Barcelona, Spain, in 1984 and 1990, respectively.

He has been a Lecturer and an Assistant Professor with the Electronics Engineering Department, Technical University of Catalonia, where he has been an Associate Professor since 1991. He has been active in more than 25 research projects with international companies and institutions. He has authored more than 60 journal and conference papers. His current research interests include multilevel conversion and ac power conversion applied to renewable energy systems and energy-management systems.


[^0]:    Manuscript received September 8, 2008; revised December 31, 2008. Current version published May 6, 2009. This work was supported by the Ministerio de Educación y Ciencia, Madrid, Spain, under Grant TEC2005-08042-C02. This paper is a revision of a paper presented at the 2008 Power Electronics Specialists Conference, Rhodes, Greece. Recommended for publication by Associate Editor J. R. Rodriguez.

    The authors are with the Department of Electronic Engineering, Technical University of Catalonia, Barcelona 08028, Spain (e-mail: sergio.busquets@ upc.edu; alepuz@eupmt.cat; rocabert@eel.upc.edu; josep.bordonau@upc.edu).

    Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

    Digital Object Identifier 10.1109/TPEL.2009.2016661

