

**OPTIMAL CHANNEL DIMENSIONS AND  
TEMPERATURE CHARACTERISTICS  
OF SI-FINFET TRANSISTOR**

**YOUSIF ATALLA YOUSIF**

**MASTER OF SCIENCE**

**UNIVERSITI MALAYSIA PAHANG**



### **SUPERVISOR'S DECLARATION**

I at this moment declare that I have checked this thesis and in my opinion, this thesis is adequate in terms of scope and quality for the award of the degree of Master of Science.

---

(Supervisor's Signature)

Full Name : DR. ABDUL NASIR ABD GHAFAR

Position : SENIOR LECTURER

Date :

---

(Co-supervisors Signature)

Full Name : Ts. DR. WAHEB ABDULJABBAR SHAIF ABDULLAH

Position : SENIOR LECTURER

Date :



## STUDENT'S DECLARATION

I hereby declare that the work in this thesis is based on my original work except for quotations and citations which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at Universiti Malaysia Pahang or any other institutions.

---

(Student's Signature)

Full Name : YOUSIF ATALLA YOUSIF

ID Number : MET 17008

Date :

**OPTIMAL CHANNEL DIMENSIONS AND TEMPERATURE  
CHARACTERISTICS OF SI-FINFET TRANSISTOR**

**YOUSIF ATALLA YOUSIF**

Thesis submitted in fulfilment of the requirements  
for the award of the degree of  
Master of Science

Faculty of Engineering Technology  
UNIVERSITI MALAYSIA PAHANG

SEPTEMBER 2019

## **ACKNOWLEDGMENTS**

In the name of God, the Merciful, praise be to God, and prayers and peace on our master our beloved Muhammad, the Messenger of Allah (May Allah bless him and grant him peace), and his noble companions, and those who followed for him. Thanks to God for his grace, these studies have been conducted successfully.

I want to express my appreciation and special thanks to my supervisor Dr. Abdul Nasir Abd. Ghafar, co-supervisor Ts. Dr. Waheb Abdul Jabbar Al-Areeqi and ex-supervisor Dr. Yasir Hashim for the support they have given me. I am grateful to the University of Malaysia (UMP) and the FTeK staff for their help during my research. Special thanks go to my family. Words cannot express my gratitude for the spirit of my father (may God have mercy on him) and to my mother for her affection and sacrifices made on my behalf. I appreciate the presence of my brother Methak and sisters, as well as my wife and children who have made sacrifices to help me reach my goal. I am grateful to all those who stood by me, including my friends who encouraged me to pursue my education objectives. I will never forget their support after God Almighty.

## **ABSTRAK**

Pelbagai jenis struktur baru Transistor Kesan Medan (FET) sedang giat dikaji disebabkan oleh teknologi Transistor Kesan Medan Semikonduktor Logam-Oksida (MOSFET) yang semakin mencapai tahap terhad. Salah satu daripada alternatif baru FETs ialah FinFET. Keupayaan model baru ini mampu menjadi sumber perkembangan kepada pelbagai lagi aplikasi yang lain, di mana ianya bergantung kepada sifat nano dimensi yang dimiliki. Perkembangan generasi chip melalui kelengkapan elektronik yang baharu serta berkuasa tinggi mampu dicapai sekiranya penemuan dalam kajian ini digunakan. Namun, rekacipta dan struktur nano-dimensi FET yang baharu masih dikelaskan sebagai kajian yang tulen serta memerlukan kajian dan pembangunan yang lebih mendalam serta pelbagai usaha inovasi, berpunca daripada beberapa halangan dalam bidang kajian sains MOSFET. Pengesan suhu berdasarkan transistor direka berdasarkan sifat perubahan suhu oleh hubungan arus dan voltan dalam transistor FinFET. Kajian ini akan memfokuskan kepada menstrukturkan dimensi saluran untuk Si-FinFet bagi menghasilkan keputusan yang terbaik berdasarkan kepada sifat elektrik dan suhu. Ini akan melibatkan kajian terhadap sifat suhu (kepekaan dan kestabilan) Si-FinFet berdasarkan kepada dimensi saluran (panjang (L), lebar (W)), ketebalan oksida ( $T_{ox}$ ) dan voltan operasi ( $V_{DD}$ ). Kajian ini akan memfokuskan kepada simulasi dan analisis kesan voltan operasi Si-FinFET terhadap sifat elektrik sebagai faktor pengehad, iaitu voltan ambang ( $V_T$ ), penukaran sub minimum (SS), dan Terowong Aruhan Penurunan Halangan (DIBL). Simulasi transistor jenis kesan medan multi-gate (MUGFET) digunakan untuk menyiasat sifat suhu dan elektrik FinFET. Hubungan antara arus-voltan dengan kepelbagaiannya suhu ( $T=250, 275, 300, 325, 350, 375$  and  $400$  K) and panjang pintu ( $L_g=25, 45, 65, 85$  and  $105$  nm), lebar pintu ( $W_g = 5, 10, 20, 40$  and  $80$  nm) and penebalan oksida ( $T_{ox} 1, 2, 3, 4$  and  $5$  nm) disimulasikan. Sambungan Semikonduktor Logam-Oksida untuk mengukur sensitiviti suhu FinFET juga diambil kira. Berdasarkan kajian, panjang saluran terbaik FinFET ialah  $65$  nm, dalam operasi voltan  $V_{DD}$  antara of  $0\text{--}5$  V. Selain itu, sensitiviti suhu FinFET meningkat secara lansung dengan peningkatan lebar saluran antara  $5\text{--}80$  nm and peningkatan arus ( $\Delta I$ ) terbaik mengikut suhu boleh dicapai dengan meningkatkan ketebalan oksida kepada  $5$  nm and ianya kekal stabil selepas itu walaupun ketebalan oksida terus meningkat. Kesimpulannya, nilai terbaik untuk  $W_g$  ialah  $5, 10, 20$  nm and ianya konsisten serta boleh di anggap sebagai nilai optimum and nilai terbaik untuk  $Tox$  ialah  $1$  nm.

## ABSTRACT

As metal oxide semiconductor field effect transistor (MOSFET) technology approaches its downscaling limits, many novel structures of FET have been explored extensively. One of the relatively new types of FET is FinFET. The performance of electronic devices, which may correspond to a wide array of recent applications, likely depend on the nano-dimensional characteristics of such devices. The chip generation of these powerful electronic devices with ultra-small transistors may increase in reliability when new findings from future research are consolidated. However, nano-dimensional FET designs and structures are still considered as novel technologies, thereby necessitating further study and improvement. Further innovations are needed despite the limitations in MOSFET science. Transistor-based temperature sensors are designed based on the temperature characteristics of current-voltage curves of FinFET transistors. This study aims to design channel dimensions of Si-FinFET for best performance based on electrical and temperature characteristics. The study investigates the temperature characteristics (sensitivity and stability) of Si-FinFET based on optimal channel dimensions, such as length ( $L$ ), width ( $W$ )), oxide thickness ( $Tox$ ) and operating voltage ( $V_{DD}$ ). This study focuses on simulating and analysing the effects of the operating temperature of Si-FinFET on its electrical characteristics as limitation factors, namely, threshold voltage ( $V_T$ ), subthreshold swing (SS), and drain-induced barrier lowering (DIBL). A multi-gate field effect transistor (MuGFET) simulation tool is used to investigate the temperature and electrical characteristics of FinFET. Current-voltage characteristics with different temperatures ( $T = 250, 275, 300, 325, 350, 375$  and  $400$  K) and gate length ( $L_g = 25, 45, 65, 85$  and  $105$  nm), gate width ( $W_g = 5, 10, 20, 40$  and  $80$  nm) and oxide thickness ( $Tox = 1, 2, 3, 4$  and  $5$  nm) are initially simulated. Then, the metal oxide semiconductor diode mode connection to measure FinFET temperature sensitivity is considered. Thus, the perfect channel length for the FinFET under the conditions considered in this thesis is  $65$  nm to obtain acceptable temperature sensitivity at the operating voltage range of  $0\text{--}5$  V. Furthermore, temperature sensitivity of the FinFET increased with channel width at the range of  $5\text{--}80$  nm. The best increments for the current ( $\Delta I$ ) in relation to temperature can be achieved by increasing  $Tox$  to  $5$  nm, beyond which the values become stable regardless of the thickness. We can infer that the optimal  $W_g$  values are  $5, 10$  and  $20$  nm, which are consistent and may be considered as perfect values. The best  $Tox$  in this study is  $1$  nm.

## TABLE OF CONTENTS

### **DECLARATION**

### **TITLE PAGE**

<b>ACKNOWLEDGMENTS</b>	<b>ii</b>
------------------------	-----------

<b>ABSTRAK</b>	<b>iii</b>
----------------	------------

<b>ABSTRACT</b>	<b>iv</b>
-----------------	-----------

<b>TABLE OF CONTENTS</b>	<b>v</b>
--------------------------	----------

<b>LIST OF TABLES</b>	<b>viii</b>
-----------------------	-------------

<b>LIST OF FIGURES</b>	<b>ix</b>
------------------------	-----------

<b>LIST OF SYMBOLS</b>	<b>xi</b>
------------------------	-----------

<b>LIST OF ABBREVIATIONS</b>	<b>xii</b>
------------------------------	------------

<b>CHAPTER 1 INTRODUCTION</b>	<b>1</b>
-------------------------------	----------

1.1    Research Background	1
----------------------------	---

1.2    Fin Field Effect Transistor	2
------------------------------------	---

1.3    Problem Statement	4
--------------------------	---

1.4    Objectives	6
-------------------	---

1.5    Scope of the Study	6
---------------------------	---

1.6    Thesis Layout	6
----------------------	---

<b>CHAPTER 2 LITERATURE REVIEW</b>	<b>8</b>
------------------------------------	----------

2.1    General Overview	8
-------------------------	---

2.2    Minimisation of MOSFET	8
-------------------------------	---

2.3    Double-gate MOSFET	9
---------------------------	---

2.4	Planar CMOS versus FinFET	12
2.5	FinFET Device	13
2.6	FinFET Structure Benefits	13
2.7	FinFET Fabrication	13
2.8	FinFET Electrical Characteristics	15
2.8.1	Characteristics of FinFET	15
2.8.2	Short-channel Effects	16
2.8.3	Drain Current of FinFET	17
2.8.4	FinFET Subthreshold Operation	18
2.9	Effects of FinFET Dimensions	20
2.10	FinFET Temperature Characteristics	22
2.11	Related Works	24
2.12	Summary	27
<b>CHAPTER 3 METHODOLOGY</b>		<b>28</b>
3.1	Introduction	28
3.2	General Methodology	28
3.3	Description of FinFET Characteristics	30
3.3.1	Threshold Voltage	30
3.3.2	Drain-induced Barrier Lowering	31
3.3.3	Thermal Characteristics of FinFET	31
3.4	Simulation Model	32
3.4.1	Simulation Environment	32
3.4.2	Simulation Design	33
3.5	Selection of Channel Dimensions	35
3.5.1	Channel Length	35

3.5.2	Channel Width	36
3.5.3	Oxide Thickness	36
3.5.4	I–V Characteristics	37
3.6	Summary	38
<b>CHAPTER 4 RESULTS AND DISCUSSION</b>		<b>39</b>
4.1	Introduction	39
4.2	Effects of Channel Length on Si-FinFET Characteristics	39
4.2.1	Temperature Characteristics	39
4.2.2	Electrical Characteristics	43
4.3	Effects of Channel Width on Si-FinFET Characteristics	47
4.3.1	Temperature Characteristics	47
4.3.2	Electrical Characteristics	51
4.4	Effects of Channel Oxide Thickness on Si-FinFET Characteristics	55
4.4.1	Temperature Characteristics	55
4.4.2	Electrical Characteristics	59
4.5	Summary	62
<b>CHAPTER 5 CONCLUSION</b>		<b>64</b>
5.1	Introduction	64
5.2	Conclusion	64
5.3	Significance of the study	65
5.4	Directions for Future Research	65
<b>REFERENCES</b>		<b>67</b>
<b>APPENDIX A</b>		<b>73</b>
<b>LIST OF PUBLICATIONS</b>		<b>97</b>

## **LIST OF TABLES**

Table 2.1	Advantages of FinFET.	16
Table 3.1	Simulation Parameters	34
Table 4.1	Comparison with other research works	63

## LIST OF FIGURES

Figure 1.1 FinFET fabrication process: (a) etching of fins into SOI, (b) thermal oxidisation of side walls, (c) deposition of polysilicon and (d) etching of gate electrode	3
Figure 1.2 FinFET device	4
Figure 2.1 DG-FET structure	9
Figure 2.2 Schematic of n-channel DGF	10
Figure 2.3 Symmetric DGFET energy band diagram (a) $V_g = 0V$ , (b) $V_g = V_T$	10
Figure 2.4 Fin-FET structure	11
Figure 2.5 Fin-FET with double gate	12
Figure 2.6 Conventional bulk FinFET process flow	15
Figure 3.1 Methodology flowchart of research	29
Figure 3.2 FinFET structure	30
Figure 3.3 Homepage of FinFET simulation tool	33
Figure 3.4 Homepage of MuGFET simulation tool	34
Figure 3.5 Environment of FinFET on MuGFET simulation tool homepage	35
Figure 3.6 Selection of channel length	36
Figure 3.7 Selection of channel width and oxide thickness	37
Figure 3.8 Selection of electrical characteristics from ‘simulate’ option	37
Figure 3.9 Selection of electrical characteristic type	38
Figure 3.10 Description of how to extract and draw electrical properties with changing length (20–100 nm) in FinFET and nanowire	38
Figure 4.1 $\Delta I$ - $V_{DD}$ characteristics of FinFET ( $L_g = 25$ nm)	40
Figure 4.2 $\Delta I$ - $V_{DD}$ characteristics of FinFET ( $L_g = 45$ nm)	40
Figure 4.3 $\Delta I$ - $V_{DD}$ characteristics of FinFET ( $L_g = 65$ nm)	41
Figure 4.4 $\Delta I$ - $V_{DD}$ characteristics of FinFET ( $L_g = 85$ nm)	41
Figure 4.5 $\Delta I$ - $V_{DD}$ characteristics of FinFET ( $L_g = 105$ nm)	42
Figure 4.6 Optimised operating voltage ( $V_{DD}$ ) with different channel lengths based on best temperature sensitivity	42
Figure 4.7 $V_T$ , SS and DIBL at $L_g = 25$ nm	43
Figure 4.8 $V_T$ , SS and DIBL at $L_g = 45$ nm	44
Figure 4.9 $V_T$ , SS and DIBL at $L_g = 65$ nm	45
Figure 4.10 $V_T$ , SS and DIBL at $L_g = 85$ nm	45
Figure 4.11 $V_T$ , SS and DIBL at $L_g = 105$ nm	46
Figure 4.12 $V_T$ , SS and DIBL characteristics ( $L_g$ )	47

Figure 4.13	$\Delta I - V_{DD}$ characteristics of FinFET ( $W_g = 5$ nm)	48
Figure 4.14	$\Delta I - V_{DD}$ characteristics of FinFET ( $W_g = 10$ nm)	48
Figure 4.15	$\Delta I - V_{DD}$ characteristics of FinFET ( $W_g = 20$ nm)	49
Figure 4.16	$\Delta I - V_{DD}$ characteristics of FinFET ( $W_g = 40$ nm)	49
Figure 4.17	$\Delta I - V_{DD}$ characteristics of FinFET ( $W_g = 80$ nm)	50
Figure 4.18	Optimised operating voltage ( $V_{DD}$ ) with different channel widths based on best temperature sensitivity	50
Figure 4.19	$V_T$ , SS and DIBL at $W_g = 5$ nm	51
Figure 4.20	$V_T$ , SS and DIBL at $W_g = 10$ nm	52
Figure 4.21	$V_T$ , SS and DIBL at $W_g = 20$ nm	53
Figure 4.22	$V_T$ , SS and DIBL at $W_g = 40$ nm	53
Figure 4.23	$V_T$ , SS and DIBL at $W_g = 80$ nm	54
Figure 4.24	$V_T$ , SS and DIBL characteristics ( $W_g$ )	54
Figure 4.25	$\Delta I - V_{DD}$ characteristics of FinFET ( $Tox = 1$ nm)	56
Figure 4.26	$\Delta I - V_{DD}$ characteristics of FinFET ( $Tox = 2$ nm)	56
Figure 4.27	$\Delta I - V_{DD}$ characteristics of FinFET ( $Tox = 3$ nm)	57
Figure 4.28	$\Delta I - V_{DD}$ characteristics of FinFET ( $Tox = 4$ nm)	57
Figure 4.29	$\Delta I - V_{DD}$ characteristics of FinFET ( $Tox = 5$ nm)	58
Figure 4.30	Optimised operating voltage ( $V_{DD}$ ) with different oxide thickness based on best temperature sensitivity	58
Figure 4.31	$V_T$ , SS and DIBL at $Tox = 1$ nm	59
Figure 4.32	$V_T$ , SS and DIBL at $Tox = 2$ nm	60
Figure 4.33	$V_T$ , SS and DIBL at $Tox = 3$ nm	60
Figure 4.34	$V_T$ , SS and DIBL at $Tox = 4$ nm	61
Figure 4.35	$V_T$ , SS and DIBL at $Tox = 5$ nm	61
Figure 4.36	$V_T$ , SS and DIBL characteristics ( $Tox$ )	62

## LIST OF SYMBOLS

I	Current
$I_{ds}$	Drain to source current
$L_g$	Length of channel
$W_g$	Width of channel
$T_{ox}$	Oxide thickness
V	Voltage
$V_{DD}$	Drain DC voltage source
$V_{gs}$	Gate-to-source voltage
T	Temperature
$I_d$	Drain current
$V_g$	Gate voltage
$V_D$	Drain voltage
IG	Independent gate

## LIST OF ABBREVIATIONS

$\Delta L$	Channel is effectively reduced in length
$\Delta I$	Change of current
3D	Three dimensional
CMOS	Complementary metal-oxide semiconductor
CNT	Carbon nanotube transistor
DG-CMOS	Double-gate complementary metal-oxide semiconductor
DG-FET	Double-gate field-effect transistor
DIBL	Drain-induced barrier lowering
FinFET	Fin-shaped field-effect transistor
ITRS	International technology roadmap for semiconductors
MOSFET	Metal-oxide-field-effect transistor
SBPWM	Simple boost pulse width modulation
SCEs	Short-channel effects
SiNWT	Silicon nanowire field-effect transistor
SOI	Silicon on insulator
SS	Subthreshold swing
SWCNTs	Single-walled semiconducting carbon nanotubes
$V_T$	Threshold voltage

## REFERENCES

- Arulvani, M., & Ismail, M. M. (2018). Low power FinFET content addressable memory design for 5G communication networks. *Computers & Electrical Engineering*.
- Assaderaghi, F., Chen, J., Solomon, R., Chian, T.-Y., Ko, P. K., & Hu, C. (1991). Transient behavior of subthreshold characteristics of fully depleted SOI MOSFETs. *IEEE Electron Device Letters*, 12(10), 518–520.
- Baravelli, E., Jurczak, M., Speciale, N., De Meyer, K., & Dixit, A. (2008). Impact of LER and random dopant fluctuations on FinFET matching performance. *IEEE Transactions on Nanotechnology*, 7(3), 291–298.
- Bescond, M., Nehari, K., Autran, J. L., Cavassilas, N., Munteanu, D., & Lannoo, M. (2004). 3D quantum modeling and simulation of multiple-gate nanowire MOSFETs. In *Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International* (pp. 617–620). IEEE.
- Buddharaju, K. D., Singh, N., Rustagi, S. C., Teo, S. H. G., Wong, L. Y., Tang, L. J., ... Kwong, D. L. (2007). Gate-all-around Si-nanowire CMOS inverter logic fabricated using top-down approach. In *Solid State Device Research Conference, 2007. ESSDERC 2007. 37th European* (pp. 303–306). IEEE.
- Celle, C., Carella, A., Mariolle, D., Chevalier, N., Rouvière, E., & Simonato, J.-P. (2010). Highly end-doped silicon nanowires for field-effect transistors on flexible substrates. *Nanoscale*, 2(5), 677–680.
- Chatterjee, S., & Chattopadhyay, S. (2018). Fraction of Insertion of the Channel Fin as Performance Booster in Strain-Engineered p-FinFET Devices With Insulator-on-Silicon Substrate. *IEEE Transactions on Electron Devices*, 65(2), 411–418.
- Chaudhry, A., & Kumar, M. J. (2004). Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review. *IEEE Transactions on Device and Materials Reliability*, 4(1), 99–109.
- Chen, D., & Jha, N. K. (2011). Introduction to Nanotechnology. In *Nanoelectronic Circuit Design* (pp. 1–22). Springer.
- Cheng, A., Chen, S., Zeng, H., Ding, D., & Chen, R. (2018). Transient Analysis for Electrothermal Properties in Nanoscale Transistors. *IEEE Transactions on Electron Devices*, 65(9), 3930–3935.
- Cheng, M.-C., Smith, J. A., Jia, W., & Coleman, R. (2014). An effective thermal model for FinFET structure. *IEEE Transactions on Electron Devices*, 61(1), 202–206.
- Cheng, M.-C., Yu, F., Jun, L., Shen, M., & Ahmadi, G. (2004). Steady-state and dynamic thermal models for heat flow analysis of silicon-on-insulator MOSFETs. *Microelectronics Reliability*, 44(3), 381–396.

- Cho, S., Kang, I. M., & Kim, K. R. (2010). Investigation of source-to-drain capacitance by DIBL effect of silicon nanowire MOSFETs. *IEICE Electronics Express*, 7(19), 1499–1503.
- Chugh, C. (2018). The Effects of Variation in Geometry Parameters on Sub-50 nm Finfet and Their Direct Impact on Finfet Performance. In *2018 International Conference on Intelligent Circuits and Systems (ICICS)* (pp. 177–183). IEEE.
- Colinge, J. P., & Chandrakasan, A. (2008). *FinFETs and other multi-gate transistors. FinFETs and Other Multi-Gate Transistors*. <https://doi.org/10.1007/978-0-387-71752-4>
- Cui, Y., & Lieber, C. M. (2001). Functional nanoscale electronic devices assembled using silicon nanowire building blocks. *Science*, 291(5505), 851–853.
- Das, R., & Baishya, S. (2018). Dual-material gate dual-stacked gate dielectrics gate-source overlap tri-gate germanium FinFET: analysis and application. *Indian Journal of Physics*, 1–9.
- De'nan, F., Nazri, F. M., & Hashim, N. S. (2017). Finite element analysis on lateral torsional buckling behaviour of i-beam with web opening.
- Doghish, M. Y., & Ho, F. D. (1992). A comprehensive analytical model for metal-insulator-semiconductor (MIS) devices. *IEEE Transactions on Electron Devices*, 39(12), 2771–2780.
- Duan, X., Niu, C., Sahi, V., Chen, J., Parce, J. W., Empedocles, S., & Goldman, J. L. (2003). High-performance thin-film transistors using semiconductor nanowires and nanoribbons. *Nature*, 425(6955), 274.
- Ferrari, A. C., Bonaccorso, F., Fal'Ko, V., Novoselov, K. S., Roche, S., Bøggild, P., Pugno, N. (2015). Science and technology roadmap for graphene, related two-dimensional crystals, and hybrid systems. *Nanoscale*, 7(11), 4598–4810.
- Fried, D. M. (2004). *The design, fabrication and characterization of independent-gate finFET*.
- Hashim, Y. (2017). Investigation of FinFET as a Temperature Nano-Sensor Based on Channel Semiconductor Type. In *IOP Conference Series: Materials Science and Engineering* (Vol. 226, p. 12123). IOP Publishing.
- Hashim, Y., & Sidek, O. (2011). Temperature effect on IV characteristics of Si nanowire transistor. In *Humanities, Science and Engineering (CHUSER), 2011 IEEE Colloquium on* (pp. 331–334). IEEE.
- Hisamoto, D., Lee, W.-C., Kedzierski, J., Takeuchi, H., Asano, K., Kuo, C., ... Hu, C. (2000). FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. *IEEE Transactions on Electron Devices*, 47(12), 2320–2325.
- Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K.-H., & Lieber, C. M. (2001). Logic

- gates and computation from assembled nanowire building blocks. *Science*, 294(5545), 1313–1317.
- Hueting, R. (2018). The Balancing Act in Ferroelectric Transistors: How Hard Can It Be? *Micromachines*, 9(11), 582.
- Iijima, S. (2002). Carbon nanotubes: past, present, and future. *Physica B: Condensed Matter*, 323(1–4), 1–5.
- Ionescu, A. M. (2010). Electronic devices: nanowire transistors made easy. *Nature Nanotechnology*, 5(3), 178.
- Jiang, Y., Liow, T. Y., Singh, N., Tan, L. H., Lo, G. Q., Chan, D. S. H., & Kwong, D. L. (2009). Nickel salicidized source/drain extensions for performance improvement in ultrascaled (sub 10 nm) Si-nanowire transistors. *IEEE Electron Device Letters*, 30(2), 195.
- Kaundal, S., & Rana, A. K. (2018). Physical Insights on Scaling of Gaussian Channel Design Junctionless FinFET. *Journal of Nanoelectronics and Optoelectronics*, 13(5), 653–660.
- Khanna, V. K. (2016). Integrated Nanoelectronics. *Integrated Nanoelectronics: Nanoscale CMOS, Post-CMOS and Allied Nanotechnologies, NanoScience and Technology, ISBN 978-81-322-3623-8. Springer India*, 2016.
- King, T.-J. (2005). FinFETs for nanoscale CMOS digital integrated circuits. In *Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design* (pp. 207–210). IEEE Computer Society.
- Kolluri, S., Endo, K., Suzuki, E., & Banerjee, K. (2007). Modeling and analysis of self-heating in FinFET devices for improved circuit and EOS/ESD performance. In *Electron Devices Meeting, 2007. IEDM 2007. IEEE International* (pp. 177–180). IEEE.
- Lasance, C., Sabry, M.-N., & Bar-Cohen, A. (2015). Techniques to Create Compact Thermal Models—Dynamic Problems. In *ENCYCLOPEDIA OF THERMAL PACKAGING: A Guide to Cooling of Electronic Equipment: Thermal Packaging Tools* (pp. 189–243). World Scientific.
- Lin, H.-C., Lee, M.-H., Su, C.-J., & Shen, S.-W. (2006). Fabrication and characterization of nanowire transistors with solid-phase crystallized poly-Si channels. *IEEE Transactions on Electron Devices*, 53(10), 2471–2477.
- Lloyd, P., McAndrew, C. C., McLennan, M. J., Nassif, S. R., Singhal, K., Singhal, K., ... Lentz, J. L. (1995). Technology CAD at AT&T. *Microelectronics Journal*, 26(2–3), 79–97.
- Lu, C.-C., Huang, J.-J., Luo, W.-C., Hou, T.-H., & Lei, T.-F. (2010). Strained silicon technology: mobility enhancement and improved short channel effect performance by stress memorization technique on nFET devices. *Journal of the Electrochemical*

Society, 157(5), H497–H500.

- Lu, Z., & Fossum, J. G. (2007). Short-channel effects in independent-gate FinFETs. *IEEE Electron Device Letters*, 28(2), 145–147.
- Magnone, P., Crupi, F., Mercha, A., Andricciola, P., Tuinhout, H., & Lander, R. J. P. (2010). FinFET mismatch in subthreshold region: Theory and experiments. *IEEE Transactions on Electron Devices*, 57(11), 2848–2856.
- Martínez, R. V., Martínez, J., & Garcia, R. (2010). Silicon nanowire circuits fabricated by AFM oxidation nanolithography. *Nanotechnology*, 21(24), 245301.
- Mobarakeh, M. S., Omrani, S., Vali, M., Bayani, A., & Omrani, N. (2018). Theoretical logic performance estimation of Silicon, Germanium and SiGe Nanowire Fin-field effect transistor. *Superlattices and Microstructures*.
- Moon, J., Kim, Y., Lim, D., & Kim, S. (2018). Silicon nanowire CMOS NOR logic gates featuring one-volt operation on bendable substrates. *Nano Research*, 11(5), 2625–2631.
- Nagy, D., Indalecio, G., García-Loureiro, A. J., Elmessary, M. A., Kalna, K., & Seoane, N. (2018). FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability. *IEEE Journal of the Electron Devices Society*, 6(1), 332–340.
- Pable, S. D., Imran, A., & Hasan, M. (2011). Performance investigation of DG-FinFET for subthreshold applications. In *Multimedia, Signal Processing and Communication Technologies (IMPACT), 2011 International Conference on* (pp. 16–19). IEEE.
- Patolsky, F., Timko, B. P., Yu, G., Fang, Y., Greystak, A. B., Zheng, G., & Lieber, C. M. (2006). Detection, stimulation, and inhibition of neuronal signals with high-density nanowire transistor arrays. *Science*, 313(5790), 1100–1104.
- Prilenski, L. J. (2017). *Bandgap Reference Design at the 14-Nanometer FinFET Node*. Rochester Institute of Technology.
- Rahman, A., Dacuna, J., Nayak, P., Leatherman, G., & Ramey, S. (2018). Reliability studies of a 10nm high-performance and low-power CMOS technology featuring 3rd generation FinFET and 5th generation HK/MG. In *Reliability Physics Symposium (IRPS), 2018 IEEE International* (p. 6F–4). IEEE.
- Rai, S., Sahu, J., Dattatray, W., Mishra, R. A., & Tiwari, S. (2012). Modelling, Design, and Performance Comparison of Triple Gate Cylindrical and Partially Cylindrical FinFETs for Low-Power Applications. *ISRN Electronics*, 2012.
- Rajkrishna, P. (2016). *An integrated variation-aware mapping framework for finfet based irregular 2D MPSOCs mpsocs in the dark silicon era*.
- Rana, P. (2017). Electrostatic Analysis of Gate All Around (GAA) Nanowire over FinFET. Arizona State University.

- Russell, P., & Cheng, M.-C. (n.d.). A Physics Based Thermal Circuit Model for FinFETs.
- Saitoh, M., Nakabayashi, Y., Uchida, K., & Numata, T. (2011). Short-channel performance improvement by raised source/drain extensions with thin spacers in trigate silicon nanowire MOSFETs. *IEEE Electron Device Letters*, 32(3), 273–275.
- Sarkar, D., S. Esqueda, I., & Kapadia, R. (2018). Nanowire Field- Effect Transistors. *Advanced Nanoelectronics: Post- Silicon Materials and Devices*, 33–54.
- Schwalbach, E. J., & Voorhees, P. W. (2009). Doping nanowires grown by the vapor-liquid-solid mechanism. *Applied Physics Letters*, 95(6), 63105.
- Semenov, O., Vassighi, A., & Sachdev, M. (2006). Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits. *IEEE Transactions on Device and Materials Reliability*, 6(1), 17–27.
- Seoane, N., Indalecio, G., Nagy, D., Kalna, K., & García-Loureiro, A. J. (2018). Impact of Cross-Sectional Shape on 10-nm Gate Length InGaAs FinFET Performance and Variability. *IEEE Transactions on Electron Devices*, 65(2), 456–462.
- Sjöberg, H. (2015). Optimizing the RF-parameters for an III-V FinFET.
- Stellari, F., Weger, A. J., Jenkins, K. A., La Rosa, G., Linder, B., & Song, P. (2018). Estimating transistor channel temperature using time-resolved and time-integrated NIR emission. In *Reliability Physics Symposium (IRPS), 2018 IEEE International* (p. 6B–4). IEEE.
- Suk, S. D., Lee, S.-Y., Kim, S.-M., Yoon, E.-J., Kim, M.-S., Li, M., ... Shin, D.-S. (2005). High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET): fabrication on bulk si wafer, characteristics, and reliability. In *Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International* (pp. 717–720). IEEE.
- Taur, Y. (2001). Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs. *IEEE Transactions on Electron Devices*, 48(12), 2861–2869.
- Taur, Y. (2002). CMOS design near the limit of scaling. *IBM Journal of Research and Development*, 46(2.3), 213–222.
- Tenbroek, B. M., Lee, M. S. L., Redman-White, W., Bunyan, R. J. T., & Uren, M. J. (1998). Impact of self-heating and thermal coupling on analog circuits in SOI CMOS. *IEEE Journal of Solid-State Circuits*, 33(7), 1037–1046.
- Tenbroek, B. M., Redman-White, W., Lee, M. S. L., Bunyan, R. J. T., Uren, M. J., & Brunson, K. M. (1996). Characterization of layout dependent thermal coupling in SOI CMOS current mirrors. *IEEE Transactions on Electron Devices*, 43(12), 2227–2232.
- Tripathi, B. M. M., & Das, S. P. (2018). Vertical Channel GaN Field Effect Transistor Without Junction for High Power Application. In *2018 IEEE International Conference on Electronics, Computing and Communication Technologies*

(CONECCT) (pp. 1–6). IEEE.

- Vaddi, R., Dasgupta, S., & Agarwal, R. P. (2009). Device and circuit design challenges in the digital subthreshold region for ultralow-power applications. *VLSI Design*, 2009, 1.
- Vallett, A. L., Minassian, S., Kaszuba, P., Datta, S., Redwing, J. M., & Mayer, T. S. (2010). Fabrication and characterization of axially doped silicon nanowire tunnel field-effect transistors. *Nano Letters*, 10(12), 4813–4818.
- Venkateswarlu, S., Sudarsanan, A., Singh, S. G., & Nayak, K. (2018). Ambient Temperature-Induced Device Self-Heating Effects on Multi-Fin Si n-FinFET Performance. *IEEE Transactions on Electron Devices*.
- Wang, J. (2005). Device physics and simulation of silicon nanowire transistors. *A Thesis in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy*.
- Wang, X., Brown, A. R., Cheng, B., & Asenov, A. (2011). Statistical variability and reliability in nanoscale FinFETs. In *Electron Devices Meeting (IEDM), 2011 IEEE International* (pp. 4–5). IEEE.
- Wong, H.-S. (2002). Beyond the conventional transistor. *IBM Journal of Research and Development*, 46(2.3), 133–168.
- Xiong, S., & Bokor, J. (2003). Sensitivity of double-gate and FinFETDevices to process variations. *IEEE Transactions on Electron Devices*, 50(11), 2255–2261.
- Yan, H., Choe, H. S., Nam, S., Hu, Y., Das, S., Klemic, J. F., ... Lieber, C. M. (2011). Programmable nanowire circuits for nanoprocessors. *Nature*, 470(7333), 240.
- Yang, B., Buddharaju, K. D., Teo, S. H. G., Singh, N., Lo, G. Q., & Kwong, D. L. (2008). Vertical silicon-nanowire formation and gate-all-around MOSFET. *IEEE Electron Device Letters*, 29(7), 791–794.
- Yeh, M.-S., Luo, G.-L., Hou, F.-J., Sung, P.-J., Wang, C.-J., Su, C.-J., ... Chao, T.-S. (2018). Ge FinFET CMOS Inverters with Improved Channel Surface Roughness by Using In-situ ALD Digital O<sub>3</sub> Treatment. *IEEE Journal of the Electron Devices Society*.
- Yu, F., & Cheng, M.-C. (2007). Electrothermal simulation of SOI CMOS analog integrated circuits. *Solid-State Electronics*, 51(5), 691–702.
- Yu, F., Cheng, M.-C., Habitz, P., & Ahmadi, G. (2004). Modeling of thermal behavior in SOI structures. *IEEE Transactions on Electron Devices*, 51(1), 83–91.
- Zota, C. B., Roll, G., Wernersson, L.-E., & Lind, E. (2014). Radio-frequency characterization of selectively regrown InGaAs lateral nanowire MOSFETs. *IEEE Transactions on Electron Devices*, 61(12), 4078–4083.