

Title	Impacts of reduction of deep levels and surface passivation on carrier lifetimes in p-type 4H-SiC epilayers
Author(s)	Hayashi, T.; Asano, K.; Suda, J.; Kimoto, T.
Citation	JOURNAL OF APPLIED PHYSICS (2011), 109(11)
Issue Date	2011-06-01
URL	http://hdl.handle.net/2433/160639
Right	Copyright 2011 American Institute of Physics. This article may be downloaded for personal use only. Any other use requires prior permission of the author and the American Institute of Physics. The following article appeared in JOURNAL OF APPLIED PHYSICS 109, 114502 (2011) and may be found at http://link.aip.org/link/?jap/109/114502
Type	Journal Article
Textversion	publisher

Impacts of reduction of deep levels and surface passivation on carrier lifetimes in p-type 4H-SiC epilayers

T. Hayashi, K. Asano, J. Suda, and T. Kimoto

Citation: *J. Appl. Phys.* **109**, 114502 (2011); doi: 10.1063/1.3583657

View online: <http://dx.doi.org/10.1063/1.3583657>

View Table of Contents: <http://jap.aip.org/resource/1/JAPIAU/v109/i11>

Published by the [American Institute of Physics](#).

Related Articles

Praseodymium valence determination in Lu₂SiO₅, Y₂SiO₅, and Lu₃Al₅O₁₂ scintillators by x-ray absorption spectroscopy

Appl. Phys. Lett. **101**, 101902 (2012)

Temperature dependent recombination dynamics in InP/ZnS colloidal nanocrystals

Appl. Phys. Lett. **101**, 091910 (2012)

Intrinsic defect in BiNbO₄: A density functional theory study

J. Appl. Phys. **112**, 043706 (2012)

The CuInSe₂-CuIn₃Se₅ defect compound interface: Electronic structure and band alignment

Appl. Phys. Lett. **101**, 062108 (2012)

Investigation of deep-level defects in conductive polymer on n-type 4H- and 6H-silicon carbide substrates using I-V and deep level transient spectroscopy techniques

J. Appl. Phys. **112**, 014505 (2012)

Additional information on J. Appl. Phys.


Journal Homepage: <http://jap.aip.org/>

Journal Information: http://jap.aip.org/about/about_the_journal

Top downloads: http://jap.aip.org/features/most_downloaded

Information for Authors: <http://jap.aip.org/authors>

ADVERTISEMENT



AIP Advances

Special Topic Section:
PHYSICS OF CANCER

Why cancer? Why physics? [View Articles Now](#)

Impacts of reduction of deep levels and surface passivation on carrier lifetimes in *p*-type 4H-SiC epilayers

T. Hayashi,^{1,2,a)} K. Asano,² J. Suda,¹ and T. Kimoto¹

¹Department of Electronic Science and Engineering, Kyoto University, Kyotodaigaku-katsura, Nishikyo, Kyoto 615-8510, Japan

²Power Engineering R&D Center, Kansai Electric Power Co., Inc. 3-11-20 Nakoji, Amagasaki, 661-0974, Japan

(Received 21 March 2011; accepted 29 March 2011; published online 2 June 2011)

Impacts of reduction of deep levels and surface passivation on carrier lifetimes in *p*-type 4H-SiC epilayers are investigated. The authors reported that the carrier lifetime in *n*-type epilayers increased by reduction of deep levels through thermal oxidation and thermal annealing. However, the carrier lifetimes in *p*-type epilayers were not significantly enhanced. In this study, in order to investigate the influence of surface passivation on the carrier lifetimes, the epilayer surface was passivated by different oxidation techniques. While the improvement of the carrier lifetime in *n*-type epilayers was small, the carrier lifetime in *p*-type epilayers were remarkably improved by appropriate surface passivation. For instance, the carrier lifetime was improved from 1.4 μ s to 2.6 μ s by passivation with deposited SiO₂ annealed in NO. From these results, it was revealed that surface recombination is a limiting factor of carrier lifetimes in *p*-type 4H-SiC epilayers. © 2011 American Institute of Physics. [doi:10.1063/1.3583657]

I. INTRODUCTION

Silicon carbide (SiC) is an important material for development of high-power, high-temperature, and high-frequency devices, owing to its outstanding physical properties such as superior thermal stability, high breakdown field, and superior thermal conductivity.^{1,2} High-voltage SiC devices, especially bipolar power devices, are suitable for high-power electrical conversion systems, where the material properties of SiC provide a significant advantage over those of conventional Si devices. In the case of high-voltage bipolar devices, a long carrier lifetime is required to modulate the conductivity of very thick voltage-blocking layers. If the carrier lifetime is short, however, conductivity modulation does not work effectively and low on-resistance cannot be attained.

The carrier lifetimes usually observed in SiC are still short, approximately 1 μ s, in spite of the indirect band structure. Bergman *et al.* have shown that the small grain boundaries strongly affect the carrier lifetimes in SiC.³ After the crystalline quality was improved, however, it turned out that there are other lifetime-killing defects besides the macro-structural defects. Tawara *et al.* have shown that the Z_{1/2} and EH_{6/7} centers influence the carrier lifetimes of 4H-SiC epilayers.⁴ Klein *et al.* have reported that in the case of *n*-type 4H-SiC epilayers, there exists a relationship between the inverse of the carrier lifetimes and the concentration of Z_{1/2} center (although the plotting range is within one order of magnitude).⁵ Danno *et al.* have revealed the clear relation between the carrier lifetime and the Z_{1/2} and/or EH_{6/7} centers in the wide range of the trap concentration. They clarified that the carrier lifetimes are limited by the Z_{1/2} and/or EH_{6/7} centers. They also found that the carrier

lifetimes are limited by other factors such as surface recombination when the Z_{1/2} concentration is low enough.⁶ Klein *et al.* and Reshanov *et al.* concluded that EH_{6/7} cannot be a lifetime killer by comparing the DLTS spectra of a *pn* junction with and without minority-carrier injection.^{5,7} More recently, a few groups attempted reduction of these deep levels and successfully improved carrier lifetimes. Storasta *et al.* have shown dramatic reduction of the concentration of the Z_{1/2} center using carbon ion implantation combined with subsequent diffusion by high-temperature annealing.⁸ Hiyoshi *et al.* have also shown elimination of these centers by thermal oxidation.⁹ Thus far, the lifetime killers of *n*-type SiC have been analyzed systematically,^{10,11} and long lifetimes of 9–18 μ s have been achieved.^{12,13}

However, these beneficial results have mainly addressed *n*-type 4H-SiC, and there have been very few reports on the carrier lifetimes in thick and lightly doped *p*-type SiC, which is often employed as the voltage-blocking region of high-voltage SiC switching devices such as thyristors¹⁴ and IGBTs.¹⁵ Therefore, the authors have investigated the factors affecting the carrier lifetimes in both *p*-type and *n*-type 4H-SiC epilayers, for example, the dependence of carrier lifetime on temperature and injection level.¹⁶ As for the deep centers, the Z_{1/2} center has been identified as the lifetime killer in *n*-type SiC, as mentioned above. On the other hand, the lifetime killer in *p*-type SiC has not yet been clarified. In an attempt to clarify the lifetime killer in *p*-type SiC, the authors investigate the impacts of reduction of deep levels and surface passivation in both *p*-type and *n*-type 4H-SiC epilayers. As a result, it turned out that the carrier lifetime in *p*-type SiC is severely affected by surface passivation. The authors succeeded in the lifetime enhancement in *p*-type 4H-SiC by improved surface passivation.

^{a)}Electronic mail: hayashi@semicon.kuee.kyoto-u.ac.jp.




FIG. 1. Experimental procedure to investigate impacts of various treatments on carrier lifetimes in 4H-SiC.

II. EXPERIMENT

In this study, the carrier lifetimes of *p*-type and *n*-type 4H-SiC epilayers were estimated by employing a microwave photoconductance decay (μ -PCD) method. The samples used in this study were nitrogen-doped *n*-type and aluminum-doped *p*-type epilayers grown on 8° off-axis 4H-SiC (0001) substrates by chemical vapor deposition (CVD). The thickness of both epilayers was 50 μm , and the doping concentration was $9 \times 10^{14} \text{ cm}^{-3}$ for the *p*-type epilayer and $1.2 \times 10^{15} \text{ cm}^{-3}$ for the *n*-type epilayer.

The μ -PCD method used in this study allows for contactless estimation of carrier lifetime, and the lifetimes of the whole wafer (mapping) can be easily measured. In this measurement, excess carriers were generated by a pulsed YLF (yttrium lithium fluoride)-3HG laser of 349 nm wavelength. Decay of electrical conductivity (which is proportional to the excess carrier concentration) was monitored with microwave reflectivity at a frequency of 26 GHz. This method has been employed as a standard technique for measurement of the lifetimes of Si.¹⁷ In order to increase the signal-to-noise ratio of μ -PCD signals, a differential μ -PCD method was used in this study; this method relies on the mechanism of a difference in microwave reflectivity from areas with and without laser illumination.




FIG. 2. μ -PCD decay curves before and after thermal oxidation process (at 1300 °C for 5 h followed by oxide removal) for 50- μm -thick (a) *n*-type and (b) *p*-type 4H-SiC epilayers. The generated carrier density is $1.8 \times 10^{17} \text{ cm}^{-3}$.

Effects of decrease in deep levels and surface passivation on carrier lifetimes were compared, including the as-grown epitaxial wafers, by applying this differential μ -PCD method. The experimental procedure is illustrated in Fig. 1. A thermal oxidation treatment processed at 1300 °C for 5 h aimed at reduction of deep levels.⁹ After this thermal oxidation, the surface oxide film was removed by hydrofluoric acid, and then the carrier lifetime was measured. High-temperature annealing was performed in Ar atmosphere at 1550 °C for 30 mins after forming a carbon cap on the substrate surface to reduce the HK0 center, which is generated by thermal oxidation.¹⁸ Dry oxide, N_2O -grown oxide,^{19,20} and deposited SiO_2 followed by NO annealing^{21,22} were used as surface passivation.

III. RESULTS

A. Impact of deep-level reduction

At first, the authors evaluated the influence of the $Z_{1/2}$ center reduction by thermal oxidation processing on carrier lifetimes of 4H-SiC. The $Z_{1/2}$ center, which is energetically located at 0.65 eV below the conduction bandedge,²³ is a prime lifetime killer in *n*-type 4H-SiC epilayers. The authors' group reported that the $Z_{1/2}$ center of *n*-type 4H-SiC is eliminated by thermal oxidation as described above.⁹ Carrier lifetimes at the same location on the same wafer and at the same excitation intensity were measured before and after the thermal oxidation process where the surface oxide was removed after the oxidation by hydrofluoric acid. Comparison of the μ -PCD decay curves at RT before and after thermal oxidation is shown in Fig. 2 for (a) *n*-type and (b) *p*-type epilayers. In each figure, the dashed line shows the decay curve before the thermal oxidation, and the solid line after the oxidation process including oxide removal. For these decay curves, the generated carrier density by the excitation laser is both $1.8 \times 10^{17} \text{ cm}^{-3}$. From these figures, the improvement of a carrier lifetime was confirmed in *n*-type SiC as expected. However, obvious improvement of a carrier lifetime was not found in the *p*-type epilayer. Although no direct evidence has been given, it may be reasonable to assume that the $Z_{1/2}$ center also exists in *p*-type SiC. The charge state of the defect will be different because the Fermi level is different between *p*-type and *n*-type SiC. Given that the $Z_{1/2}$ center in *p*-type 4H-SiC is reduced by thermal




FIG. 3. μ -PCD decay curves before and after high-temperature Ar annealing (at 1550 °C for 30 min) for 50- μ m-thick (a) *n*-type and (b) *p*-type 4H-SiC epilayers. The generated carrier density is $1.8 \times 10^{17} \text{ cm}^{-3}$.

oxidation, the present result suggests that a lifetime killer other than the $Z_{1/2}$ center works for *p*-type 4H-SiC.

While the $Z_{1/2}$ center can be reduced by thermal oxidation, the HK0 center, which is energetically located at 0.78 eV above the valence bandedge,²⁴ is generated at the same time. The authors' group reported the HK0 annihilation by inert (Ar) annealing at high temperature.¹⁸ To investigate the impact of the HK0 center on carrier lifetimes, the authors performed the μ -PCD measurements before and after this high-temperature annealing. Figure 3 depicts the comparison of the μ -PCD decay curves at RT for (a) *n*-type and (b) *p*-type 4H-SiC epilayers before and after this high-temperature annealing. In each figure, the dashed line shows the decay curve before the annealing, and the solid line after the annealing. For these decay curves, the generated carrier density is also $1.8 \times 10^{17} \text{ cm}^{-3}$. From these figures (as with the case of the $Z_{1/2}$ center reduction) the carrier lifetime in *n*-type SiC became longer, while the lifetime in *p*-type SiC hardly changed. Therefore, it also seems that a lifetime killer other than the HK0 center works in *p*-type 4H-SiC.

B. Impact of surface passivation

In spite of reduction of the $Z_{1/2}$ and HK0 centers, the carrier lifetime in the *p*-type epilayer was not improved. Thus, the influence of surface passivation on carrier lifetimes was investigated for both types of epilayers. Various surface passivations are tried on the same samples. The detailed conditions of surface passivations employed in this study are summarized in Table I. Comparison of the μ -PCD decay curves for various surface passivations are shown in Fig. 4 for (a) *n*-type and (b) *p*-type 4H-SiC epilayers. In each figure, the dashed line shows the μ -PCD decay curve before surface passivation, the solid line shows that for the sample passivated with a dry oxide, and the dashed-dotted line

shows that with deposited SiO_2 annealed in NO, respectively. For these decay curves, the generated carrier density is also $1.8 \times 10^{17} \text{ cm}^{-3}$. From these figures, unlike the case of the deep-level reduction, a remarkable change was confirmed for the *p*-type epilayer while the change of the *n*-type epilayer was small. In the case of dry oxidation as the passivation, the carrier lifetime for the *p*-type epilayer decreased drastically. Therefore, the dry oxide may give a high surface recombination velocity for the *p*-type 4H-SiC. On the other hand, in the case of deposited SiO_2 with NO annealing, the carrier lifetime for *p*-type epilayer was significantly enhanced, indicating that the surface recombination may be suppressed. From these results, it seems that the carrier lifetimes in *p*-type SiC are strongly influenced by surface passivation.

IV. DISCUSSION

In order to clarify the effect of surface passivation, an influence of oxide removal on the carrier lifetime in the *p*-type epilayer was investigated. After the carrier lifetime measurement for each passivation process described above, the surface passivation layer (oxide) was removed by acid etching, and a carrier lifetime was measured again on the same region of the epilayer. Comparison of the μ -PCD decay curves before passivation, after passivation, and after oxide removal for the *p*-type epilayer are shown in Fig. 5. In this figure, the dashed line shows the decay curve before the passivation, the solid line shows that with deposited SiO_2 annealed in NO, and the dashed-dotted line shows that after oxide removal. The decay curves for a generated carrier density of $1.6 \times 10^{15} \text{ cm}^{-3}$ and $1.8 \times 10^{17} \text{ cm}^{-3}$ are shown. As shown earlier, the carrier lifetime increased by surface passivation with the deposited SiO_2 . When this oxide was removed, the carrier lifetime of the *p*-type epilayer decreased back to that before the surface passivation, as shown in this figure. In the case of dry oxide, the decay curve was also recovered to that before the passivation by oxide removal (not shown). Consequently, it can be concluded that these lifetime changes arise from effect of surface passivation.

In order to discuss the influence of the surface passivation for *p*-type SiC in more detail, the interface state density of the SiO_2/SiC structures for each oxidation is compared with the carrier lifetimes. Figure 6 shows the interface state

TABLE I. Employed surface passivation and its experimental conditions.

Surface Passivation	Experimental Conditions
Dry O_2 -Grown Oxide	100% O_2 @ 1150°C-5min
N_2O -Grown Oxide	10% N_2O (diluted by N_2) @ 1300°C-10min
Deposited SiO_2 Annealed in NO	PECVD @ 400°C-7 min → 10% NO (diluted by N_2) @ 1300°C-30 min




FIG. 4. Comparison of the μ -PCD decay curves for various surface passivations for 50- μ m-thick (a) *n*-type and (b) *p*-type 4H-SiC epilayers. The generated carrier density is $1.8 \times 10^{17} \text{ cm}^{-3}$.

density (D_{it}) near the conduction and valence band edges for each oxidation.^{22,25} The interface state density was investigated by preparing metal-oxide-semiconductor (MOS) capacitors on both *n*-type and *p*-type 4H-SiC(0001) epilayers. Simultaneous high-frequency (100 kHz) and quasi-static capacitance-voltage measurements were performed on MOS capacitors, and the interface state density was extracted by the high-low method. The interface state density near the band edges strongly depends on the oxide formation process. For example, the D_{it} value at $E_C - 0.2 \text{ eV}$ is $4 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ for dry oxide, $2 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ for N_2O -grown oxide, and $2 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ for deposited SiO_2 annealed in NO. The carrier lifetime of the *p*-type epilayer changed in the following process order: as-grown (1.5 μ s), passivation with dry oxide (1.4 μ s), N_2O -grown oxide (2.1 μ s), and deposited SiO_2 annealed in NO (2.6 μ s) at the generated carrier density of $4 \times 10^{15} \text{ cm}^{-3}$. This comparison is summarized in Table II. From this result, a tendency of carrier lifetimes for each surface passivation is consistent with the change of interface state density for different passivation techniques. This may be the reason why the surface recombination was reduced, and thereby the longer lifetime was achieved, when the surface was passivated with the deposited oxide annealed in NO.




FIG. 5. μ -PCD decay curves before and after surface passivation, and after removing the passivation layer for a 50 μ m-thick *p*-type 4H-SiC epilayer. The surface was passivated with deposited SiO_2 annealed in NO. The decay curves for generated carrier density of $1.6 \times 10^{15} \text{ cm}^{-3}$ and $1.8 \times 10^{17} \text{ cm}^{-3}$ are shown.

In the case of the present *p*-type 50 μ m-thick epilayer, the carrier lifetime has not been improved very much after the two-step thermal treatment, by which the $Z_{1/2}$ center and HK0 center are almost eliminated. However, the carrier lifetime has been enhanced by surface passivation. From the result, deep levels eliminated by two-step thermal treatment are not major lifetime killers, and the surface recombination is a major limiting factor of the lifetime in the *p*-type epilayer. In the case of *n*-type 4H-SiC epilayer, the maximum carrier lifetime is limited at about 2–3 μ s even after the two-step thermal treatment, as far as the epilayer thickness is 50 μ m.¹² The measured carrier lifetime increases with increasing the epilayer thickness, when the deep level concentrations are low. The authors reported that recombination in the substrate or near the epilayer/substrate interface severely limits the measured carrier lifetime when the epilayer are not thick enough.^{12,26} Miyazawa *et al.* experimentally demonstrated the impacts of substrate recombination by repeating the backside polishing and lifetime measurements.¹³ In the present 50 μ m-thick *p*-type epilayer, it may be reasonable that the obtained lifetimes of about 2 μ s is also limited by significant influence of recombination in a substrate. At




FIG. 6. Interface state densities of $\text{SiO}_2/4\text{H-SiC}(0001)$ near the valence and conduction band edges. The solid line refers to dry O_2 -grown oxides, the dashed line refers to N_2O -grown oxide, the chain dashed line refers to deposited SiO_2 annealed in NO as Refs. 22 and 25.

TABLE II. Comparison of carrier lifetimes in 50- μm -thick *p*-type epilayers and the interface state density (D_{it}) at $E_V + 0.2$ eV and $E_C - 0.2$ eV, for various surface passivations on the 4H-SiC (0001).

Surface Passivation	τ (<i>p</i> -type) (μs)	D_{it} at $E_C - 0.2$ eV ^a ($\text{cm}^{-2}\text{eV}^{-1}$)	D_{it} at $E_V + 0.2$ eV ^a ($\text{cm}^{-2}\text{eV}^{-1}$)
(As-Grown)	1.5	—	—
Dry O ₂ -Grown Oxide	1.4	4×10^{12}	3×10^{12}
N ₂ O-Grown Oxide	2.1	2×10^{12}	9×10^{11}
Deposited SiO ₂ Annealed in NO	2.6	2×10^{11}	6×10^{11}

^a D_{it} values were adopted from Refs. 22 and 25.

present, it is not very clear why the surface recombination is more severe for *p*-type epilayers. Even if the distribution of surface state density is identical for *n*- and *p*-type epilayers, the direction of surface band bending is opposite, and the position of surface Fermi level must be different for *n*- and *p*-type epilayers. The quantitative evaluation of the surface recombination velocity is a subject of future study.

The decay curve in the high injection region seems to show a less effect of the surface passivation. The dependency of carrier lifetimes on the injection level for an as-grown epilayer and an epilayer passivated with the deposited SiO₂ annealed in NO is shown in Fig. 7. This figure clearly shows that improvement of carrier lifetimes became small in the high injection region. This phenomenon may be ascribed to the influence of carrier recombination in the substrate and the change in the recombination path at high carrier density. The epilayer thickness of 50 μm is thinner than the sum of penetration length of excited laser²⁷ (~ 30 μm) and the diffusion length of the generated carrier (more than 40 μm). The excess carriers generated in substrate naturally recombine well inside the substrate due to the very short lifetime in the substrate, and carriers may diffuse from the epilayer into the substrate through the interface, and disappear by recombination in the substrate.¹² In the high injection region, in particular, the carrier recombination in the substrate may be relatively pronounced, because of enhanced carrier diffusion to the substrate by increase of the carrier concentration gradient. Another reason is the change in recombination path at high carrier density. The maximum injection level near the epilayer surface reaches over 3×10^{17} cm^{-3} . At the extremely high-injection level, the carrier recombination

paths by the radiative recombination and the Auger recombination should be considered. The carrier lifetime limited by the radiative recombination and the Auger recombination at this injection level can be estimated to be about 3 μs and 30 μs , respectively, by using the radiative recombination coefficient of 1.5×10^{-12} cm^3/s ²⁸ and Auger recombination coefficients of C_n as 5.0×10^{-31} cm^6/s and C_p as 2.0×10^{-31} cm^6/s .²⁹ Thus, the carrier lifetime at this high-injection level should be also influenced by radiative recombination significantly.

V. CONCLUSION

Impacts of reduction in deep levels and surface passivation on carrier lifetimes in 50 μm -thick *p*-type 4H-SiC epilayers have been investigated. Though the carrier lifetime in *n*-type epilayers has increased by reduction in deep levels through thermal oxidation and thermal annealing, the carrier lifetime in the *p*-type epilayer has not changed significantly. Several surface passivation processes have been performed on both *p*-type and *n*-type epilayers in order to investigate the influence of surface passivation on the carrier lifetime. Measurements have revealed that surface passivation results in a significant change in the carrier lifetime of *p*-type 4H-SiC. By using deposited SiO₂ annealed in NO, for instance, the carrier lifetime was improved from 1.4 μs to 2.6 μs . A tendency of carrier lifetimes for each surface passivation was consistent with the change in interface state density for different passivation techniques. Surface recombination is a limiting factor of carrier lifetimes for *p*-type 4H-SiC.

ACKNOWLEDGMENTS

This work was supported by the Funding Program for World-Leading Innovative R&D on Science and Technology (FIRST Program) and a Grant-in-Aid for Scientific Research (Grant No. 21226008) from the Japan Society for the Promotion of Science, and the Global COE Program (C09) from the Ministry of Education, Culture, Sports, Science and Technology, Japan.

¹H. Matsunami and T. Kimoto, *J. Mater. Sci. Eng.* **20**, 125 (1997).

²J. A. Cooper, Jr., M. R. Melloch, R. Singh, A. Agarwal, and J. W. Palmour, *IEEE Trans. Electron Devices* **49**, 658 (2002).

³J. P. Bergman, O. Kordina, and E. Janzen, *Phys. Status Solidi A* **162**, 65 (1997).

⁴T. Tawara, H. Tsuchida, S. Izumi, I. Kamata, and K. Izumi, *Mater. Sci. Forum* **457**, 565 (2004).

⁵P. B. Klein, B. V. Shanabrook, S. W. Huh, A. Y. Polyakov, M. Skowronski, J. J. Sumakeris, and M. J. O'Loughlin, *Appl. Phys. Lett.* **88**, 052110 (2006).




FIG. 7. Injection level dependencies of carrier lifetimes for 50- μm -thick *p*-type 4H-SiC epilayers before (as-grown) and after surface passivation with deposited SiO₂ annealed in NO.

- ⁶K. Danno, D. Nakamura, and T. Kimoto, *Appl. Phys. Lett.* **90**, 202109 (2007).
- ⁷S. A. Reshanov, W. Bartsch, B. Zippelius, and G. Pensl, *Mater. Sci. Forum* **615**, 699 (2009).
- ⁸L. Storasta and H. Tsuchida, *Appl. Phys. Lett.* **90**, 062116 (2007).
- ⁹T. Hiyoshi and T. Kimoto, *Appl. Phys. Express* **2**, 041101 (2009).
- ¹⁰P. B. Klein, *J. Appl. Phys.* **103**, 033702 (2008).
- ¹¹T. Kimoto, K. Danno, and J. Suda, *Phys. Status Solidi B* **245**, 1327 (2008).
- ¹²T. Kimoto, T. Hiyoshi, T. Hayashi, and J. Suda, *J. Appl. Phys.* **108**, 083721 (2010).
- ¹³T. Miyazawa, M. Ito, and H. Tsuchida, *Appl. Phys. Lett.* **97**, 202106 (2010).
- ¹⁴A. K. Agarwal, J. B. Casady, L. B. Rowland, S. Seshadri, R. R. Siergiej, W. F. Valek, and C. D. Brandt, *IEEE Electron Device Lett.* **18**, 518 (1997).
- ¹⁵R. Singh, S. H. Ryu, D. C. Capell, and J. W. Palmour, *IEEE Trans. Electron Devices* **50**, 774 (2003).
- ¹⁶T. Hayashi, K. Asano, J. Suda, and T. Kimoto, *J. Appl. Phys.* **109**, 014505 (2011).
- ¹⁷K. Schroder, *Semiconductor Materials and Device Characterization*, 2nd ed. (Wiley, New York, 2006), Chap. 7.
- ¹⁸T. Hiyoshi and T. Kimoto, *Appl. Phys. Express* **2**, 091101 (2009).
- ¹⁹L. A. Lipkin, M. K. Das, and J. W. Palmour, *Mater. Sci. Forum* **389**, 985 (2002).
- ²⁰T. Kimoto, Y. Kanzaki, M. Noborio, H. Kawano, and H. Matsunami, *Jpn. J. Appl. Phys.* **44**, 1213 (2005).
- ²¹H.-F. Li, S. Dimitrijević, and H. B. Harrison, *IEEE Electron Device Lett.* **19**, 279 (1998).
- ²²N. Noborio, J. Suda, S. Beljakowa, M. Krieger, and T. Kimoto, *Phys. Status Solidi A* **206**, 2374 (2009).
- ²³T. Dalibor, G. Pensl, H. Matsunami, T. Kimoto, W. J. Choyke, A. Schoner, and N. Nordell, *Phys. Status Solidi A* **162**, 199 (1997).
- ²⁴K. Danno and T. Kimoto, *J. Appl. Phys.* **101**, 103704 (2007).
- ²⁵T. Kimoto, Y. Nanen, T. Hayashi, and J. Suda, *Appl. Phys. Express* **3**, 121201 (2010).
- ²⁶P. B. Klein, R. Myers-Ward, K.-K. Lew, B. L. VanMil, C. R. Eddy, Jr., D. K. Gaskill, A. Shrivastava, and T. S. Sudarshan, *J. Appl. Phys.* **108**, 033713 (2010).
- ²⁷S. G. Sridhara, T. J. Eperijesi, R. P. Devaty, and W. J. Choyke, *Mater. Sci. Eng., B* **61**, 229 (1999).
- ²⁸A. Galeckas, J. Linnros, V. Grivickas, U. Lindefelt, and C. Hallin, *Appl. Phys. Lett.* **71**, 3269 (1997).
- ²⁹A. Galeckas, J. Linnros, V. Grivickas, U. Lindefelt, and C. Hallin, *Mater. Sci. Forum* **264**, 533 (1998).