| Title | Phase－shift interleaving control of variable－phase switched－ <br> capacitor converters |
| :---: | :--- |
| Author（s） | Kiratipongvoot，S；Tan，SC；loinovici，A |
| Citation | IEEE Transactions on Industrial Electronics，2013，v．60 n．12，p． <br> 5575－5584 |
| Issued Date | 2013 |
| URL | http：／／hdl．handle．net／10722／196281 |
| Rights | O2014 IEEE．Personal use of this material is permitted．However， <br> permission to reprint／republish this material for advertising or <br> promotional purposes or for creating new collective works for <br> resale or redistribution to servers or lists，or to reuse any <br> copprighted component of this work in other works must be <br> obtained from the IEEE． |

# Phase-Shift Interleaving Control of Variable-Phase Switched-Capacitor Converters 

Sitthisak Kiratipongvoot, Siew-Chong Tan, Senior Member, IEEE, and Adrian Ioinovici, Fellow, IEEE


#### Abstract

This paper proposes a phase-shift interleaving control method for variable-phase switched-capacitor (SC) converters that can perform voltage conversions with little electromagnetic interference over a wide range of operating condition. This is achieved by having multiple units of SC converter connected in parallel and an $N$-state hysteresis unit selection control scheme which works along the interleaving control to vary the number of converters in operation. By having the capacitors of inactive units connected to the output and the converters operating with output interleaving operation, the output capacitor that is typically required in SC converters for maintaining a small voltage ripple is made redundant in this configuration. A three-unit SC converter of the proposed configuration is described in this paper. Experimental results show that the proposed solution works satisfactorily with good regulation, input and output interleaving operations, and dynamic response for a wide operating range.


Index Terms-Interleaving, parallel, phase-shift control, power converters, switched-capacitor (SC) converters.

## I. Introduction

ATYPICAL switched-capacitor (SC) converter is a standalone converter made up of one or more circuit phases of capacitors and switches that are controlled by pulsewidthmodulation (PWM) control [1]-[23]. An SC converter with PWM control, however, inherits the problem of having a large pulsating input current, which leads to electromagnetic interference (EMI) problems [21].

A possible method of alleviating the EMI issue in SC converters is to reconfigure multiple units of SC converters as a parallel converter (instead of a single standalone SC converter) and to operate the units in interleaving operations applied at both the input and output terminals [23]-[27]. This method has the additional advantage of increasing the power rating of the converter. However, they work perfectly in a steady-state operation but fail to give the expected results from interleaving when a variation appears in the input voltage or load.

[^0]An adaptive solution combining the on-time control and the switching frequency control, which ensures the output regulation and the proper input/output interleaving of the SC converter under a varying load and input voltage, is proposed in [28]. However, the method is only valid for a limited range of load and input voltage conditions. For [28], the load range of the converter is limited to $75 \%-100 \%$ of the full-load power.

In this paper, we propose a phase-shift interleaving control method that incorporates an $N$-state hysteresis unit selection scheme which varies the number of active SC converter units in operation based on the level of the operating load and, at the same time, adopts a variable frequency control to maintain the input and output interleaving operations and voltage regulation. The proposed method adopts a fundamentally different control architecture from that of [28]. Additionally, it allows the $S C$ converter to be optimally configured such that all the capacitors are always in a charging or discharging process and never in a holding or idling state. This ensures the maximum transfer of energy from the input source to the load by the $S C$ converter using the least required capacitance. Hence, the usage of capacitors in the SC converter will be optimized with this control approach, thereby optimizing the power density of the SC converter which is previously not possible with the control method proposed in [28].

## II. Proposed Phase-Shift Interleaving Control

## A. Topology

The variable-phase SC converter is made up of $N$ number of SC converter units (depending upon the load) connected in parallel. As an illustration, a three-unit configuration is chosen (see Fig. 1). Each unit comprises two phases of SC circuit as discussed in [28]. The converter is designed for three ranges of load, which can be classified as light, medium, and heavy load.

## B. Operating States and Timing Diagrams

1) Light Load: Unit 1 is active and is operated to perform both the charging and discharging operations. The remaining two units are inactive and are switched for discharging operation with their flying capacitors connected to the output load throughout the light-load condition. Fig. 2(a) shows the timing diagram. There are two states. In State $1\left(0<t \leq T_{S} / 2\right), C_{11}$ is operated in charging phase, and the remaining capacitors $C_{12}$, $C_{21}, C_{22}, C_{31}$, and $C_{32}$ are operated in discharging phase [see Fig. 2(c)]. Here, $r_{\mathrm{ch}}$ and $r_{\text {eq }}$ are equivalent resistances of the circuit. Stray inductance is neglected since they are relatively


Fig. 1. Three-unit configuration of the proposed SC converter.


Fig. 2. Operation at light-load condition. (a) Timing diagram. (b) Current and voltage waveforms. (c) State 1. (d) State 2.
small. In State $2\left(T_{S} / 2<t \leq T_{S}\right), C_{12}$ is operated in charging phase, and all other capacitors are operated in discharging phase [see Fig. 2(d)]. The unit current, overall converter input current, and output voltage are shown in Fig. 2(b), of which $i_{\text {in }}$ is the total input current and $i_{\text {in } x}$, where $x=1,2$, and 3 , is the input

(c)

(d)

(e)

(f)

Fig. 3. Operation at medium-load condition. (a) Timing diagram. (b) Current and voltage waveforms. (c) State 1. (d) State 2. (e) State 3. (f) State 4.
current of each SC unit. Here, the frequency of the input current and the output voltage is two times the switching frequency of each converter unit. Without output interleaving, the output voltage ripple is minimized by the flying capacitors of the inactive units.
2) Medium Load: There are two active units operated with interleaving charging and discharging operations with a time delay of $T_{S} / 4$. The other unit is inactive and is operated in the discharging operation. Fig. 3(a) shows the timing diagram, and Fig. 3(b) shows the unit current, input current, and output


Fig. 4. Operation at heavy-load condition. (a) Timing diagram. (b) Current and voltage waveforms.
voltage waveforms. There are four operating states. In State 1 $\left(0<t \leq T_{S} / 4\right), C_{11}$ and $C_{22}$ are in the charging phase, and the remaining flying capacitors are in the discharging phase [see Fig. 3(c)]. In State $2\left(T_{S} / 4<t \leq 2 T_{S} / 4\right), C_{11}$ and $C_{21}$ are in the charging phase, and all other flying capacitors are in the discharging phase. In State $3\left(2 T_{S} / 4<t \leq 3 T_{S} / 4\right)$, only $C_{12}$ and $C_{21}$ are in the charging phase [see Fig. 3(e)]. In State 4 $\left(3 T_{S} / 4<t \leq T_{S}\right)$, only $C_{12}$ and $C_{22}$ are in the charging phase. The input current is the summation of the currents of Units 1 and 2. The frequency of the input current and output voltage is four times the switching frequency of each SC converter unit. Here, the output ripple is minimized by the output interleaving operation of the two active units and also the flying capacitors of the remaining inactive unit.
3) Heavy Load: All three converter units are actively operated with interleaved charging and discharging operations with a time delay $T_{S} / 6$. The timing diagram is shown in Fig. 4(a). Fig. 4(b) shows the unit current, input current, and output voltage waveforms. The frequency of the input current and output voltage is six times the switching frequency of each SC converter unit. Here, the output ripple is minimized solely by the output interleaving operation.

## C. Control Methodology

1) Hysteresis Unit Selection Scheme: The state selection diagram is shown in Fig. 5(a). There are three modes and four transition points. The unit selection scheme is shown in Fig. 5(b). When the output current of the converter operating with one active unit is increased $\left(A_{1 U \text { (increase) }}\right)$ to $i_{\text {ac }, 12}$, the operating mode switches to two active units. When the output current of the converter operating with two active units is increased $\left(A_{2 U \text { (increase) }}\right)$ to $i_{\mathrm{ac}, 23}$, the operating mode is changed to three active units. Now, when the output current of the converter operating with three active units is reduced $\left(A_{3 U(\text { reduced })}\right)$ to $i_{\text {ac }, 32}$, the operating mode is changed back to two active units and so on.
2) Feedback Control: Fig. 6 shows an overview of the proposed control. There are two feedback signals, namely, the output voltage and the output current. The proportional-integral

(a)

(b)

Fig. 5. Unit selection scheme of the proposed control. (a) State diagram. (b) Unit selection scheme.


Fig. 6. Closed-loop control block diagram.
compensator amplifies the difference between the output and the reference voltages, which is fed into the voltage-controlled oscillator to generate a frequency $f_{\mathrm{VCO}}$. This is decoded into four signals by the oscillator decoder. The charging signals have a switching frequency $f_{S}=f_{\mathrm{VCO}} / 12$, a duty ratio $D_{\text {on }}=0.5$, and an interleaving time delay $T_{D}=1 /\left(2 n f_{S}\right)$ for the case of having more than one active unit. The sensed output current signal is required for unit selection. It is fed into the low-pass filter with gain compensation and is compared with the current reference of the voltage comparator. These output signals are fed into the gate drives. Discharging signals are inverse of the charging signals.

## III. Theoretical Proofs

As discharging time constant $\tau_{\text {dis }}$ is much larger than the discharging time duration $T_{\text {dis }}=T_{\text {on }} / n$, the relationship of each capacitor with its ripple voltage can be approximated as

$$
\begin{equation*}
v_{C(\max )}-v_{C(\min )}=\frac{T_{\mathrm{on}} \overline{V_{O}}}{n r_{L} C} \tag{1}
\end{equation*}
$$

where $C=C_{11}=C_{12}=C_{21}=\ldots=C_{32} ; \quad v_{C(\max )} \quad$ and $v_{C(\min )}$ are the maximum and minimum voltages of $C$, respectively; $n$ is the number of active units; $T_{\text {on }}$ is the charging time of one active unit of the converter; $\overline{V_{O}}$ is the average output voltage; and $r_{L}$ is the load.

Fig. 7(a) shows the discharging circuit of one activeunit mode, and Fig. 7(b) shows its equivalent circuit. The minimum voltage of the equivalent discharging capacitor $v_{\mathrm{Cdis}(\min )}$ is simply the minimum voltage of capacitor $v_{C(\min )}$.


Fig. 7. (a) Discharging circuit of one active-unit mode and (b) its equivalent circuit.

The maximum voltage of $C_{\text {dis }}$ in terms of $v_{C(\max )}$ and $v_{C(\min )}$ after the energy redistribution process between parallel capacitors is

$$
\begin{equation*}
v_{\operatorname{Cdis}(\max )}=\frac{v_{C(\max )}}{(2 N-n)}+\frac{(2 N-n-1) v_{C(\min )}}{(2 N-n)} \tag{2}
\end{equation*}
$$

Equation (2) can be derived by considering (1) as

$$
\begin{equation*}
v_{\mathrm{Cdis}(\max )}=\frac{T_{\mathrm{on}} \overline{V_{O}}}{(2 N-n) n r_{L} C}+v_{C(\min )} \tag{3}
\end{equation*}
$$

Additionally, the average voltage of $C_{\text {dis }}$ is

$$
\begin{equation*}
\frac{v_{\mathrm{Cdis}(\max )}+v_{\mathrm{Cdis}(\min )}}{2}=\frac{r_{\mathrm{eq}} \overline{V_{O}}}{(2 N-n) r_{L}}+\frac{\left(r_{\mathrm{sen}}+r_{L}\right) \overline{V_{O}}}{r_{L}} \tag{4}
\end{equation*}
$$

where $r_{\text {sen }}$ is the output current sensing resistance. Substituting (3) into (4), we have

$$
\begin{equation*}
v_{C(\min )}=\frac{r_{\mathrm{eq}} \overline{V_{O}}}{(2 N-n) r_{L}}+\frac{\left(r_{\mathrm{sen}}+r_{L}\right) \overline{V_{O}}}{r_{L}}-\frac{T_{\mathrm{on}} \overline{V_{O}}}{2(2 N-n) n r_{L} C} . \tag{5}
\end{equation*}
$$

Finally, the dc conversion ratio of the variable-phase SC converter can be derived as

$$
\begin{equation*}
\frac{\overline{V_{O}}}{v_{i}}=\frac{2 n r_{L} C}{\alpha_{1}+\alpha_{2}} \tag{6}
\end{equation*}
$$

where $\alpha_{1}=T_{\text {on }}\left[\operatorname{coth}\left(T_{\text {on }} / 2 r_{\mathrm{ch}} C\right)+1-(1 /(2 N-n))\right]$ and $\alpha_{2}=[(2 n r C /(2 N-n))]+2\left(r_{\text {sen }}+r_{L}\right) C$. The derivation is given in Appendix A.

## A. Output Ripple

As given in Appendix B, the output ripple can be derived from the discharging characteristic as

$$
\begin{equation*}
V_{\mathrm{O}(\text { rip })}=\frac{T_{\mathrm{on}} \overline{V_{O}}}{\left[r_{\mathrm{eq}}+(2 N-n)\left(r_{\mathrm{sen}}+r_{L}\right)\right] n C} \tag{7}
\end{equation*}
$$

## B. Boundary Condition of the Proposed Control Solution

The range of the input voltage that can sustain the interleaving condition can be found by solving (6) for $0 \leq T_{\text {on }} \leq 4 \tau_{\mathrm{ch}}$ (refer to Appendix C) as

$$
\left\{\begin{align*}
v_{i} & \geq \frac{\left[r_{\mathrm{eq}}+(2 N-n)\left(r_{\mathrm{sen}}+r_{L}\right)\right] \overline{V_{O}}}{(2 N-n) r_{L}}+\frac{r_{\mathrm{ch}} \overline{V_{O}}}{n r_{L}}  \tag{8}\\
v_{i} & \leq \frac{\left[r_{\mathrm{eq}}+(2 N-n)\left(r_{\mathrm{sen}}+r_{L}\right)-\left(\frac{2}{n}\right) r_{\mathrm{ch}}\right] \overline{V_{O}}}{(2 N-n) r_{L}}+\frac{4.0746 r_{\mathrm{ch}} \overline{V_{O}}}{n r_{L}}
\end{align*}\right.
$$

## IV. Experimental Results and Discussions

## A. Prototype

The schematic and a photograph of the experimental prototype of the proposed control and the variable-phase SC converter are shown in Figs. 8 and 9, respectively. Table I gives the specifications of the converter. The values of the transition points $i_{\text {act } 21}, i_{\text {act12 }}, i_{\text {act } 32}$, and $i_{\text {act } 23}$ are found by first obtaining the output current $I_{O}$ range of the SC converter for different $n$ values under open-loop control. With these ranges found, their overlapped regions between different $n$ values can be determined. The transition points are arbitrarily chosen within the overlapped regions such that, for the specified operating mode, the voltage ripple of the converter is always within its specified value.

## B. Closed-Loop Performance

Fig. 10(a)-(c) shows the total input current of the SC converter and the current of each unit when it operates with an output current at 4 A (light-load mode with one active unit), at 7.3 A (medium-load mode with two active units), and at 10.1 A (heavy-load mode with three active units), respectively. The switching frequency of each unit is $75.3 \mathrm{kHz}\left(T_{\text {on }}=6.64 \mu \mathrm{~s}\right)$.

Fig. 11(a)-(c) shows the total input current, phase current, capacitor voltage, and output voltage ripple when $T_{\text {on }}$ is $3.98 \mu \mathrm{~s}$. This demonstrates that, regardless of the turn-on time [as compared to Fig. 10(a)-(c)], perfect interleaving at different loads and active modes is always achieved. The maximum output voltage ripple is within $10 \%$ of nominal voltage for the entire load range, which is within the predesigned specification. The ripple can be reduced by a larger flying capacitance value.

Fig. 12(a) shows the plots of the measured output voltage versus the output current of this prototype and that presented in [28]. With the proposed control, the converter has a much wider load range and a better load regulation of around $1 \%$ over the entire range. From Fig. 12(b), the power efficiency, however, is lower with this control as compared to that in [28] since the latter utilizes all four units in parallel in the power conversion which leads to a lower equivalent resistance and hence less losses.

## C. Dynamic Performance

Fig. 13(a)-(c) shows the transient response of the prototype. For step-load change between 2.5 and 6.0 A [Fig. 13(a)], the settling time is around $500 \mu$ s for both step-up and stepdown conditions. For step-load change between 2.5 and 10.0 A [Fig. 13(b)], the settling time is around $500 \mu$ s (step down) and 4 ms (step up). For change between 6.0 and 10.0 A [Fig. 13(c)], the settling time is around 1 (step down) and 4 ms (step up). Notice that, during the load disturbance, the SC converter still operates in perfect interleaving condition.

## V. Further Discussion: Generic Application

The discussion by far is based on a unity transformation gain dual-phase SC converter in which the voltage conversion


Fig. 8. Schematic of the experimental prototype. (a) Multiphase SC converter with driving circuit. (b) Control circuit.


Fig. 9. Photograph of the experimental prototype.
gain is ideally $\overline{V_{O}} / v_{i}=G$. Here, the proposed idea is extended to the more "practical" types of an $N$-SC converter that has an $M$ step-down (i.e., $M<1$ ) or step-up (i.e., $M>1$ ) conversion gain. The overall voltage conversion gain of these SC converters is $\overline{V_{O}} / v_{i}=G \cdot M$. Readers are referred to [28] for the step-up/step-down SC converter topology, interleaving configuration, and parameter conversion table. Fig. 14(a) and

TABLE I
Specifications of the Experimental Prototype

| $v_{\mathrm{i}}$ | 12 V |
| :---: | :---: |
| $V_{\mathrm{O}}$ | 9 V |
| $P_{\mathrm{O}}$ | $18-99 \mathrm{~W}$ |
| $i_{\mathrm{act}, 21}$ | 4.11 A |
| $i_{\mathrm{act}, 12}$ | 4.48 A |
| $i_{\mathrm{act}, 32}$ | 8.33 A |
| $i_{\mathrm{act}, 23}$ | 8.70 A |
| $S_{11}, S_{13}, S_{21}$ | IRF9520: $I_{\mathrm{d}}=-6.8 \mathrm{~A}$ |
| $S_{23}, S_{31}, S_{33}$ | $V_{\mathrm{ds}}=-100 \mathrm{~V}, R_{\mathrm{ds}(\mathrm{on})}=0.48 \Omega$ |
| $S_{12}, S_{14}, S_{22}$ | IRF5305: $I_{\mathrm{d}}=-31 \mathrm{~A}$ |
| $S_{24}, S_{32}, S_{34}$ | $V_{\mathrm{ds}}=-55 \mathrm{~V}, R_{\mathrm{ds}(\text { on })}=0.065 \Omega$ |
| Gate drivers | MC33151 (charging), MC33152 (discharging) |
| $C_{11}, C_{12}, C_{21}$ | Multi-layer ceramic capacitors |
| $C_{22}, C_{31}, C_{32}$ | EMK325BJ476MM: 47 $\mu \mathrm{F}$, ESR $=10 \mathrm{~m} \Omega)$ |
| Voltage control | $G_{\mathrm{PI}}(s)=0.284+\frac{6060}{s}$ |
|  | (by trial-and-error tuning) |
| Dead time | Inserted by oscillator detector |
|  | $\&$ active unit selection |

(b) shows the equivalent circuit of a general SC converter after the application of the proposed control.

Here, the general steady-state charging equation is

$$
\begin{equation*}
v_{\mathrm{Cch}(\max )}-v_{\mathrm{Cch}(\min )}=v_{i} \varepsilon-v_{\mathrm{Cch}(\min )} \varepsilon \tag{9}
\end{equation*}
$$



Fig. 10. Waveforms of the input current and per-unit currents of the prototype. (a) At $i_{o}=4 \mathrm{~A}$ (one active unit). (b) At $i_{o}=7.3 \mathrm{~A}$ (two active units). (c) At $i_{o}=10.1 \mathrm{~A}$ (three active units).


Fig. 11. Waveforms of the total input current, phase current, capacitor voltage, and output voltage of the prototype. (a) At $i_{o}=4.60$ A (one active unit). (b) At $i_{o}=8.27 \mathrm{~A}$ (two active units). (c) At $i_{o}=11.38 \mathrm{~A}$ (three active units).


Fig. 12. Plots of (a) the load regulation and (b) the power efficiency of this prototype and that presented in [28]. (a) Load regulation. (b) Power efficiency.


Fig. 13. Waveforms of total input current, output current, and output voltage with step-load change. (a) Load change between 2.5 and 6.0 A. (b) Load change between 2.5 and 10.0 A . (c) Load change between 6.0 and 10.0 A.


Fig. 14. (a) Equivalent charging circuit and (b) equivalent discharging circuit of a general SC converter with the proposed control.
where $\varepsilon=1-e^{\left[-T_{\mathrm{on}} / r_{\mathrm{ch}} C_{\mathrm{ch}}\right]}$. The ripple voltage of $C_{\mathrm{ch}}$ is

$$
\begin{equation*}
v_{\mathrm{Cch}(\max )}-v_{\mathrm{Cch}(\min )}=\frac{1}{M}\left[\frac{T_{\mathrm{on}} \overline{V_{O}}}{n r_{L} C_{\mathrm{eq}}}\right] . \tag{10}
\end{equation*}
$$

The minimum voltage of $C_{\mathrm{ch}}$ can be derived in terms of the discharging circuit parameters as

$$
\begin{align*}
v_{\mathrm{Cch}(\min )}= & \frac{\left[r_{\mathrm{eq}}+(2 N-n)\left(r_{\mathrm{sen}}+r_{L}\right)\right] \overline{V_{O}}}{M(2 N-n) r_{L}} \\
& -\frac{T_{\mathrm{on}} \overline{V_{O}}}{2 M(2 N-n) n r_{L} C_{\mathrm{eq}}} \tag{11}
\end{align*}
$$

Using the approach described in Appendix A, the dc conversion ratio can be derived as

$$
\begin{equation*}
\frac{\overline{V_{O}}}{v_{i}}=\frac{2 M n r_{L} C_{\mathrm{eq}}}{T_{\mathrm{on}} \gamma+\frac{2 n r_{\mathrm{eq}} C_{\mathrm{eq}}}{(2 N-n)}+2\left(r_{\mathrm{sen}}+r_{L}\right) n C_{\mathrm{eq}}} \tag{12}
\end{equation*}
$$

where $\gamma=\operatorname{coth}\left(T_{\text {on }} / 2 r_{\text {ch }} C_{\text {ch }}\right)+1-(1 /(2 N-n))$. Following Appendix B , the output ripple is derived as

$$
\begin{equation*}
V_{\mathrm{O}(\text { rip })}=\frac{T_{\mathrm{on}} \overline{V_{O}}}{\left[r_{\mathrm{eq}}+(2 N-n)\left(r_{\mathrm{sen}}+r_{L}\right] n C_{\mathrm{eq}}\right.} \tag{13}
\end{equation*}
$$

## VI. Design Procedure

## A. Design Specifications

Define $v_{i}, \overline{V_{O}}$, maximum output current $\overline{I_{O}}$, and maximum switching frequency $f_{S(\max )}$.

## B. Find Transformation Gain $M$ of Converter

The overall input-to-output voltage conversion gain is

$$
\begin{equation*}
Y=G \cdot M=\left|\frac{\overline{V_{O}}}{v_{i}}\right| \tag{14}
\end{equation*}
$$

and the type of the SC converter units and the transformation gain $M$ is found from

$$
M= \begin{cases}\frac{1}{\left\lfloor\frac{1}{Y}\right\rfloor}, & \text { if } Y \leq 0.5(\text { step-down converter })  \tag{15}\\ 1, & \text { if } 0.5<Y<; 1 \text { (unity-gain converter) } \\ \lceil Y\rceil, & \text { if } Y \geq 1(\text { step-up converter })\end{cases}
$$

## C. Determine $r_{\mathrm{ch}}$

With appropriate switches selected based on power rating and converter type, $r_{\mathrm{ds}(o n)}$ is known. Since capacitor equivalent
series resistance is much smaller than $r_{\mathrm{ds}(o n)}$, the charging resistance of each unit is mainly dependent on $r_{\text {ds(on) }}$. The charging resistance is

$$
r_{\mathrm{ch}}= \begin{cases}\left(1+\frac{1}{M}\right) r_{\mathrm{ds}(\text { on })} & \text { for step-down converter }  \tag{16}\\ r_{\mathrm{ds}(\text { on })} & \text { for unity-gain converter } \\ \frac{2 r_{\mathrm{ds}(\mathrm{on})}}{M} & \text { for step-up converter }\end{cases}
$$

## D. Find Total Number of SC Units $N$

The total number of units is calculated from

$$
\begin{equation*}
N=\left\lceil\frac{M^{2} r_{\mathrm{ch}} \overline{I_{O}}}{M v_{i}-\overline{V_{O}}}\right\rceil . \tag{17}
\end{equation*}
$$

## E. Find Load Range for Different $n$ Values

From (8), the output current range is

$$
\begin{equation*}
\frac{\left(M v_{i}-\overline{V_{O}}\right)}{\frac{2 r_{\mathrm{ch}} M^{2}}{n}\left(\operatorname{coth}(2)+\lambda_{1}\right)+\beta_{1}} \leq \overline{I_{O}} \leq \frac{\left(M v_{i}-\overline{V_{O}}\right)}{\frac{r_{\mathrm{ch}} M^{2}}{n}+\beta_{1}} \tag{18}
\end{equation*}
$$

where

$$
r_{\mathrm{eq}}= \begin{cases}2 M r_{\mathrm{ds}(\mathrm{on})} & \text { for step-down converter }  \tag{19}\\ r_{\mathrm{ds}(\mathrm{on})} & \text { for unity-gain converter } \\ (1+M) r_{\mathrm{ds}(\mathrm{on})} & \text { for step-up converter }\end{cases}
$$

$\lambda_{1}=(2 N-n-1) /(2 N-n)$, and $\beta_{1}=r_{\text {eq }} /(2 N-n)$. For $n=1,2, \ldots, N$, find the ranges.

## F. Choose Capacitor Value

Equation (13) can be modified as

$$
\begin{equation*}
C f_{S(\min )} \geq \frac{50 M}{\left[r_{\mathrm{eq}}+\frac{(2 N-1) \overline{V_{\mathrm{O}}}}{\overline{I_{\mathrm{O}(\text { min }), 1}}}\right] \% V_{\mathrm{O}(\text { rip })}} \tag{20}
\end{equation*}
$$

where $f_{S(\min )}$ is the minimum frequency for ensuring that output voltage ripple is within a desired percentage $\% V_{\mathrm{O}(\text { rip })}$. Here, $\overline{I_{\mathrm{O}(\mathrm{min}), 1}}$ is the lower value of inequality (18) for $n=1$. With a selected minimum switching frequency, $C$ can be chosen.

## G. Define Transition Points

The transition points must be designed within the overlapped region of the output currents of incremental $n$ units. For example, if the output current at $n=1$ is in the range of $\overline{I_{\mathrm{O}(\min ), 1}} \leq I_{O} \leq \overline{I_{\mathrm{O}(\max ), 1}}$ and that at $n=2$ is in the range of $\overline{I_{\mathrm{O}(\min ), 2}} \leq I_{O} \leq \overline{I_{\mathrm{O}(\max ), 2}}$, where $\overline{I_{\mathrm{O}(\max ), 1}}>\overline{I_{\mathrm{O}(\min ), 2}}$, the overlapped region will be $\Delta I_{12}=\overline{I_{\mathrm{O}(\max ), 1}}-\overline{I_{\mathrm{O}(\min ), 2}}$. The transition point for switching from $n=1$ to $n=2$ can be derived as

$$
\begin{equation*}
i_{\mathrm{act}, 12}=\overline{I_{\mathrm{O}(\max ), 1}}-\Psi \Delta I_{12} \tag{21}
\end{equation*}
$$

and the transition point for switching from $n=2$ to $n=1$ can be derived as

$$
\begin{equation*}
i_{\mathrm{act}, 21}=\Psi \Delta I_{12}+\overline{I_{\mathrm{O}(\mathrm{~min}), 2}} \tag{22}
\end{equation*}
$$

where $\Psi$ is a scaling factor in the range of $0<\Psi<0.5$.

## VII. Conclusion

A phase-shift interleaving control with $N$-state hysteresis unit selection scheme has been proposed to widen the range of operating condition of variable-phase SC converters while maintaining a continuous input current. In the proposed configuration, a relatively low output voltage ripple is achieved regardless of the frequency, by using a high equivalent output capacitance $\left(C_{\text {out }}=(2 N-1) C\right)$ when the load is light and by using a smaller equivalent output capacitance $\left(C_{\text {out }}=N C\right)$ when the load is heavy, along with the output interleaving operation. The experimental results confirm the theoretical proof: The proposed control gives good regulation, nonpulsatory input current, small output voltage ripple, and good dynamic response for a wide operating range.

## Appendix A

## Derivation of DC Conversion Ratio

According to the charging condition, the steady-state ripple equation of the flying capacitor is

$$
\begin{equation*}
v_{C(\max )}-v_{C(\min )}=\left(v_{i}-v_{C(\min )}\right)\left[1-e^{\frac{-T_{\mathrm{on}}}{r_{\mathrm{ch}} C}}\right] \tag{23}
\end{equation*}
$$

Substituting (1) and (5) into (23) gives

$$
\begin{align*}
2(2 N-n) n r_{L} C & \frac{v_{i}}{\overline{V_{O}}}=T_{\text {on }}\left[\frac{2(2 N-n)}{1-e^{\frac{-T_{\mathrm{on}}}{r_{\mathrm{ch}} C}}}-1\right] \\
& +\left(2\left[r_{\mathrm{eq}}+(2 N-n)\left(r_{\mathrm{sen}}+r_{L}\right)\right] n C\right) \tag{24}
\end{align*}
$$

The term $2(2 N-n) /\left(1-e^{-T_{\text {on }} / r_{\mathrm{ch}} C}\right)$ can be derived as

$$
\begin{equation*}
\frac{2(2 N-n)}{1-e^{\frac{-T_{\mathrm{on}}}{r_{\mathrm{ch}} C}}}=(2 N-n)\left[\operatorname{coth}\left(\frac{T_{\mathrm{on}}}{2 r_{\mathrm{ch}} C}\right)+1\right] \tag{25}
\end{equation*}
$$

Substituting (25) into (24) and dividing it by $2 N-n$ gives

$$
\begin{equation*}
\frac{\overline{V_{O}}}{v_{i}}=\frac{2 n r_{L} C}{\alpha_{1}+\alpha_{2}} \tag{26}
\end{equation*}
$$

where $\alpha_{1}=T_{\text {on }}\left[\operatorname{coth}\left(T_{\text {on }} / 2 r_{\text {ch }} C\right)+1-(1 /(2 N-n))\right]$ and $\alpha_{2}=[2 n r C /(2 N-n)]+2\left(r_{\text {sen }}+r_{L}\right) C$.

## Appendix B

## Derivation of Output Voltage Ripple

The equation describing the output charge of $C_{\text {dis }}$ flowing to the load is

$$
\begin{equation*}
C_{\mathrm{dis}}\left(v_{\mathrm{Cdis}(\max )}-v_{\mathrm{Cdis}(\min )}\right)=\frac{T_{\mathrm{dis}} \overline{V_{O}}}{r_{L}} \tag{27}
\end{equation*}
$$

Since $C_{\text {dis }}=(2 N-n) C, v_{\mathrm{Cdis}(\max )}-v_{\mathrm{Cdis}(\min )}=\lambda_{6}\left(v_{\mathrm{Omax}}-\right.$ $\left.v_{\text {Omin }}\right)$ (by voltage divider law) where $\lambda_{6}=\left(r_{\text {eq }}+(2 N-\right.$ $\left.n)\left(r_{\text {sen }}+r_{L}\right)\right) /(2 N-n) r_{L}$, and by substituting $T_{\text {dis }}=T_{\text {on }} / n$ into (27), we have

$$
\begin{equation*}
(2 N-n) C \lambda_{6}\left(v_{\mathrm{Omax}}-v_{\mathrm{O} \min }\right)=\frac{T_{\mathrm{on}} \overline{V_{O}}}{n r_{L}} \tag{28}
\end{equation*}
$$

The output voltage ripple $V_{\mathrm{O}(\text { rip })}=v_{\mathrm{Omax}}-v_{\mathrm{Omin}}$ is

$$
\begin{equation*}
V_{\mathrm{O}(\text { rip })}=\frac{T_{\mathrm{on}} \overline{V_{O}}}{\left[r_{\mathrm{eq}}+(2 N-n)\left(r_{\mathrm{sen}}+r_{L}\right)\right] n C} \tag{29}
\end{equation*}
$$

## Appendix C Derivation of Boundary Condition

Equation (6) can be rewritten as

$$
\begin{align*}
v_{i}=\frac{T_{\mathrm{on}}}{2 n r_{L} C}[\operatorname{coth}( & \left.\left.\frac{T_{\mathrm{on}}}{2 r_{\mathrm{ch}} C}\right)+1-\frac{1}{2 N-n}\right] \overline{V_{O}} \\
& +\frac{r_{\mathrm{eq}}+(2 N-n)\left(r_{L}+r_{\mathrm{sen}}\right)}{(2 N-n) r_{L}} \overline{V_{O}} \tag{30}
\end{align*}
$$

## A. Lower Boundary Limit

Substituting $T_{\text {on }}=0$ into (30) gives

$$
\begin{align*}
v_{i} \geq \lim _{T_{\mathrm{on}} \rightarrow 0}\left[\frac{T_{\mathrm{on}}}{2 n r_{L} C}\right. & \left.\operatorname{coth}\left(\frac{T_{\mathrm{on}}}{2 r_{\mathrm{ch}} C}\right)\right] \overline{V_{O}} \\
& +\frac{r_{\mathrm{eq}}+(2 N-n)\left(r_{L}+r_{\mathrm{sen}}\right)}{(2 N-n) r_{L}} \overline{V_{O}} \tag{31}
\end{align*}
$$

The term $\lim _{T_{\text {on }} \rightarrow 0}\left[\left(T_{\text {on }} / 2 n r_{L} C\right) \operatorname{coth}\left(T_{\text {on }} / 2 r_{\text {ch }} C\right)\right]$ can be solved using L'Hôpital's rule as

$$
\begin{align*}
& \lim _{T_{\mathrm{on}} \rightarrow 0}\left[\frac{T_{\mathrm{on}}}{2 n r_{L} C} \operatorname{coth}\left(\frac{T_{\mathrm{on}}}{2 r_{\mathrm{ch}} C}\right)\right] \\
& \quad=\lim _{T_{\mathrm{on}} \rightarrow 0}\left[\frac{\frac{d}{d T_{\mathrm{on}}}\left(\frac{T_{\mathrm{on}}}{2 n r_{L} C}\right)}{\frac{d}{d T_{\mathrm{on}}}\left(\tanh \left(\frac{T_{\mathrm{on}}}{2 r_{\mathrm{ch}} C}\right)\right)}\right] \\
& \quad=\frac{r_{\mathrm{ch}}}{n r_{L}} \tag{32}
\end{align*}
$$

The substitution of (32) into (31) gives

$$
\begin{equation*}
v_{i} \geq \frac{\left[r_{\mathrm{eq}}+(2 N-n)\left(r_{\mathrm{sen}}+r_{L}\right)\right] \overline{V_{O}}}{(2 N-n) r_{L}}+\frac{r_{\mathrm{ch}} \overline{V_{O}}}{n r_{L}} \tag{33}
\end{equation*}
$$

which describes the lower limit of the input voltage.

## B. Upper Boundary Limit

The substitution of $T_{\mathrm{on}}=4 r_{\mathrm{ch}} C$ into (30) gives the upper limit of the input voltage as

$$
\begin{align*}
& v_{i} \leq \frac{\left[r_{\mathrm{eq}}+(2 N-n)\left(r_{\mathrm{sen}}+r_{L}\right)-\left(\frac{2}{n}\right) r_{\mathrm{ch}}\right] \overline{V_{O}}}{(2 N-n) r_{L}} \\
&+\frac{4.0746 r_{\mathrm{ch}} \overline{V_{O}}}{n r_{L}} . \tag{34}
\end{align*}
$$

## ACKNOWLEDGMENT

This work was originally performed at The Hong Kong Polytechnic University.

## REFERENCES

[1] S. V. Cheong, H. Chung, and A. Ioinovici, "Inductorless DC-to-DC converter with high power density," IEEE Trans. Ind. Electron., vol. 41, no. 2, pp. 208-215, Apr. 1994.
[2] O. C. Mak, Y. C. Wong, and A. Ioinovici, "Step-up DC power supply based on a switched-capacitor circuit," IEEE Trans. Ind. Electron., vol. 42, no. 1, pp. 90-97, Feb. 1995.
[3] W. S. Harris and K. D. T. Ngo, "Power switched-capacitor DC-DC converter: Analysis and design," IEEE Trans. Aerosp. Electron. Syst., vol. 33, no. 2, pp. 386-395, Apr. 1997.
[4] J. Liu, Z. Chen, and Z. Du, "A new design of power supplies for pocket computer systems," IEEE Trans. Ind. Electron., vol. 45, no. 2, pp. 228235, Apr. 1998.
[5] Y. P. B. Yeung, K. W. E. Cheng, S. L. Ho, K. K. Law, and D. Sutanto, "Unified analysis of switched-capacitor resonant converters," IEEE Trans. Ind. Electron., vol. 51, no. 4, pp. 864-873, Aug. 2004.
[6] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion with inductive load," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 878-887, Feb. 2012.
[7] A. C. Baughman and M. Ferdowsi, "Double-tiered switched-capacitor battery charge equalization technique," IEEE Trans. Ind. Electron., vol. 55, no. 6, pp. 2277-2285, Jun. 2008.
[8] Z. Amjadi and S. S. Williamson, "A novel control technique for a switched-capacitor-converter-based hybrid electric vehicle energy storage system," IEEE Trans. Ind. Electron., vol. 57, no. 3, pp. 926-934, Mar. 2010.
[9] P. Lezana, R. Aguilera, and D. E. Quevedo, "Model predictive control of an asymmetric flying capacitor converter," IEEE Trans. Ind. Electron., vol. 56, no. 6, pp. 1839-1846, Jun. 2009.
[10] W. C. Wu and R. M. Bass, "Analysis of charge pumps using charge balance," in Proc. IEEE PESC, Jun. 2000, vol. 3, pp. 1491-1496.
[11] M. D. Seeman and S. R. Sanders, "Analysis and optimization of switchedcapacitor DC-DC converters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 841-851, Mar. 2008.
[12] B. Axelrod, Y. Berkovich, S. Tapuchi, and A. Ioinovici, "Singlestage single-switch switched-capacitor buck/buck-boost-type converter," IEEE Trans. Aerosp. Electron. Syst., vol. 45, no. 2, pp. 419-430, Apr. 2009.
[13] G. Zhu and A. Ioinovici, "Switched-capacitor power supplies: DC voltage ratio, efficiency, ripple regulation," in Proc. IEEE ISCAS, May 1996, vol. 1, pp. 553-556.
[14] S. Ben-Yaakov, "On the influence of switch resistances on switchedcapacitor converter losses," IEEE Trans. Ind. Electron., vol. 59, no. 1, pp. 638-640, Jan. 2012.
[15] J. W. Kimball, P. T. Krein, and K. R. Cahill, "Modeling of capacitor impedance in switching converters," IEEE Power Electron. Lett., vol. 3, no. 4, pp. 136-140, Dec. 2005.
[16] D. Cao, S. Jiang, and F. Z. Peng, "Optimal design of multilevel modular switched-capacitor DC-DC converter," in Proc. IEEE ECCE, Sep. 2011, pp. 537-544.
[17] A. Ioinovici, "Switched-capacitor power electronics circuits," IEEE Circuits and Syst. Mag., vol. 1, no. 3, pp. 37-42, Sep. 2001.
[18] J. Han, A. Von Jouanne, and G. C. Temes, "Design and IC implementation of an ultra-low-ripple switched-capacitor-based buck DC-DC converter," in Proc. IEEE APEC, Mar. 2005, vol. 3, pp. 1447-1452.
[19] K. Jin, M. Nur, M. Xu, and F. C. Lee, "A switching-capacitor PWM DC-DC converter and its variations," IEEE Trans. Power Electron., vol. 25, no. 1, pp. 24-32, Jan. 2010.
[20] W. Lim, B. Choi, and Y. Kang, "Control design and closed-loop analysis of a switched-capacitor DC-to-DC converter," IEEE Trans. Aerosp. Electron. Syst., vol. 37, no. 3, pp. 1099-1107, Jul. 2001.
[21] H. S. H. Chung, S. Y. R. Hui, S. C. Tang, and A. Wu, "On the use of current control scheme for switched-capacitor DC/DC converters," IEEE Trans. Ind. Electron., vol. 47, no. 2, pp. 238-244, Apr. 2000.
[22] H. P. Le, S. R. Sanders, and E. Alon, "Design techniques for fully integrated switched-capacitor DC-DC converters," IEEE Trans. Solid-State Circuits, vol. 46, no. 9, pp. 2120-2131, Sep. 2011.
[23] J. Han, A. V. Jouanne, and G. C. Temes, "A new approach to reducing output ripple in switched-capacitor-based step-down DC-DC converters," IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1548-1555, Nov. 2006.
[24] D. Ma and F. Luo, "Robust multiple-phase switched-capacitor DC-DC power converter with digital interleaving regulation scheme," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 6, pp. 611-619, Jun. 2008.
[25] F. Su, W.-H. Ki, and C.-Y. Tsui, "Regulated switched-capacitor doubler with interleaving control for continuous output regulation," IEEE J. SolidState Circuits, vol. 44, no. 4, pp. 1112-1120, Apr. 2009.
[26] I. Chowdhury and D. Ma, "Design of reconfigurable and robust integrated SC power converter for self-powered energy-efficient devices," IEEE Trans. Ind. Electron., vol. 56, no. 10, pp. 4018-4028, Oct. 2009.
[27] R. Giral, L. Martinez-Salamero, and S. Singer, "Interleaved converters operation based on CMC," IEEE Trans. Power Electron., vol. 14, no. 4, pp. 643-652, Jul. 1999.
[28] S. C. Tan, S. Kiratipongvoot, S. Bronstein, A. Ioinovici, Y. M. Lai, and C. K. Tse, "Adaptive mixed on-time and switching frequency control of a system of interleaved switched-capacitor converters," IEEE Trans. Power Electron., vol. 26, no. 2, pp. 364-380, Feb. 2011.


Sitthisak Kiratipongvoot received the B.Eng. and M.Eng. degrees in electrical engineering from King Mongkut's University of Technology North Bangkok, Bangkok, Thailand, in 2001 and 2008, respectively.

From October 2008 to July 2012, he was a Research Assistant with the Department of Electronic and Information Engineering, The Hong Kong Polytechnic University, Kowloon, Hong Kong. Since August 2012, he has been a Research Assistant with the Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam, Hong Kong. His research interests include dc-dc converters, power factor correction ac-dc converters, resonant inverters, soft-switching techniques, renewable energy systems, electric vehicles, and wireless energy transfer.


Siew-Chong Tan (S'00-M'06-SM'11) received the B.Eng.(Hons.) and M.Eng. degrees in electrical and computer engineering from the National University of Singapore, Singapore, in 2000 and 2002, respectively, and the Ph.D. degree in electronic and information engineering from The Hong Kong Polytechnic University, Kowloon, Hong Kong, in 2005.

From October 2005 to May 2012, he was a Research Associate, and then a Postdoctoral Fellow, a Lecturer, and an Assistant Professor with the Department of Electronic and Information Engineering, The Hong Kong Polytechnic University. He was a Visiting Scholar at the Grainger Center for Electric Machinery and Electromechanics, University of Illinois at Urbana-Champaign, Champaign, from September to October 2009, and an Invited Academic Visitor at Huazhong University of Science and Technology, Wuhan, China, in December 2011. From January to October 2011, he was a Senior Scientist with the Agency for Science, Technology and Research, Singapore. He is currently an Associate Professor with the Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam, Hong Kong. His research interests are focused on the areas of power electronics and control, LED lighting, smart grids, and clean energy technologies.

Dr. Tan serves extensively as a Reviewer for various IEEE and IET TransACTIONS and journals on power, electronics, circuits, and control engineering. He is a coauthor of the book Sliding Mode Control of Switching Power Converters: Techniques and Implementation (CRC Press, 2011).


Adrian Ioinovici (M'84-SM'85-F'04) received the B.S. degree in electrical engineering and the D.Eng. degree from Gheorghe Asachi Technical University of Iasi, Iasi, Romania, in 1974 and 1981, respectively.

In 1982, he joined the Holon Institute of Technology, Holon, Israel, where he was a Professor with the Electrical and Electronics Engineering Department and served for several terms as its Head and as the Dean of the Engineering Faculty in 2007. During 1990-1995, he was a Reader and then a Professor with the Department of Electrical Engineering, The Hong Kong Polytechnic University, Kowloon, Hong Kong. He is the Director of the National Center of Power Electronics and Energy, School of Information Science and Technology, Sun Yat-Sen University, Guangzhou, China. His research interests are in simulation of power electronics circuits, switched-capacitor-based converters and inverters, soft-switching dc power supplies, and three-level converters. He is the author of the book Computer-Aided Analysis of Active Circuits (Marcel Dekker, 1990) and of the chapter "Power Electronics" in the Encyclopedia of Physical Science and Technology (Academic, 2001). His book Power Electronics and Energy Conversion Systems, Volume 1: Fundamentals and Hard-switching Converters will be published in March 2013. He has published more than 150 papers on circuit theory and power electronics.

Prof. Ioinovici has served a number of terms as the Chairman of the Technical Committee on Power Systems and Power Electronics of the IEEE Circuits and Systems (CAS) Society. He served repetitive terms as an Associate Editor for Power Electronics of the IEEE Transactions on Circuits and Systems I and as an Associate Editor for Power Electronics of the Journal of Circuits, Systems, and Computers. He served as an IEEE CAS Society Distinguished Lecturer during the period 1999-2002. He has been an Overseas Advisor of the IEICE Transactions, Japan. He was the Chairman of the Israeli chapter of the IEEE CAS Society between 1985 and 1990; served as the General Chairman of the Conferences ISCSC'86, ISCSC'88 (Herzlya, Israel), and SPEC'94 (Hong Kong); organized and chaired special sessions in power electronics at ISCAS'91, ISCAS'92, ISCAS'95, and ISCAS'00; and was a member of the Technical Program Committee at the Conferences ISCAS'91-ISCAS'95, ISCAS'06, and PESC'92-PESC'95, the Track Chairman at ISCAS'96 and ISCAS'99-ISCAS'05, a Cochairman of the Special Session's Committee at ISCAS'97 and chaired sessions at almost all ISCAS in the years 1991-2011, a member of technical committee and a Session Chair at PESC'06-PESC'08, an international program committee member of IASTED'04-IASTED'10, an international advisory committee member of IEEE Conference on Industrial Electronics and Applications in 2006-2012, of the International Power Electronics and Motion Control Conference in 2009, and of the International Symposium on Power Electronics for Distributed Generation Systems in 2010, a Cochairman of the Tutorial Committee at ISCAS'06, and a Cochair of the Special Session Committee at ISCAS'10, Paris. He was a Guest Editor of Special Issues of the IEEE Transactions on Circuits and Systems I (August 1997 and August 2003) and a Special Issue on Power Electronics of the Journal of Circuits, System and Computers (August 2003). He was invited to give the keynote speech at the 19th China Power Supply Society Conference in November 2011, Shanghai, China, and IPEMC ECCE Asia in 2012, Harbin, China. He serves as a Track Chairman for the 10th IEEE International Conference on Power Electronics and Drive Systems, 2013, Kitakyushu, Japan.


[^0]:    Manuscript received September 12, 2012; revised October 29, 2012; accepted November 23, 2012. Date of publication December 11, 2012; date of current version June 21, 2013. This work was supported by The Hong Kong Polytechnic University under Internal Competitive Research Grant 4-ZZ7X.
    S. Kiratipongvoot and S.-C. Tan were with the Department of Electronic and Information Engineering, The Hong Kong Polytechnic University, Kowloon, Hong Kong. They are now with the Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam, Hong Kong (e-mail: enksvolt@gmail.com; sctan@eee.hku.hk).
    A. Ioinovici is with the Center for Power Electronics and Energy, School of Information Science and Technology, Sun Yat-Sen University, Guangzhou 510275, China (e-mail: adrian@hit.ac.il).

    Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

    Digital Object Identifier 10.1109/TIE.2012.2232259

