



<b>Title</b>	<b>A novel MONOS memory with high- HfLaON as charge-storage layer</b>
<b>Author(s)</b>	<b>Liu, L; Xu, JP; Ji, F; Huang, XD; Lai, PT</b>
<b>Citation</b>	<b>IEEE Transactions on Device and Materials Reliability, 2011, v. 11 n. 2, p. 244-247</b>
<b>Issued Date</b>	<b>2011</b>
<b>URL</b>	<b><a href="http://hdl.handle.net/10722/155623">http://hdl.handle.net/10722/155623</a></b>
<b>Rights</b>	<b>IEEE Transactions on Device and Materials Reliability. Copyright © IEEE</b>

# A Novel MONOS Memory With High- $\kappa$ HfLaON as Charge-Storage Layer

L. Liu, J. P. Xu, F. Ji, X. D. Huang, and P. T. Lai

**Abstract**—MIS capacitors with a high- $\kappa$  HfLaON or HfLaO gate dielectric are fabricated by using a reactive sputtering method to investigate the applicability of the films as a novel charge-storage layer in a metal–oxide–nitride–oxide–silicon nonvolatile memory device. Experimental results indicate that the MIS capacitor with a HfLaON gate dielectric exhibits a large memory window, high program/erase speed, excellent endurance property, and reasonable retention. The involved mechanisms for these promising characteristics with HfLaON are thought to be in part from nitrogen incorporation leading to higher density of traps with deeper levels and, thus, higher trapping efficiency, stronger Hf–N and La–N bonds, and more stable atomic structure and HfLaON–SiO<sub>2</sub> interface, as compared to the HfLaO dielectric.

**Index Terms**—Charge-storage layer (CSL), endurance, HfLaON, metal–oxide–nitride–oxide–silicon (MONOS) memory, program/erase (P/E) characteristics.

## I. INTRODUCTION

ACCORDING to the International Technology Roadmap for Semiconductors, the metal–oxide–nitride–oxide–silicon (MONOS) memory devices with the mechanism of charge trapping have been proposed as a potential candidate for replacing the conventional floating-gate nonvolatile memory devices, which will face serious challenges upon further scaling down [1]. In order to achieve a large memory window, fast program/erase (P/E) at low operating voltage, and good data retention simultaneously, extensive researches have been performed, involving the gate electrode [2], blocking layer [3], and tunneling layer [4] as well as the charge-storage layer (CSL) [5]–[7] of the device. Among them, the CSL is believed to be a critically important part of MONOS nonvolatile memory and has become a hot research topic. Some high- $\kappa$  dielectric materials, e.g., HfO<sub>2</sub> [5], HfAlO [6], and La<sub>2</sub>O<sub>3</sub> [7], have been proposed to replace Si<sub>3</sub>N<sub>4</sub> as the CSL of the SONOS (MONOS)-type flash memories for better charge-storage capability. The larger conduction-band offset of HfO<sub>2</sub> [8] is expected to result in better retention compared to smaller offset dielectrics [5]. However, preexisting traps in HfO<sub>2</sub>-based di-

electrics not only contribute to P/E functions but also are the cause of VT instability, mobility, and reliability degradations [9]. The high hygroscopy of La<sub>2</sub>O<sub>3</sub> is a challenge for its integration with the CMOS technology and also is a likely cause of reliability degradation. It was reported that some high- $\kappa$  dielectrics (e.g., HfO<sub>2</sub> and HfSiO) that incorporated La could be used for high-performance CMOS technology to enhance digital and analog performances as well as reliability characteristics [9]. On the other hand, it is generally accepted that heavy nitridation induces a high density of electron traps with large capture cross section [10], and N incorporation in HfO<sub>2</sub> results in beneficial characteristics, including excellent resistance to interdiffusion of elements between different layers, higher dielectric strength [11], and enhanced immunity to damages induced by high-field stress [12]. In view of the aforementioned two points, it is hoped that better charge-trapping properties and dielectric performances could be achieved by simultaneously incorporating La and N into the HfO<sub>2</sub> thin film. Therefore, in this paper, a capacitor with a HfLaON gate dielectric is fabricated, and its memory characteristics are carefully examined through comparison with another MIS capacitor with a HfLaO gate dielectric. It is found that a large memory window, high P/E speed, and reasonable retention characteristics can be obtained when HfLaON is used as the CSL.

## II. EXPERIMENT DETAILS

MIS capacitors with a HfLaON or HfLaO high- $\kappa$  dielectric were fabricated on a (100)-oriented p-type Si wafer with a resistivity of 5–10  $\Omega \cdot \text{cm}$ . After RCA cleaning, the wafers were put in diluted HF for 1 min to remove the native SiO<sub>2</sub>. First, 3-nm SiO<sub>2</sub> was thermally grown at 900 °C in dry O<sub>2</sub>, and then, the wafers were immediately transferred to the high- $\kappa$  deposition vacuum chamber (Vacuum Discovery Deposition System made by DENTON Corporation). A nominal 15-nm HfLaON film was deposited by the reactive sputtering of a HfLa target (at a power of 24 W) in an Ar : O<sub>2</sub> : N<sub>2</sub> (24 : 3 : 6) ambient at room temperature. A postdeposition annealing was carried out in N<sub>2</sub> at 400 °C for 120 s. Al was evaporated to form the gate electrode by lithography with an area of  $7.85 \times 10^{-5} \text{ cm}^{-2}$  and also evaporated on the wafer back side for the bottom electrode. Finally, metal annealing was completed in H<sub>2</sub>/N<sub>2</sub> forming gas (5% H<sub>2</sub>) at 300 °C for 20 min. For comparison, a nominal 15-nm HfLaO film was prepared by the reactive sputtering of a HfLa target in an Ar : O<sub>2</sub> (24 : 6) ambient, with other processing conditions being the same.

For evaluating the P/E characteristics and memory window of the devices, high-frequency (1-MHz)  $C$ - $V$  curves were

Manuscript received November 24, 2010; accepted February 9, 2011. Date of publication February 22, 2011; date of current version June 15, 2011. This work was supported in part by the National Natural Science Foundation of China under Grant 60976091, by the Postdoctoral Science Foundation of China under Grant 20100470056, and by the University Development Fund (Nanotechnology Research Institute, 00600009) of the University of Hong Kong.

L. Liu, J. P. Xu, and F. Ji are with the Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China (e-mail: jpxu@mail.hust.edu.cn).

X. D. Huang and P. T. Lai are with the Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong (e-mail: laip@eee.hku.hk).

Digital Object Identifier 10.1109/TDMR.2011.2117428





Fig. 1.  $C$ - $V$  curves of the (a) HfLaON capacitor and (b) HfLaO capacitor at different P/E voltages for 1 ms. A similar P/E function to nonvolatile memory is demonstrated in the two devices.

measured at room temperature using an HP4284A precision  $LCR$  meter, from which the flat-band voltage was extracted by assuming  $C_{fb}/C_{ox} = 0.5$  ( $C_{fb}$  and  $C_{ox}$  are the flat-band and oxide (or accumulation) capacitances, respectively). Operating voltages were supplied by an HP4156A precision semiconductor parameter analyzer. All measurements were carried out under a light-tight and electrically shielded condition.

### III. RESULTS AND DISCUSSION

For determining the shift of the flat-band voltage, the normalized  $C$ - $V$  curves are measured. The capacitance in accumulation is 43 and 36 pF for the HfLaON and HfLaO MIS devices, respectively.

Fig. 1(a) and (b) shows the  $C$ - $V$  characteristics of the HfLaON and HfLaO high- $\kappa$  gate-dielectric MIS capacitors, respectively, after applying different P/E voltages for 1 s by an HP4156A analyzer. The shift of the flat-band voltage ( $\Delta V_{fb}$ ) is extracted from the measured  $C$ - $V$  curves under different P/E voltages, and the memory window is determined from the positive and negative shifts of the flat-band voltage. As can be





Fig. 2.  $C$ - $V$  characteristics of (a) HfLaON capacitor and (b) HfLaO capacitor after applying  $\pm 10$  V voltages for different times. For HfLaON capacitor, the close  $V_{fb}$  change for different P/E times indicates the fast switching time.

seen from Fig. 1, the memory window of the HfLaON capacitor at P/E voltages of  $\pm 8$  V,  $\pm 10$  V, and  $\pm 12$  V is 2.50, 3.15, and 3.25 V, respectively, and becomes 1.05, 1.30, and 1.40 V under the same P/E voltages for the HfLaO capacitor. The larger memory window for HfLaON compared to HfLaO, even at lower P/E voltages for the HfLaON, indicates that HfLaON has a higher trapping capability as a CSL and can be more effectively programmed and erased. This could be ascribed to nitridation-induced trap generation [10] so that total trap density in HfLaON is higher than that in HfLaO, which is supported by a large  $C$ - $V$  hysteresis (0.50 V) when measuring the HF  $C$ - $V$  curve of the fresh HfLaON sample under dark conditions, swept in both directions (the hysteresis is only 0.20 V for the HfLaO sample), implying a large quantity of deep-level traps in HfLaON.

The P/E performances are evaluated in terms of the flat-band-voltage change ( $\Delta V_{fb}$ ) by applying a P/E voltage of  $\pm 10$  V for 0.1 to 100 ms. As shown in Fig. 2(a), for the HfLaON capacitor, a large  $+\Delta V_{fb}/-\Delta V_{fb}$  is observed when the P/E time reaches 0.1 ms/1 ms, and then,  $+\Delta V_{fb}/-\Delta V_{fb}$  gradually saturates from 0.1 ms/1 ms to 100 ms, respectively, suggesting




Fig. 3. Endurance of the two capacitors. The P/E of each cycle is performed at  $\pm 12$  V for 100  $\mu$ s/1 ms, respectively.

a P/E time of  $\sim 0.1$  ms/1 ms at an operating voltage of  $\pm 10$  V. The rapid saturation of  $\Delta V_{fb}$  in short P/E time indicates faster switching for the HfLaON sample than the HfLaO sample. This is because the incorporation of N atoms can effectively increase the permittivity of the dielectric, as calculated to be 17.6 and 12.9 for HfLaON and HfLaO, respectively, from the formula of  $\epsilon_{ox} = \epsilon_{SiO_2} \times t_{ox}/CET = t_{ox}/(t_{SiO_2}/\epsilon_{SiO_2} + t_{die}/\epsilon_{die})$ , where  $CET$  is the capacitance equivalent thickness;  $t_{SiO_2}$ ,  $\epsilon_{SiO_2}$ ,  $t_{die}$ , and  $\epsilon_{die}$  are the physical thickness and relative permittivity of the  $SiO_2$  and high- $\kappa$  dielectric layers. The high permittivity can decrease the equivalent oxide thickness [13] ( $CET = 6.3$  and  $7.5$  nm for HfLaON and HfLaO, respectively). When the gate voltage is applied, a higher electric field ( $E$ ) will be built across the  $SiO_2$  ( $E \propto \text{permittivity}^{-1}$  for the plate capacitor), leading to a larger energy-band bending and thus enhancing carrier injection from the substrate to the HfLaON film (CSL) or from the HfLaON film to the substrate. Also, the high operating speed is associated with the high trapping efficiency of HfLaON.

Fig. 3 shows the endurance properties of the two capacitors. The memory window remains almost unchanged for both capacitors after  $10^5$  cycles, and no closing or overprogramming phenomenon is observed. The incorporation of La into  $HfO_2$  has been shown to improve the electrical and reliability performances through modifying its interface and bulk dielectric characteristics [14], and this, in part, may be why both the HfLaON and HfLaO capacitors exhibit good endurance characteristics. In addition, since the incorporation of N atoms into HfLaO can improve its memory window, the high- $\kappa$  HfLaON dielectric is preferred over HfLaO as the CSL in the memory devices of the charge-trapping type.

Data retention is one of the most important characteristics for nonvolatile memory applications. Here, the room-temperature retention characteristic is examined by measuring the  $C-V$  curves and extracting the  $V_{fb}$  change after removing the P/E voltage at successive times from 1 to 10 000 s. Fig. 4 shows the  $V_{fb}$  variation with time after programming or erasing at  $\pm 12$  V or  $-12$  V, respectively, for 1 ms. An extrapolated ten-year memory window of 2.00 or 0.60 V is obtained for the HfLaON




Fig. 4. Retention characteristics of the two capacitors after removing 1-ms P/E voltages at  $\pm 12$  V.

capacitor (initial memory window of 3.05 V) or the HfLaO capacitor (initial memory window of 1.40 V), respectively. The loss of the memory window after ten years is 34% for the former and 57% for the latter. The improved retention characteristic of the HfLaON film could be due to the formation of strong La-N and Hf-N bonds. Also, an expected high density of traps with deeper energy levels in HfLaON may be responsible for the improved retention. In addition, the N incorporation near the HfLaON- $SiO_2$  interface could effectively block the diffusion of Si and O atoms [15] and give a stable HfLaON- $SiO_2$  interface, thus reducing the leakage current and enhancing the retention property. It is expected that, if suitable blocking and tunneling layers are prepared, a better retention property could be obtained for the case of HfLaON as the CSL.

#### IV. CONCLUSION

Experimental results indicate that high- $\kappa$  HfLaON has potential for use as a CSL for MONOS devices. The MIS capacitor with a HfLaON gate dielectric exhibits programmable and erasable characteristics with a large memory window, high P/E speed, excellent endurance property, and reasonable data retention. The improved memory characteristics for HfLaON compared to HfLaO are attributed to an expected higher density of traps with deeper levels due to nitrogen addition and, thus, to higher trapping efficiency, stronger Hf-N and La-N bonds, and a more stable HfLaON- $SiO_2$  interface. Also, the HfLaON film has higher crystallization temperature and improved structural stability for integration with the current CMOS technology. Therefore, it is a potential candidate as the CSL of MONOS nonvolatile memory devices.

#### REFERENCES

- [1] T.-Y. Chiang, T.-S. Chao, Y.-H. Wu, and W.-L. Yang, "High-program/erase speed SONOS with in situ silicon nanocrystals," *IEEE Electron Device Lett.*, vol. 29, no. 10, pp. 1148–1151, Oct. 2008.
- [2] C. H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, K. C. Park, and K. Kim, "A novel SONOS structure of  $SiO_2/SiN/Al_2O_3$  with TaN metal gate for multi-giga bit flash memories," in *IEDM Tech. Dig.*, 2003, pp. 26.5.1–26.5.4.

- [3] M. Specht, H. Reisinger, M. Stadel, F. Hofmann, A. Gschwandtner, E. Landgraf, R. J. Luyken, T. Schulz, J. Hartwich, L. Dreeskornfeld, W. Rosner, J. Kretz, and L. Risch, "Retention time of novel charge trapping memories using  $\text{Al}_2\text{O}_3$  dielectrics," in *Proc. IEEE ESSDERC*, 2003, pp. 155–158.
- [4] B. Govoreanu, P. Blomme, J. Van Houdt, and K. De Meyer, "Enhanced tunneling current effect for nonvolatile memory applications," *Jpn J. Appl. Phys.*, vol. 42, no. 48, pp. 2020–2024, 2003.
- [5] Y. Q. Wang, W. S. Hwang, G. Zhang, G. Samudra, Y.-C. Yeo, and W. J. Yoo, "Electrical characteristics of memory devices with a high- $\kappa$   $\text{HfO}_2$  trapping layer and dual  $\text{SiO}_2/\text{Si}_3\text{N}_4$  tunneling layer," *IEEE Trans. Electron Devices*, vol. 54, no. 10, pp. 2699–2705, Oct. 2007.
- [6] M. She, "Semiconductor flash memory scaling," Ph.D. dissertation, Univ. Calif. Berkeley, Berkeley, CA, 2003.
- [7] Y. H. Lin, C. H. Chien, T.-Y. Yang, and T.-F. Lei, "Two-bit lanthanum oxide trapping layer nonvolatile flash memory," *J. Electrochem. Soc.*, vol. 154, no. 7, pp. H619–H622, May 2007.
- [8] G. Zhang, X. Wang, W. J. Yoo, and M. Li, "Spatial distribution of charge traps in a SONOS-type flash memory using a high- $\kappa$  trapping layer," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3317–3324, Dec. 2007.
- [9] W.-H. Choi, I.-S. Han, H.-M. Kwon, T.-G. Goo, M.-K. Na, and O.-S. Yoo, "Comparison of La-based high- $\kappa$  dielectrics:  $\text{HfLaSiON}$  and  $\text{HfLaON}$ ," *Microelectron. Eng.*, vol. 83, no. 3, pp. 268–271, Mar. 2009.
- [10] S.-T. Chang, N. M. Johnson, and S. A. Lyon, "Capture and tunnel emission of electrons by deep levels in ultra-thin nitride oxides on silicon," *Appl. Phys. Lett.*, vol. 44, no. 33, pp. 316–318, Feb. 1984.
- [11] T. Ito, T. Nakamura, and H. Ishikawa, "Advantages of thermal nitride and nitroxide gate films in VLSI process," *IEEE Trans. Electron Devices*, vol. ED-29, no. 4, pp. 498–502, Apr. 1982.
- [12] S. K. Lai, J. Lee, and V. K. Dham, "Electrical properties of nitrated-oxide systems for use in gate dielectrics and EEPROM," in *IEDM Tech. Dig.*, 1983, pp. 190–193.
- [13] P. D. Kirsch, C. S. Kang, J. Lozano, J. C. Lee, and J. G. Ekerdt, "Electrical and spectroscopic comparison of  $\text{HfO}_2/\text{Si}$  interfaces on nitrated and un-nitrated  $\text{Si}(100)$ ," *J. Appl. Phys.*, vol. 91, no. 7, pp. 4353–4363, Apr. 2002.
- [14] W.-H. Choi, H.-M. Kwon, I.-S. Han, T.-G. Goo, M.-K. Na, C. Y. Kang, G. Bersuker, B. H. Lee, Y.-H. Jeong, H.-D. Lee, and R. Jammy, "A comprehensive and comparative study of interface and bulk characteristics of nMOSFETs with La-incorporated high- $\kappa$  dielectrics," in *IEDM Tech. Dig.*, 2008, pp. 1–4.
- [15] T.-M. Pan, S.-J. Hou, and C.-H. Wang, "Effects of nitrogen content on the structure and electrical properties of high- $\kappa$   $\text{NdOxNy}$  gate dielectrics," *J. Appl. Phys.*, vol. 103, no. 12, pp. 124 105–124 112, 2008.



**L. Liu** received the B.S. degree in microelectronics from Huazhong University of Science and Technology (HUST), Wuhan, China, in 2008, where she is currently working toward the Ph.D. degree in microelectronics and solid state electronics in the Department of Electronic Science and Technology.

She has worked on the modeling and simulation of characteristics of Flash memory. She is currently focusing on advanced SONOS nonvolatile memory devices with high- $\kappa$  dielectrics.




**J. P. Xu** received the B.S., M.S., and Ph.D. degrees in microelectronics from Huazhong University of Science and Technology (HUST), Wuhan, China, in 1982, 1984, and 1993, respectively.

From 1997 to 1999, he was a Postdoctoral Fellow with The University of Hong Kong, Hong Kong, and was engaged in study on thin gate dielectric for very large scale integration and gate dielectric of SiC MOS devices. He is currently a Full Professor with the Department of Electronic Science and Technology, HUST. His current research interests include the high- $\kappa$  gate dielectric MOS devices, SONOS nonvolatile memory, and the reliability of small MOSFETs.



**F. Ji** received the B.S. and M.S. degrees from Wuhan University, Wuhan, China, in 1999 and 2004, respectively, and the Ph.D. degree from Huazhong University of Science and Technology (HUST), Wuhan, in 2007.

He is currently a Postdoctoral with HUST. His current research interests include the high- $\kappa$  gate dielectric and its modeling and simulation and the reliability of small-scaled Si and Ge MOSFETs.



**X. D. Huang** received the B.Eng. and M.Eng. degrees from Southeast University, Nanjing, China, in 2005 and 2008 respectively. He is currently working toward the Ph.D. degree in the Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong.

His research interests are high- $\kappa$  gate dielectrics and nonvolatile memories.



**P. T. Lai** (M'90–SM'04) received the B.Sc. (Eng.) degree from The University of Hong Kong, Hong Kong. His Ph.D. research at The University of Hong Kong was on the design of a small-sized MOS transistor with emphasis on narrow-channel effects. The work involved the development of both analytical and numerical models, the study of this effect in relation to different isolation structures, and the development of efficient numerical algorithms for device simulation.

He worked as a Postdoctoral Fellow with the University of Toronto, Toronto, ON, Canada. He proposed and implemented a novel self-aligned structure for a bipolar transistor and designed and implemented an advanced poly-emitter bipolar process with emphasis on self-alignment and trench isolation. He is currently with the Department of Electrical and Electronic Engineering, The University of Hong Kong. His current research interests are on thin gate dielectrics for FET devices based on Si, SiC, GaN, Ge, and organics and on microsensors for detecting gases, heat, light, and flow.