

The HKU Scholars Hub

1b The University of Hong Kong 香港大学学術庫



Title	Post-stress interface trap generation induced by oxide-field stress with FN injection
Author(s)	Chen, TP; Li, S; Fung, S; Baling, CD; Lo, KF
Citation	leee Transactions On Electron Devices, 1998, v. 45 n. 9, p. 1972- 1977
Issued Date	1998
URL	http://hdl.handle.net/10722/43238
Rights	©1998 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

Post-Stress Interface Trap Generation Induced by Oxide-Field Stress with FN Injection

T. P. Chen, Stella Li, S. Fung, C. D. Beling, and K. F. Lo

Abstract—Interface trap generation in nMOS transistors during both stressing and post-stress periods under the conditions of oxide field (dynamic and dc) stress with FN injection is investigated with charge pumping technique. In contrast to the post-stress interface trap generation induced by hot carrier stress which is a logarithmical function of post-stress time, the poststress interface trap generation induced by oxide-field stress with FN injection first increases with post-stress time but then becomes saturated. The mechanisms for the interface trap generation in both stressing and post-stress periods are described.

Index Terms— Integrated circuit reliability, MOS devices, MOSFET's, semiconductor device reliability, silicon materials/ devices.

I. INTRODUCTION

T IS well known that the injection of hot carriers (electrons and/or holes) from the drain of n-channel MOSFET's results in the generation of fast interface traps and in the trapping of charges in the gate oxide, and both effects can result in the degradation of device performance. Recently, a post-stress increase of the interface trap generation induced by hot-carrier stress was reported [1], [2], and the poststress effect is attributed to the release of hydrogen by the thermal detrapping of the injected holes. On the other hand, high voltage stress of thin gate oxide will also lead to trap generation in the oxide and at the interfaces [3], causing reliability problems in devices. There have been many studies on oxide field stress (for example, [3]-[5]), but most of them were carried out under the conditions of dc voltage. There has been relatively little information concerning trap generation at the interface under dynamic oxide field stress. Interface trap generation under dynamic stress conditions has been investigated in previous studies [6]-[9], but some controversies still exist. As the oxide field stress with FN injection may lead to the trapping of holes in the oxide, it is interesting to ask whether there is a post-stress interface trap generation induced by the oxide field stress, similarly to the situation of hot-carrier stress. In this work, we will show that dynamic (bipolar, and positive and negative unipolar) and dc (positive and negative) oxide field stresses with FN injection also lead to post-stress interface trap generation. In contrast to the post-

Manuscript received October 1, 1997; revised March 25, 1998. The review of this paper was arranged by Editor C.-Y. Lu.

K. F. Lo is with Chartered Semiconductor Manufacturing Ltd., Singapore 738406.

Publisher Item Identifier S 0018-9383(98)06422-3.

stress interface trap generation induced by hot-carrier stress which proceeds logarithmically with post-stress time [1], the post-stress interface trap generation induced by oxide field stress with FN injection first increases with post-stress time but then becomes saturated. A model based on the release of hydrogen by detrapping of the trapped holes in the oxide is used to explain the post-stress interface trap generation.

II. EXPERIMENTS

The devices used in this study are packaged n-channel MOSFET's with a gate length of 0.5 μ m, a gate width of 50 μ m, an oxide thickness of 110 Å, and a source/drain junction depth of 0.2 μ m. The devices are of polysilicon gate fabricated on *p*-substrate with a 0.5 μ m process.

Dynamic voltage or dc voltage is applied to the gate electrode to stress the devices at room temperature. During the stressing process, the source, drain, and substrate are grounded. For dynamic stress, bipolar and unipolar square waveforms are used. A symmetric bipolar pulse train with equal pulse width is used in bipolar stress. The unipolar stress consists of two types, i.e., the positive unipolar stress and the negative unipolar stress. For dc stress, both positive and negative voltage are used. In all the stress experiments, the magnitude of stress voltage is set to be 10 V.

Interface trap density N_{it} is determined by charge pumping technique. Charge pumping measurement is carried out with a HP 4155A semiconductor parameter analyzer and a Toellner 7704 function generator at room temperature. The device under test (DUT) is mounted in a HP 16442A test fixture. For the charge pumping measurement, the frequency and amplitude of the voltage pulse applied to the gate electrode is 300 kHz and 4 V, respectively, and the source and drain are grounded. The interface trap density is monitored before and immediately after stress, and after a certain post-stress time. Note that during the post-stress period (the period after the termination of stress), the gate, source, drain, and substrate are all grounded. The interface trap density for fresh devices, i.e., the prestress interface trap density is in the order of 10^{10} cm⁻².

III. RESULTS AND DISCUSSIONS

For the same magnitude of applied voltage, the electric field strength in the oxide film is different for positive and negative voltages. The electric field in the oxide film E_{ox} is evaluated as follows. For inversion, E_{ox} is obtained by taking into account the flat-band voltage V_{FB} and the substrate potential $2\phi_F$ ($q\phi_F$ is the energy difference between the midgap

T. P. Chen, S. Li, S. Fung, and C. D. Beling are with the Solid State Laboratory, Department of Physics, The University of Hong Kong, Hong Kong.



Fig. 1. Gate current I_g as a function of gate voltage V_g . The measurement is carried out on fresh devices. Gate current is measured when the gate voltage is swept from 0 V to positive or negative voltage at a low sweep rate.

position and the Fermi level in the bulk of the substrate) as [4]

$$E_{\rm ox} = (V_g - V_{FB} - 2\phi_F)/t_{\rm ox} \tag{1}$$

where V_g is the voltage applied to the gate and t_{ox} is the thickness of the oxide film. For accumulation, E_{ox} is defined as [4]

$$E_{\rm ox} = (V_g - V_{FB} - 0.55 + \phi_F)/t_{\rm ox}.$$
 (2)

As the substrate is p-type, positive voltage corresponds to the inversion while the negative voltage corresponds to the accumulation. The values of V_{FB} and ϕ_F are -1.36 V and 0.48 V, respectively, for the 110-Å oxide film grown on the *p*type substrate. If we take the electric field of 6 MV/cm across the oxide film as the criterion of the start of the FN tunneling [4], it is estimated from (1) and (2) that the FN tunneling current starts to build up at around 6 V for positive voltage and at around -8 V for negative voltage for the devices used in this study. This has been confirmed by Fig. 1. As mentioned above, the amplitude of stress voltage used in this study is 10 V. Based on (1) and (2), this gives an oxide field of 9.45 and 7.92 MV/cm for positive voltage and negative voltage, respectively. Obviously, the amplitude of stress voltage leads to FN tunneling across the gate oxide.

As shown in Fig. 2(a) for negative voltage, electrons are injected from the gate to the oxide conduction band by FN tunneling and are accelerated toward the substrate. Some of the electrons reach the $SiO_2/substrate$ interface and lose their energy as they drop to the conduction band of the silicon. Part of the energy is converted to interface trap generation as the chemical bonds at the interface are broken by the energetic electrons. In addition, electron-hole pairs in the substrate are also generated by the energetic electrons, and the generated



Fig. 2. Schematic energy band diagram for FN injection under (a) negative voltage and (b) positive voltage.

holes are injected into the oxide. Then, some of the trapped holes may recombine with electrons, leading to interface trap generation [6]. The release of hydrogen due to the reaction of the holes with the Si-H bonds in the oxide may create interface traps also (see discussions below). On the other hand, as shown in Fig. 2(b) for positive voltage, electrons are injected from the substrate toward the gate by FN tunneling, and some of the electrons release their energy at the poly-Si/SiO₂ interface, generating electron-hole pairs in the poly-Si. The generated holes will then be injected into the oxide. Holes may also be generated inside the oxide via impact ionization [6]. Some of the holes drift to the SiO₂/substrate interface (the cathode) under the influence of the applied electric field, and the recombination of the holes with electrons leads to trap generation at the interface. For both negative and positive voltage stresses, holes are generated and injected into the oxide. The holes may react with the Si-H bonds in the SiO₂ layer, leading to the release of hydrogen (H or H⁺). The released hydrogen may also create some interface traps. This mechanism may play a role during both the stressing and



Fig. 3. Interface trap generation by oxide field stress (the amplitude of stress voltage is 10 V) as a function of stress time. (a) Bipolar voltage with a frequency of 3 MHz, (b) unipolar (positive and negative) voltage with a frequency of 3 MHz, and (c) dc (positive and negative) voltage. $\Delta N_{it} = N_{it}$ (at the time immediately after stress)— N_{it} (before stress).

post-stress periods. The details for this mechanism will be described below. In summary, for positive voltage, the two mechanisms including the recombination of trapped holes with electrons and the release of hydrogen may be involved in the interface trap generation. For negative voltage, in addition to the two mechanisms, the mechanism of bond breaking at the interface by the energetic electrons may also be responsible for the interface trap generation. It should be pointed out that the two mechanisms for positive voltage described above are somewhat similar to those proposed by DiMaria *et al.* [15]–[17]. According to their model [15]–[17], the interface trap generation near the cathode (i.e., the substrate) caused by mobile hydrogen release from near the anode (i.e., the gate)/oxide interface by hot electrons and b)

trap generation near the cathode caused by electron/trappedhole recombination where holes are generated in the oxide bulk by impact ionization.

The interface trap generation under the stresses of bipolar, unipolar (positive and negative) and dc (positive and negative) voltage as a function of stress time is shown in Fig. 3. It is evident from Fig. 3 that, for all the stress experiments, interface trap generation is a logarithmical function of stress time, in the form of $\Delta N_{it} = A \log(t) + B$, where t is the stress time, and A and B are two constants which are different for different stress conditions. This is different from the stresstime dependence of hot-carrier stress which can be described by a power law [10]–[12]. As can be seen in Fig. 3, for both unipolar and dc stresses, the positive voltage generates more interface traps than the negative voltage. The reason for this



(c)

Fig. 4. Post-stress interface trap generation as a function of post-stress time. The devices are subjected to the following stresses (the amplitude of stress voltage is 10 V) for 20 min. (a) Bipolar (300 kHz) voltage, (b) unipolar (positive and negative, 300 kHz) voltage, and (c) dc (positive and negative) voltage. $\Delta N_{it} = N_{it}$ (post-stress time)— N_{it} (at the time immediately after stress).

situation is that in the present study, the oxide field for the positive voltage (9.45 MV/cm) is significantly higher than that for the negative voltage (7.92 MV/cm), and thus the positive voltage leads to much more charges passing through and injected into the oxide. However, the negative voltage has a higher rate of interface trap generation, as shown in Fig. 3(c). The mechanism of the bond breaking at the interface by energetic electrons under negative voltage stress is possibly responsible for this phenomenon (see the above discussions on the mechanisms for interface trap generation). Comparing Fig. 3(b) with Fig. 3(c), one can also find that the positive unipolar stress has about the same interface trap generation rate as the positive dc stress. On the other hand, Fig. 3 shows that bipolar stress gives the highest level of interface trap generation. This is consistent with the observation of Rosenbaum *et al.* [6], [7]. They reported that interface trap generation is enhanced under bipolar stress conditions. They pointed out that this is not surprising in light of the evidence which interface traps can be generated by the recombination of trapped holes with electrons, and the scenario of hole generation and detrapping when the field reverses can explain large interface trap generation under bipolar stress [6], [7].

For hot-carrier stress, a post-stress increase of the interface trap generation was reported [1]. Similarly, for both dynamic and dc oxide field stresses with FN injection, a post-stress interface trap generation is also observed in this study. In the following post-stress experiments, the DUT's are first stressed by bipolar, unipolar (positive and negative), or dc (positive and negative) voltage with the amplitude of 10 V for 20 min, and then, the interface trap density is monitored as a function of post-stress time. The results are shown in Fig. 4. In contrast to the stress time dependence of interface trap generation shown in Fig. 3, the post-stress interface trap generation first increases with post-stress time but then becomes saturated. Note that for different stress conditions including bipolar, unipolar (positive and negative), and dc (positive and negative) voltage, the poststress time dependence of interface trap generation is similar. This post-stress time dependence is different from that of the hot-carrier-induced post-stress interface trap generation. For hot-carrier stress, the post-stress interface trap generation proceeds logarithmically with time [1]. However, the present post-stress time dependence is similar to that of interface trap generation induced by pulsed ionizing radiation [13]. In [13], the post-stress time dependence of interface trap generation induced by radiation was explained successfully by a two-stage model. In the first stage, radiation creates holes in the oxide which react in the oxide bulk to produce positively charged ions, probably H⁺. In the second stage, the H⁺ ions move by dispersive transport to the Si/SiO₂ interface, where they can break a Si-H bond and create an interface trap.

In the following discussions, we will explain the post-stress interface trap generation induced by oxide-field stress with FN injection using a model similar to the two-stage model mentioned above. As discussed above, for both positive and negative voltage stresses, holes are generated and are injected into the oxide, and some of them are trapped in the oxide. The trapped holes may be detrapped thermally or under the influence of applied electric field. Thermal detrapping can take place during both the stressing and post-stress periods. After detrapping, the holes may react with the Si-H bonds in the SiO₂ layer and the reaction may occur according to one of the following processes [14]:

 $Si-H + h^+ \rightarrow Si + H^+$

or

$$Si-H + h^+ \to Si + H^+ \tag{3}$$

$$\mathrm{Si-H} + h^+ \to \mathrm{Si^+} + \mathrm{H}.$$
 (4)

The first process will lead to the release of positive hydrogen ions while the second one will lead to the release of neutral hydrogen atoms. During the post-stress period, the released hydrogen atoms may move by dispersive transport to the SiO₂/substrate interface where they can break a Si-H bond and create an interface trap Si• according to one of the following processes [1]:

or

$$\mathrm{Si-H} + \mathrm{H}^+ + \mathrm{e}^- \to \mathrm{Si} \bullet + \mathrm{H}_2 \tag{5}$$

$$\text{Si-H} + \text{H} \rightarrow \text{Si} \bullet + \text{H}_2.$$
 (6)

This model shows that the trapped holes play a key role in the post-stress interface trap generation. Obviously, the poststress interface trap generation will be limited by the amount of the trapped holes which are available in the post-stress period. This has been confirmed by experiment. As shown in Fig. 4, different stress conditions lead to different values of the saturated post-stress interface trap density. As described above, the bipolar stress creates the largest number of interface traps

during the stressing period (see Fig. 3). However, the bipolar stress gives the smallest percentage of post-stress interface trap generation (see Fig. 4). Under bipolar-stress conditions, the reversal of electric field will enhance the detrapping of the trapped holes during stressing, giving rise to a large interface trap generation in terms of the recombination of the holes with the injected electrons. On the other hand, the enhancement of detrapping leads to less trapped holes available in the poststress period. This explains why the bipolar stress gives the smallest percentage of post-stress interface trap generation. Comparing Fig. 3 with Fig. 4, one can also find that, for both dc and unipolar stresses, the positive voltage leads to larger interface trap generation during both the stressing and poststress periods compared to the negative voltage. We have already pointed out above that the positive voltage leads to much more charges passing through and injected into the oxide as its oxide field is significantly higher. In other words, there are more holes trapped in the oxide under the positive voltage conditions. This will lead to a larger post-stress interface trap generation, based on the above model of the release of hydrogen.

IV. CONCLUSIONS

The post-stress interface trap generation induced by dynamic (bipolar and unipolar) and dc oxide field stresses with FN injection is observed in this work. In contrast to the poststress interface trap generation induced by hot-carrier stress which is a logarithmical function of post-stress time, the poststress interface trap generation induced by oxide-field stress with FN injection first increases with post-stress time but then becomes saturated. A model based on the release of hydrogen by detrapping of the trapped holes in the oxide is used to explain the post-stress interface trap generation. The hydrogen atoms are released by the reaction of the trapped holes with the Si-H bonds in the oxide and they move by dispersive transport to the interface where they break a Si-H bond and create an interface trap.

REFERENCES

- [1] R. Bellens, E. der Schrijver, G. Van den bosch, G. Groeseneken, P. Heremans, and H. E. Maes, "On the hole-carrier-induced post-stress interface trap generation in n-channel MOS transistor," IEEE Trans. Electron Devices, vol. 41, p. 413, 1994.
- [2] E. de Schrijver, P. Heremans, R. Bellens, G. Groeseneken, and H. Maes, "Post-stress interface trap generation: A new hot carrier induced degradation phenomenon in passivated n-channel MOSFET's," in Proc. *Int. Reliability Phys. Symp.*, 1992, p. 112. [3] R. S. Scott, N. A. Dumin, T. W. Hughes, D. J. Dumin, and B. T. Moore,
- "Properties of high-voltage stress generated traps in thin silicon oxide," IEEE Trans. Electron Devices, vol. 43, p. 1133, July 1996.
- [4] Y. Hokari, "Stress voltage polarity dependence of thermally grown thin gate oxide wearout," IEEE Trans. Electron Devices, vol. 35, p. 1299, 1988
- [5] D. J. Dumin, S. K. Mopuri, S. Vanchinathan, R. S. Scott, R. Subramoniam, and T. G. Lewis, "High field related thin oxide wearout and breakdown," IEEE Trans. Electron Devices, vol. 42, p. 760, 1995.
- [6] E. Rosenbaum, Z. Liu, and C. Hu, "Silicon dioxide breakdown lifetime enhancement under bipolar bias conditions," IEEE Trans. Electron Devices, vol. 40, p. 2287, 1993.
- ____, "The effects of oxide stress waveform on MOSFET perfor-[7] mance," in IEDM Tech. Dig., 1991, p. 719.

- [8] P. Chaparala, J. S. Suehle, C. Messick, and M. Roush, "Electric field dependent dielectric breakdown of intrinsic SiO₂ films under dynamic stress," in *Proc. IRPS*, 1996, p. 61.
- [9] D. J. Dumin, K. Dickerson, M. Hall, W. Vigrass, and G. A. Brown, "Correlation of wearout and breakdown in sub-10 nm silicon oxide," in *Tech. Dig. IEDM*, 1988, p. 718.
 [10] C. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W.
- [10] C. Hu, S. C. Tam, F. C. Hsu, P. K. Ko, T. Y. Chan, and K. W. Terrill, "Hot-electron-induced MOSFET degradation-model, monitor and improvement," *IEEE Trans. Electron Devices*, vol. ED-32, p. 375, 1985.
- [11] P. Heremans, R. Bellens, G. Groeseneken, and H. E. Maes, "Consistent model for the hot-carrier degradation in *n*-channel and *p*-channel MOSFET's," *IEEE Trans. Electron Devices*, vol. 35, p. 2194, 1988.
- [12] E. Takeda, A. Shimizu, and T. Hagiwara, "Role of hot-hole injection in hot-carrier effects and the small degraded channel in MOSFET's," *IEEE Electron Device Lett.*, vol. EDL-4, p. 329, 1983.
- [13] N. S. Saks and D. B. Brown, "Interface trap formation via the two-stage H⁺ process," *IEEE Trans. Nucl. Sci.*, vol. 36, p. 1848, Dec. 1989.
- [14] A. G. Revesz, "Chemical and structural aspects of the irradiation behavior of SiO₂ films on silicon," *IEEE Trans. Nucl. Sci.*, vol. NS-24, p. 2102, 1977.
- [15] D. J. DiMaria, E. Cartier, and D. A. Buchanan, "Anode hole injection and trapping in silicon dioxide," J. Appl. Phys., vol. 80, p. 304, 1996.
- [16] D. J. DiMaria, E. Cartier, and D. Arnold, "Impact ionization, trap creation, degradation, and breakdown in silicon dioxide films on silicon," *J. Appl. Phys.*, vol. 73, p. 3367, 1993.
- [17] D. J. DiMaria, "Defect production, degradation, and breakdown of silicon dioxide films," *Solid-State Electron.*, vol. 41, p. 957, 1997.

T. P. Chen, for a photograph and biography, see this issue, p. 1926.

Stella Li, for a photograph and biography, see this issue, p. 1926.

S. Fung, for a photograph and biography, see this issue, p. 1926.



C. D. Beling was born in the U.K on October 18, 1955. He received the first class B.A. degree in physics from the University of Oxford, Oxford, U.K., in 1977. He then studied radiation physics at the University of London, London, U.K., where he received the Ph.D. degree in 1981 for work done in understanding fast free-radical reaction in water radiolysis using positron annihilation techniques.

Since then, he has maintained an active interest in the use of positrons as a means of studying condensed matter. He is now a Lecturer at The

University of Hong Kong. His interests lie both in the identification of semiconductor defects using positron annihilation spectroscopy and in using semiconductor materials to improve the intensity of future positron beams.

K. F. Lo, for a photograph and biography, see this issue, p. 1926.